dependencies:
  lowrisc:constants:top_pkg:0: []
  lowrisc:dv:otbn_model:0.1:
  - lowrisc:dv_verilator:memutil_dpi:0
  - lowrisc:ip:otbn_pkg:0.1
  - lowrisc:ip:otbn_tracer:0
  lowrisc:dv:pins_if:0: []
  lowrisc:dv_verilator:memutil_dpi:0: []
  lowrisc:ibex:ibex_core:0.1:
  - lowrisc:ibex:ibex_icache:0.1
  - lowrisc:ibex:ibex_pkg:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:clock_gating:0
  - lowrisc:prim:lfsr:0.1
  - lowrisc:tool:check_tool_requirements:0.1
  lowrisc:ibex:ibex_icache:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  lowrisc:ibex:ibex_pkg:0.1: []
  lowrisc:ip:aes:0.6:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:lfsr:0.1
  lowrisc:ip:alert_handler:0.1:
  - lowrisc:ip:alert_handler_component:0.1
  - lowrisc:ip:alert_handler_reg:0.1
  lowrisc:ip:alert_handler_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:lfsr:0.1
  lowrisc:ip:alert_handler_reg:0.1:
  - lowrisc:systems:alert_handler_reg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:csrng:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:aes:0.6
  - lowrisc:ip:csrng_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:lc_sync:0.1
  lowrisc:ip:csrng_pkg:0.1:
  - lowrisc:ip:entropy_src_pkg:0.1
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:edn:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  lowrisc:ip:edn_pkg:0.1:
  - lowrisc:ip:csrng_pkg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:entropy_src:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:entropy_src_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:lfsr:0.1
  lowrisc:ip:entropy_src_pkg:0.1: []
  lowrisc:ip:flash_ctrl:0.1:
  - lowrisc:ip:flash_ctrl_pkg:0.1
  - lowrisc:ip:otp_ctrl_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:flash:0
  - lowrisc:prim:gf_mult:0
  - lowrisc:prim:lc_sync:0.1
  - lowrisc:prim:lfsr:0.1
  - lowrisc:prim:secded:0.1
  - lowrisc:systems:flash_ctrl:0.1
  lowrisc:ip:flash_ctrl_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:prim:util:0.1
  - lowrisc:systems:flash_ctrl_pkg:0.1
  lowrisc:ip:gpio:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:hmac:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:jtag_pkg:0.1: []
  lowrisc:ip:keymgr:0.1:
  - lowrisc:ip:keymgr_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:lc_sync:0.1
  - lowrisc:prim:lfsr:0.1
  lowrisc:ip:keymgr_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:ip:flash_ctrl_pkg:0.1
  - lowrisc:ip:otp_ctrl_pkg:0.1
  lowrisc:ip:kmac:0.1:
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:ip:keymgr_pkg:0.1
  - lowrisc:ip:sha3:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:prim_dom_and_2share:0.1
  lowrisc:ip:lc_ctrl:0.1:
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:ip:otp_ctrl_pkg:0.1
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:rv_dm:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:lc_sender:0.1
  - lowrisc:prim:lc_sync:0.1
  lowrisc:ip:lc_ctrl_pkg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:nmi_gen:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:otbn:0.1:
  - lowrisc:dv:otbn_model:0.1
  - lowrisc:ip:otbn_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p_adv:0.1
  - lowrisc:prim:util:0.1
  lowrisc:ip:otbn_pkg:0.1:
  - lowrisc:prim:assert:0.1
  lowrisc:ip:otbn_tracer:0:
  - lowrisc:ip:otbn_pkg:0.1
  lowrisc:ip:otp_ctrl:0.1:
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:ip:otp_ctrl_pkg:0.1
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:edn_req:0.1
  - lowrisc:prim:lc_sync:0.1
  - lowrisc:prim:lfsr:0.1
  - lowrisc:prim:otp:0
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  lowrisc:ip:otp_ctrl_pkg:0.1:
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:padctrl_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:pinmux_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:pwrmgr:0.1:
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:tlul:0.1
  lowrisc:ip:pwrmgr_pkg:0.1:
  - lowrisc:ip:pwrmgr_reg:0.1
  lowrisc:ip:pwrmgr_reg:0.1:
  - lowrisc:systems:pwrmgr_reg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:rstmgr:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:clock_mux2:0
  - lowrisc:systems:rstmgr:0.1
  - lowrisc:systems:rstmgr_pkg:0.1
  lowrisc:ip:rstmgr_pkg:0.1:
  - lowrisc:ip:alert_handler_component:0.1
  - lowrisc:ip:alert_handler_reg:0.1
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:rstmgr_reg:0.1
  - lowrisc:ip:rv_core_ibex_pkg:0.1
  - lowrisc:systems:rstmgr_pkg:0.1
  lowrisc:ip:rstmgr_reg:0.1:
  - lowrisc:systems:rstmgr_reg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:rv_core_ibex:0.1:
  - lowrisc:ibex:ibex_core:0.1
  - lowrisc:ip:rv_core_ibex_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_gating:0
  - lowrisc:tlul:adapter_host:0.1
  lowrisc:ip:rv_core_ibex_pkg:0.1: []
  lowrisc:ip:rv_dm:0.1:
  - lowrisc:ip:jtag_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:adapter_host:0.1
  - pulp-platform:riscv-dbg:0.1:0
  lowrisc:ip:rv_plic_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:rv_timer:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:sha3:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:prim_dom_and_2share:0.1
  lowrisc:ip:spi_device:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_buf:0
  - lowrisc:prim:clock_gating:0
  - lowrisc:prim:clock_inv:0
  - lowrisc:prim:ram_2p_adv:0.1
  lowrisc:ip:sram_ctrl:0.1:
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:ip:otp_ctrl_pkg:0.1
  - lowrisc:ip:sram_ctrl_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:lc_sync:0.1
  - lowrisc:prim:util:0.1
  - lowrisc:tlul:adapter_sram:0.1
  lowrisc:ip:sram_ctrl_pkg:0.1:
  - lowrisc:ip:otp_ctrl_pkg:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:ip:tlul:0.1:
  - lowrisc:tlul:adapter_reg:0.1
  - lowrisc:tlul:adapter_sram:0.1
  - lowrisc:tlul:socket_1n:0.1
  - lowrisc:tlul:socket_m1:0.1
  - lowrisc:tlul:sram2tlul:0.1
  lowrisc:ip:uart:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:usb_fs_nb_pe:0.1:
  - lowrisc:prim:all:0.1
  lowrisc:ip:usbdev:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:ip:usb_fs_nb_pe:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:ram_2p_async_adv:0.1
  lowrisc:prim:all:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:clock_mux2:0
  - lowrisc:prim:diff_decode:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:flop_2sync:0
  - lowrisc:prim:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:assert:0.1: []
  lowrisc:prim:buf:0:
  - lowrisc:prim_abstract:buf:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:clock_buf:0:
  - lowrisc:prim_abstract:clock_buf:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:clock_div:0:
  - lowrisc:prim:clock_buf:0
  - lowrisc:prim:clock_inv:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim:clock_gating:0:
  - lowrisc:prim_abstract:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:clock_inv:0:
  - lowrisc:prim_abstract:clock_inv:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:clock_mux2:0:
  - lowrisc:prim_abstract:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:diff_decode:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:edn_req:0.1:
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  lowrisc:prim:flash:0:
  - lowrisc:prim_abstract:flash:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  - lowrisc:prim:ram_1p:0
  lowrisc:prim:flop:0:
  - lowrisc:prim_abstract:flop:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:flop_2sync:0:
  - lowrisc:prim_abstract:flop_2sync:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:gf_mult:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:lc_sender:0.1:
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:flop:0
  lowrisc:prim:lc_sync:0.1:
  - lowrisc:ip:lc_ctrl_pkg:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:flop_2sync:0
  lowrisc:prim:lfsr:0.1:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:otp:0:
  - lowrisc:ip:otp_ctrl_pkg:0.1
  - lowrisc:prim_abstract:otp:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:otp_pkg:0.1: []
  lowrisc:prim:pad_wrapper:0:
  - lowrisc:prim_abstract:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:prim_dom_and_2share:0.1:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:prim_pkg:0.1:
  - lowrisc:prim_abstract:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:primgen:0.1: []
  lowrisc:prim:ram_1p:0:
  - lowrisc:prim_abstract:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:ram_1p_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:ram_1p_scr:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p_adv:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:ram_2p:0:
  - lowrisc:prim_abstract:ram_2p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:ram_2p_adv:0.1:
  - lowrisc:prim:ram_2p_async_adv:0.1
  lowrisc:prim:ram_2p_async_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_2p:0
  - lowrisc:prim:secded:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:rom:0:
  - lowrisc:prim_abstract:rom:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:rom_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:rom:0
  lowrisc:prim:secded:0.1: []
  lowrisc:prim:util:0.1: []
  lowrisc:prim:util_memload:0: []
  lowrisc:prim_abstract:buf:0:
  - lowrisc:prim_generic:buf:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:buf:0
  lowrisc:prim_abstract:clock_buf:0:
  - lowrisc:prim_generic:clock_buf:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_buf:0
  lowrisc:prim_abstract:clock_gating:0:
  - lowrisc:prim_generic:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_gating:0
  lowrisc:prim_abstract:clock_inv:0:
  - lowrisc:prim_generic:clock_inv:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:clock_mux2:0:
  - lowrisc:prim_generic:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_mux2:0
  lowrisc:prim_abstract:flash:0:
  - lowrisc:prim_generic:flash:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop:0:
  - lowrisc:prim_generic:flop:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:flop:0
  lowrisc:prim_abstract:flop_2sync:0:
  - lowrisc:prim_generic:flop_2sync:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:otp:0:
  - lowrisc:prim_generic:otp:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:pad_wrapper:0:
  - lowrisc:prim_generic:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:pad_wrapper:0
  lowrisc:prim_abstract:prim_pkg:0.1: []
  lowrisc:prim_abstract:ram_1p:0:
  - lowrisc:prim_generic:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:ram_2p:0:
  - lowrisc:prim_generic:ram_2p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:rom:0:
  - lowrisc:prim_generic:rom:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_generic:buf:0: []
  lowrisc:prim_generic:clock_buf:0: []
  lowrisc:prim_generic:clock_gating:0: []
  lowrisc:prim_generic:clock_inv:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:clock_mux2:0
  lowrisc:prim_generic:clock_mux2:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim_generic:flash:0:
  - lowrisc:ip:flash_ctrl_pkg:0.1
  - lowrisc:prim:ram_1p:0
  lowrisc:prim_generic:flop:0: []
  lowrisc:prim_generic:flop_2sync:0: []
  lowrisc:prim_generic:otp:0:
  - lowrisc:prim:all:0.1
  - lowrisc:prim:otp_pkg:0.1
  - lowrisc:prim:ram_1p_adv:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim_generic:pad_wrapper:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim_generic:ram_1p:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:util_memload:0
  lowrisc:prim_generic:ram_2p:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:util_memload:0
  lowrisc:prim_generic:rom:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:util_memload:0
  lowrisc:prim_xilinx:buf:0: []
  lowrisc:prim_xilinx:clock_buf:0: []
  lowrisc:prim_xilinx:clock_gating:0: []
  lowrisc:prim_xilinx:clock_mux2:0: []
  lowrisc:prim_xilinx:flop:0: []
  lowrisc:prim_xilinx:pad_wrapper:0: []
  lowrisc:systems:alert_handler_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:systems:ast_wrapper_pkg:0:
  - lowrisc:constants:top_pkg:0
  lowrisc:systems:flash_ctrl:0.1:
  - lowrisc:ip:flash_ctrl_pkg:0.1
  lowrisc:systems:flash_ctrl_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:edn_pkg:0.1
  - lowrisc:prim:util:0.1
  lowrisc:systems:pwrmgr_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:systems:rstmgr:0.1:
  - lowrisc:ip:rstmgr_pkg:0.1
  lowrisc:systems:rstmgr_pkg:0.1:
  - lowrisc:ip:alert_handler_component:0.1
  - lowrisc:ip:alert_handler_reg:0.1
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:rstmgr_reg:0.1
  lowrisc:systems:rstmgr_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:systems:sensor_ctrl:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:systems:sensor_ctrl_pkg:0.1
  lowrisc:systems:sensor_ctrl_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:systems:ast_wrapper_pkg:0
  - lowrisc:systems:sensor_ctrl_reg:0.1
  lowrisc:systems:sensor_ctrl_reg:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:systems:top_earlgrey:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:aes:0.6
  - lowrisc:ip:alert_handler:0.1
  - lowrisc:ip:csrng:0.1
  - lowrisc:ip:edn:0.1
  - lowrisc:ip:entropy_src:0.1
  - lowrisc:ip:flash_ctrl:0.1
  - lowrisc:ip:gpio:0.1
  - lowrisc:ip:hmac:0.1
  - lowrisc:ip:keymgr:0.1
  - lowrisc:ip:kmac:0.1
  - lowrisc:ip:lc_ctrl:0.1
  - lowrisc:ip:nmi_gen:0.1
  - lowrisc:ip:otbn:0.1
  - lowrisc:ip:otp_ctrl:0.1
  - lowrisc:ip:padctrl_component:0.1
  - lowrisc:ip:pinmux_component:0.1
  - lowrisc:ip:pwrmgr:0.1
  - lowrisc:ip:rstmgr:0.1
  - lowrisc:ip:rv_core_ibex:0.1
  - lowrisc:ip:rv_dm:0.1
  - lowrisc:ip:rv_timer:0.1
  - lowrisc:ip:spi_device:0.1
  - lowrisc:ip:sram_ctrl:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:ip:uart:0.1
  - lowrisc:ip:usbdev:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:flash:0
  - lowrisc:prim:ram_1p_scr:0.1
  - lowrisc:prim:rom_adv:0.1
  - lowrisc:systems:ast_wrapper_pkg:0
  - lowrisc:systems:sensor_ctrl:0.1
  - lowrisc:tlul:headers:0.1
  - lowrisc:top_earlgrey:clkmgr:0.1
  - lowrisc:top_earlgrey:padctrl_reg:0.1
  - lowrisc:top_earlgrey:pinmux_reg:0.1
  - lowrisc:top_earlgrey:rv_plic:0.1
  - lowrisc:top_earlgrey:xbar_main:0.1
  - lowrisc:top_earlgrey:xbar_peri:0.1
  lowrisc:systems:top_earlgrey_nexysvideo:0.1:
  - lowrisc:systems:top_earlgrey:0.1
  - lowrisc:systems:top_earlgrey_pkg:0.1
  lowrisc:systems:top_earlgrey_pkg:0.1: []
  lowrisc:tlul:adapter_host:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tlul:adapter_reg:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tlul:adapter_sram:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:util:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tlul:common:0.1:
  - lowrisc:dv:pins_if:0
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:headers:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:tlul:socket_1n:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:socket_m1:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:sram2tlul:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tool:check_tool_requirements:0.1: []
  lowrisc:top_earlgrey:clkmgr:0.1:
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_buf:0
  - lowrisc:prim:clock_div:0
  - lowrisc:prim:clock_gating:0
  lowrisc:top_earlgrey:padctrl_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:top_earlgrey:pinmux_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:top_earlgrey:rv_plic:0.1:
  - lowrisc:ip:rv_plic_component:0.1
  lowrisc:top_earlgrey:xbar_main:0.1:
  - lowrisc:ip:tlul:0.1
  lowrisc:top_earlgrey:xbar_peri:0.1:
  - lowrisc:ip:tlul:0.1
  pulp-platform:riscv-dbg:0.1:0:
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_inv:0
files:
- core: lowrisc:constants:top_pkg:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv
- core: lowrisc:dv:pins_if:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_dv_pins_if_0/pins_if.sv
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/ranged_map.h
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.cc
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.h
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.cc
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.h
- core: lowrisc:ibex:ibex_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
- core: lowrisc:ip:entropy_src_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_pkg_0.1/rtl/entropy_src_pkg.sv
- core: lowrisc:ip:jtag_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_jtag_pkg_0.1/rtl/jtag_pkg.sv
- core: lowrisc:ip:rv_core_ibex_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_core_ibex_pkg_0.1/rtl/rv_core_ibex_pkg.sv
- core: lowrisc:prim_abstract:prim_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_yosys_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_standard_macros.svh
- core: lowrisc:prim_generic:buf:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv
- core: lowrisc:prim_generic:clock_buf:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_clock_buf_0/rtl/prim_generic_clock_buf.sv
- core: lowrisc:prim_generic:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
- core: lowrisc:prim_generic:flop:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv
- core: lowrisc:prim_generic:flop_2sync:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv
- core: lowrisc:prim:otp_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_otp_pkg_0.1/rtl/prim_otp_pkg.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
- core: lowrisc:prim:util:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv
- core: lowrisc:prim:util_memload:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh
- core: lowrisc:prim_xilinx:buf:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
- core: lowrisc:prim_xilinx:clock_buf:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_clock_buf_0/rtl/prim_xilinx_clock_buf.sv
- core: lowrisc:prim_xilinx:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
- core: lowrisc:prim_xilinx:clock_mux2:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
- core: lowrisc:prim_xilinx:flop:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
- core: lowrisc:prim_xilinx:pad_wrapper:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv
- core: lowrisc:systems:top_earlgrey_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_top_earlgrey_pkg_0.1/rtl/autogen/top_earlgrey_pkg.sv
- core: lowrisc:tool:check_tool_requirements:0.1
  name: util/check_tool_requirements.py
- core: lowrisc:tool:check_tool_requirements:0.1
  name: tool_requirements.py
- core: lowrisc:ip:otbn_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_pkg_0.1/rtl/otbn_pkg.sv
- core: lowrisc:prim:diff_decode:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv
- core: lowrisc:prim_generic:clock_mux2:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
- core: lowrisc:prim_generic:pad_wrapper:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv
- core: lowrisc:prim_generic:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
- core: lowrisc:prim_generic:ram_2p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
- core: lowrisc:prim_generic:rom:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv
- core: lowrisc:prim:gf_mult:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_gf_mult_0/rtl/prim_gf_mult.sv
- core: lowrisc:prim:lfsr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
- core: lowrisc:prim:prim_dom_and_2share:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_prim_dom_and_2share_0.1/rtl/prim_dom_and_2share.sv
- core: lowrisc:systems:ast_wrapper_pkg:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_ast_wrapper_pkg_0/rtl/ast_wrapper_pkg.sv
- core: lowrisc:tlul:headers:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv
- core: lowrisc:ip:lc_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_reg_pkg.sv
- core: lowrisc:ip:lc_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv
- core: lowrisc:ip:otbn_tracer:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_ip_otbn_tracer_0/cpp/otbn_trace_listener.h
- core: lowrisc:ip:otbn_tracer:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_ip_otbn_tracer_0/cpp/otbn_trace_source.h
- core: lowrisc:ip:otbn_tracer:0
  file_type: cppSource
  name: ../src/lowrisc_ip_otbn_tracer_0/cpp/otbn_trace_source.cc
- core: lowrisc:ip:otbn_tracer:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_ip_otbn_tracer_0/cpp/log_trace_listener.h
- core: lowrisc:ip:otbn_tracer:0
  file_type: cppSource
  name: ../src/lowrisc_ip_otbn_tracer_0/cpp/log_trace_listener.cc
- core: lowrisc:ip:otbn_tracer:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_tracer_0/rtl/otbn_tracer.sv
- core: lowrisc:ip:otbn_tracer:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_tracer_0/rtl/otbn_trace_if.sv
- core: lowrisc:prim_abstract:buf:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_buf_0/prim_buf.sv
- core: lowrisc:prim_abstract:clock_buf:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_clock_buf_0/prim_clock_buf.sv
- core: lowrisc:prim_abstract:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
- core: lowrisc:prim_abstract:clock_mux2:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
- core: lowrisc:prim_abstract:flop:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_flop_0/prim_flop.sv
- core: lowrisc:prim_abstract:flop_2sync:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv
- core: lowrisc:prim_abstract:pad_wrapper:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv
- core: lowrisc:prim_abstract:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
- core: lowrisc:prim_abstract:ram_2p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv
- core: lowrisc:prim_abstract:rom:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_rom_0/prim_rom.sv
- core: lowrisc:systems:alert_handler_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_pkg.sv
- core: lowrisc:systems:alert_handler_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv
- core: lowrisc:systems:pwrmgr_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_pwrmgr_reg_0.1/rtl/autogen/pwrmgr_reg_pkg.sv
- core: lowrisc:systems:pwrmgr_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_pwrmgr_reg_0.1/rtl/autogen/pwrmgr_reg_top.sv
- core: lowrisc:systems:rstmgr_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_rstmgr_reg_0.1/rtl/autogen/rstmgr_reg_pkg.sv
- core: lowrisc:systems:rstmgr_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_rstmgr_reg_0.1/rtl/autogen/rstmgr_reg_top.sv
- core: lowrisc:top_earlgrey:padctrl_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_pkg.sv
- core: lowrisc:top_earlgrey:padctrl_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_top.sv
- core: lowrisc:top_earlgrey:pinmux_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_pkg.sv
- core: lowrisc:top_earlgrey:pinmux_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_top.sv
- core: lowrisc:dv:otbn_model:0.1
  file_type: cppSource
  name: ../src/lowrisc_dv_otbn_model_0.1/otbn_model.cc
- core: lowrisc:dv:otbn_model:0.1
  file_type: cppSource
  name: ../src/lowrisc_dv_otbn_model_0.1/iss_wrapper.cc
- core: lowrisc:dv:otbn_model:0.1
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_otbn_model_0.1/iss_wrapper.h
- core: lowrisc:dv:otbn_model:0.1
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_otbn_model_0.1/otbn_trace_checker.h
- core: lowrisc:dv:otbn_model:0.1
  file_type: cppSource
  name: ../src/lowrisc_dv_otbn_model_0.1/otbn_trace_checker.cc
- core: lowrisc:dv:otbn_model:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_dv_otbn_model_0.1/otbn_core_model.sv
- core: lowrisc:dv:otbn_model:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_dv_otbn_model_0.1/otbn_rf_snooper_if.sv
- core: lowrisc:dv:otbn_model:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_dv_otbn_model_0.1/otbn_stack_snooper_if.sv
- core: lowrisc:ip:csrng_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_pkg_0.1/rtl/csrng_reg_pkg.sv
- core: lowrisc:ip:csrng_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_pkg_0.1/rtl/csrng_pkg.sv
- core: lowrisc:ip:otp_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_pkg_0.1/rtl/otp_ctrl_reg_pkg.sv
- core: lowrisc:ip:otp_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_pkg_0.1/rtl/otp_ctrl_pkg.sv
- core: lowrisc:ip:otp_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_pkg_0.1/rtl/otp_ctrl_part_pkg.sv
- core: lowrisc:ibex:ibex_icache:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
- core: lowrisc:ip:edn_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_pkg_0.1/rtl/edn_reg_pkg.sv
- core: lowrisc:ip:edn_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_pkg_0.1/rtl/edn_pkg.sv
- core: lowrisc:ip:pwrmgr_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pwrmgr_pkg_0.1/rtl/pwrmgr_pkg.sv
- core: lowrisc:ip:sram_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sram_ctrl_pkg_0.1/rtl/sram_ctrl_reg_pkg.sv
- core: lowrisc:ip:sram_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sram_ctrl_pkg_0.1/rtl/sram_ctrl_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_clock_gating_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_alert_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_fixed.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_esc_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_esc_receiver.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_esc_sender.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_slicer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_cipher_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_present.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subst_perm.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_filter_ctr.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_arb.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_ext.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_shadow.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv
- core: lowrisc:prim_generic:clock_inv:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_clock_inv_0/rtl/prim_generic_clock_inv.sv
- core: lowrisc:prim:lc_sender:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_lc_sender_0.1/rtl/prim_lc_sender.sv
- core: lowrisc:prim:lc_sync:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv
- core: lowrisc:prim:ram_1p_adv:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
- core: lowrisc:prim:ram_2p_async_adv:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv
- core: lowrisc:prim:rom_adv:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_fpga.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_latch.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_consts_pkg.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_in_pe.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_out_pe.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_pe.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_rx.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_tx.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_tx_mux.sv
- core: lowrisc:prim_abstract:clock_inv:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_clock_inv_0/prim_clock_inv.sv
- core: lowrisc:prim:edn_req:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_edn_req_0.1/rtl/prim_edn_req.sv
- core: lowrisc:prim_generic:otp:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_otp_0/rtl/prim_generic_otp.sv
- core: lowrisc:prim:ram_1p_scr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
- core: lowrisc:prim:ram_2p_adv:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_ram_2p_adv_0.1/rtl/prim_ram_2p_adv.sv
- core: lowrisc:systems:flash_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_reg_pkg.sv
- core: lowrisc:systems:flash_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_pkg.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv
- core: lowrisc:ip:flash_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv
- core: lowrisc:prim_abstract:otp:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_otp_0/prim_otp.sv
- core: lowrisc:tlul:adapter_host:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv
- core: lowrisc:tlul:adapter_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv
- core: lowrisc:tlul:adapter_sram:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv
- core: lowrisc:tlul:socket_1n:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv
- core: lowrisc:tlul:socket_1n:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv
- core: lowrisc:tlul:socket_m1:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv
- core: lowrisc:tlul:sram2tlul:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_tlul_sram2tlul_0.1/rtl/sram2tlul.sv
- core: lowrisc:ip:keymgr_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_pkg_0.1/rtl/keymgr_pkg.sv
- core: lowrisc:prim:clock_div:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_clock_div_0/rtl/prim_clock_div.sv
- core: lowrisc:prim_generic:flash:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash_bank.sv
- core: lowrisc:prim_generic:flash:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv
- core: lowrisc:systems:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_flash_ctrl_0.1/rtl/autogen/flash_ctrl_reg_top.sv
- core: lowrisc:systems:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_flash_ctrl_0.1/rtl/autogen/flash_ctrl.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_pkg.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_pkg.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_top.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_core.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_ctr.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_control.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_status.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_core.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_control.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sub_bytes.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_lut.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_pkg.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked_noreuse.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_shift_rows.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_mix_columns.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_mix_single_column.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_key_expand.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_prng_clearing.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_prng_masking.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_pkg.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_reg_wrap.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_class.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_esc_timer.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_accu.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler.sv
- core: lowrisc:ip:edn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_0.1/rtl/edn_reg_top.sv
- core: lowrisc:ip:edn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_0.1/rtl/edn_ack_sm.sv
- core: lowrisc:ip:edn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_0.1/rtl/edn_main_sm.sv
- core: lowrisc:ip:edn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv
- core: lowrisc:ip:edn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_edn_0.1/rtl/edn.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_reg_pkg.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_reg_top.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_watermark_reg.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_cntr_reg.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_ack_sm.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_main_sm.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_repcnt_ht.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_adaptp_ht.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_bucket_ht.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_markov_ht.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src_core.sv
- core: lowrisc:ip:entropy_src:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_entropy_src_0.1/rtl/entropy_src.sv
- core: lowrisc:ip:gpio:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv
- core: lowrisc:ip:gpio:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_gpio_0.1/rtl/gpio.sv
- core: lowrisc:ip:gpio:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/sha2_pad.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_core.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_reg_pkg.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_reg_top.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_ctrl.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_cfg_en.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_kmac_if.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_input_checks.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_reseed_ctrl.sv
- core: lowrisc:ip:keymgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_keymgr_0.1/rtl/keymgr.sv
- core: lowrisc:ip:nmi_gen:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv
- core: lowrisc:ip:nmi_gen:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_top.sv
- core: lowrisc:ip:nmi_gen:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_controller.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_decoder.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_instruction_fetch.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_base.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_base_ff.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_bignum_ff.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_base_fpga.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_rf_bignum_fpga.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_lsu.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_alu_base.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_alu_bignum.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_mac_bignum.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_loop_controller.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_stack.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_core.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_reg_pkg.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn_reg_top.sv
- core: lowrisc:ip:otbn:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otbn_0.1/rtl/otbn.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_reg_top.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_ecc_reg.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_scrmbl.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_token_const.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_lfsr_timer.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_part_unbuf.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_part_buf.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_dai.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_kdi.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl_lci.sv
- core: lowrisc:ip:otp_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_otp_ctrl_0.1/rtl/otp_ctrl.sv
- core: lowrisc:ip:padctrl_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_padctrl_component_0.1/rtl/jtag_mux.sv
- core: lowrisc:ip:padctrl_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv
- core: lowrisc:ip:padctrl_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv
- core: lowrisc:ip:pinmux_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_pkg.sv
- core: lowrisc:ip:pinmux_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_wkup.sv
- core: lowrisc:ip:pinmux_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_cdc.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_slow_fsm.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_fsm.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_wake_info.sv
- core: lowrisc:ip:rv_core_ibex:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_ibex.sv
- core: lowrisc:ip:rv_dm:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv
- core: lowrisc:ip:rv_plic_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv
- core: lowrisc:ip:rv_plic_component:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/timer_core.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv
- core: lowrisc:ip:sha3:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sha3_0.1/rtl/sha3_pkg.sv
- core: lowrisc:ip:sha3:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sha3_0.1/rtl/keccak_round.sv
- core: lowrisc:ip:sha3:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sha3_0.1/rtl/keccak_2share.sv
- core: lowrisc:ip:sha3:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sha3_0.1/rtl/sha3pad.sv
- core: lowrisc:ip:sha3:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_rxf_ctrl.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_txf_ctrl.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwmode.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv
- core: lowrisc:ip:sram_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sram_ctrl_0.1/rtl/sram_ctrl_reg_top.sv
- core: lowrisc:ip:sram_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_sram_ctrl_0.1/rtl/sram_ctrl.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_rx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_tx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_core.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_pkg.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_usbif.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_flop_2syncpulse.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_linkstate.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_iomux.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev.sv
- core: lowrisc:prim_abstract:flash:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_flash_0/prim_flash.sv
- core: lowrisc:systems:sensor_ctrl_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_sensor_ctrl_reg_0.1/rtl/sensor_ctrl_reg_pkg.sv
- core: lowrisc:systems:sensor_ctrl_reg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_sensor_ctrl_reg_0.1/rtl/sensor_ctrl_reg_top.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_pkg.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_pkg.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_top.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr.sv
- core: lowrisc:top_earlgrey:xbar_main:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/tl_main_pkg.sv
- core: lowrisc:top_earlgrey:xbar_main:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/xbar_main.sv
- core: lowrisc:top_earlgrey:xbar_peri:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_xbar_peri_0.1/rtl/autogen/tl_peri_pkg.sv
- core: lowrisc:top_earlgrey:xbar_peri:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_xbar_peri_0.1/rtl/autogen/xbar_peri.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_reg_top.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_main_sm.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_state_db.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_cmd_stage.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_block_encrypt.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_ctr_drbg_cmd.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_ctr_drbg_upd.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_ctr_drbg_gen.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng_core.sv
- core: lowrisc:ip:csrng:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_csrng_0.1/rtl/csrng.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_pkg.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_core.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_keymgr.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_entropy.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_reg_pkg.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac_reg_top.sv
- core: lowrisc:ip:kmac:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv
- core: lowrisc:ip:lc_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_reg_top.sv
- core: lowrisc:ip:lc_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_state_decode.sv
- core: lowrisc:ip:lc_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_state_transition.sv
- core: lowrisc:ip:lc_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_signal_decode.sv
- core: lowrisc:ip:lc_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl_fsm.sv
- core: lowrisc:ip:lc_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_lc_ctrl_0.1/rtl/lc_ctrl.sv
- core: lowrisc:systems:rstmgr_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_rstmgr_pkg_0.1/rtl/autogen/rstmgr_pkg.sv
- core: lowrisc:systems:sensor_ctrl_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_sensor_ctrl_pkg_0.1/rtl/sensor_ctrl_pkg.sv
- core: lowrisc:top_earlgrey:rv_plic:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv
- core: lowrisc:top_earlgrey:rv_plic:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv
- core: lowrisc:top_earlgrey:rv_plic:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_erase.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_prog.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_rd.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_arb.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_info_cfg.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_lcmgr.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp_data_region_sel.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_prog.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_erase.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd_buffers.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv
- core: lowrisc:systems:sensor_ctrl:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv
- core: lowrisc:systems:rstmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_rstmgr_0.1/rtl/autogen/rstmgr.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_ctrl.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_por.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_crash_info.sv
- core: lowrisc:systems:top_earlgrey:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_rnd_cnst_pkg.sv
- core: lowrisc:systems:top_earlgrey:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/clkgen_xil7series.sv
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/top_earlgrey_nexysvideo.sv
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: xdc
  name: ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/clocks.xdc
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: xdc
  name: ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/pins_nexysvideo.xdc
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: xdc
  name: ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/placement.xdc
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: tclSource
  name: ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/util/vivado_setup_hooks.tcl
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: user
  name: vivado_hook_synth_design_pre.tcl
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: user
  name: vivado_hook_write_bitstream_pre.tcl
- core: lowrisc:systems:top_earlgrey_nexysvideo:0.1
  file_type: user
  name: vivado_hook_opt_design_post.tcl
hooks:
  pre_build: []
name: lowrisc_systems_top_earlgrey_nexysvideo_0.1
parameters:
  BootRomInitFile:
    datatype: str
    default: ../../../../../build-bin/sw/device/boot_rom/boot_rom_fpga_nexysvideo.32.vmem
    description: Boot ROM initialization file in 32 bit vmem hex format
    paramtype: vlogparam
  FPGA_XILINX:
    datatype: bool
    default: true
    description: Identifies Xilinx FPGA targets to set DSP pragmas for performance
      counters.
    paramtype: vlogdefine
  OTBN_BUILD_MODEL:
    datatype: bool
    description: 'Build the simulation with the ISS as well as with the RTL implementation

      (development only). Use the OTBN_USE_MODEL plusarg to switch at runtime.

      '
    paramtype: vlogdefine
  OTBN_USE_MODEL:
    datatype: bool
    default: false
    description: Use the OTBN model instead of the RTL implementation (development
      only)
    paramtype: plusarg
  PRIM_DEFAULT_IMPL:
    datatype: str
    default: prim_pkg::ImplXilinx
    description: Primitives implementation to use, e.g. "prim_pkg::ImplGeneric".
    paramtype: vlogdefine
tool_options:
  vivado:
    part: xc7a200tsbg484-1
toplevel: top_earlgrey_nexysvideo
version: 0.2.1
vpi: []
