Classic Timing Analyzer report for projetoHardware
Mon May 08 04:10:45 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 36.424 ns                        ; unidadeControle:unidadeControle|state.SW_step3_wait ; WriteDataReg[8]              ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.57 MHz ( period = 28.927 ns ) ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                     ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.57 MHz ( period = 28.927 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.751 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.923 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.747 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.918 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.914 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.730 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.836 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.660 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.832 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.656 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.799 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.623 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.619 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.769 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.595 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.765 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.591 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.583 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.757 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.581 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.753 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.577 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.752 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.566 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.691 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.515 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.687 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.511 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.670 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.492 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.646 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.450 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.642 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.446 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.637 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.433 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.633 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.429 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.633 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.455 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.603 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.427 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.591 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.413 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.589 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.411 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.589 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.411 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.588 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.412 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.584 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.580 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.394 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.580 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.394 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.576 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.410 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.574 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.571 ns )                    ; unidadeControle:unidadeControle|state.LW_step5      ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.395 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; unidadeControle:unidadeControle|state.LW_step5      ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.391 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.393 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.565 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.391 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.555 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg23[20] ; clock      ; clock    ; None                        ; None                      ; 28.351 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.555 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.359 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.554 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg21[20] ; clock      ; clock    ; None                        ; None                      ; 28.350 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.355 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.549 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg16[20] ; clock      ; clock    ; None                        ; None                      ; 28.344 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.546 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg23[20] ; clock      ; clock    ; None                        ; None                      ; 28.334 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.545 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg21[20] ; clock      ; clock    ; None                        ; None                      ; 28.333 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.540 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg16[20] ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; unidadeControle:unidadeControle|state.SltWrite      ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.372 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.529 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg20[8]  ; clock      ; clock    ; None                        ; None                      ; 28.328 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.528 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.352 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.527 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg4[8]   ; clock      ; clock    ; None                        ; None                      ; 28.326 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.526 ns )                    ; unidadeControle:unidadeControle|state.SltWrite      ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.368 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.525 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.347 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.524 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.348 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.520 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg20[8]  ; clock      ; clock    ; None                        ; None                      ; 28.311 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.518 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg4[8]   ; clock      ; clock    ; None                        ; None                      ; 28.309 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.518 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.322 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.514 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.318 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.513 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg8[8]   ; clock      ; clock    ; None                        ; None                      ; 28.349 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.510 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg16[8]  ; clock      ; clock    ; None                        ; None                      ; 28.346 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.504 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg8[8]   ; clock      ; clock    ; None                        ; None                      ; 28.332 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.501 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg27[8]  ; clock      ; clock    ; None                        ; None                      ; 28.339 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.501 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg16[8]  ; clock      ; clock    ; None                        ; None                      ; 28.329 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.500 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg25[8]  ; clock      ; clock    ; None                        ; None                      ; 28.338 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.498 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.498 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.320 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.492 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg27[8]  ; clock      ; clock    ; None                        ; None                      ; 28.322 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.491 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg25[8]  ; clock      ; clock    ; None                        ; None                      ; 28.321 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.488 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.294 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.319 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.484 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.290 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.483 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.317 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.482 ns )                    ; unidadeControle:unidadeControle|state.And           ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.308 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.478 ns )                    ; unidadeControle:unidadeControle|state.And           ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.304 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.476 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.280 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.475 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg28[24] ; clock      ; clock    ; None                        ; None                      ; 28.295 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.475 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg12[24] ; clock      ; clock    ; None                        ; None                      ; 28.295 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.276 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.466 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg28[24] ; clock      ; clock    ; None                        ; None                      ; 28.278 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.466 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg12[24] ; clock      ; clock    ; None                        ; None                      ; 28.278 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.464 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg23[20] ; clock      ; clock    ; None                        ; None                      ; 28.260 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.463 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg21[20] ; clock      ; clock    ; None                        ; None                      ; 28.259 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.461 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.283 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.461 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.283 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.458 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg16[20] ; clock      ; clock    ; None                        ; None                      ; 28.253 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; unidadeControle:unidadeControle|state.SW_step2      ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.278 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.450 ns )                    ; unidadeControle:unidadeControle|state.SW_step2      ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.274 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.448 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.282 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.447 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg25[7]  ; clock      ; clock    ; None                        ; None                      ; 28.274 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.446 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.280 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.446 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg27[7]  ; clock      ; clock    ; None                        ; None                      ; 28.273 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg20[8]  ; clock      ; clock    ; None                        ; None                      ; 28.237 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg7[24]  ; clock      ; clock    ; None                        ; None                      ; 28.253 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg25[7]  ; clock      ; clock    ; None                        ; None                      ; 28.257 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.437 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg27[7]  ; clock      ; clock    ; None                        ; None                      ; 28.256 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.436 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg4[8]   ; clock      ; clock    ; None                        ; None                      ; 28.235 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.434 ns )                    ; unidadeControle:unidadeControle|state.Xor           ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.278 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.434 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg3[24]  ; clock      ; clock    ; None                        ; None                      ; 28.249 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.431 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.431 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.430 ns )                    ; unidadeControle:unidadeControle|state.SW            ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.254 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.430 ns )                    ; unidadeControle:unidadeControle|state.Xor           ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.274 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.429 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg7[24]  ; clock      ; clock    ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.428 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 28.230 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.428 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 28.230 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg23[20] ; clock      ; clock    ; None                        ; None                      ; 28.223 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.426 ns )                    ; unidadeControle:unidadeControle|state.SW            ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.250 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.426 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg21[20] ; clock      ; clock    ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.425 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg3[24]  ; clock      ; clock    ; None                        ; None                      ; 28.232 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg8[8]   ; clock      ; clock    ; None                        ; None                      ; 28.258 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.244 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.421 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg16[20] ; clock      ; clock    ; None                        ; None                      ; 28.216 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.241 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 28.213 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 28.213 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg16[8]  ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.241 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.418 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.254 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.416 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.252 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.415 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg7[18]  ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.415 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg3[18]  ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 28.241 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.411 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 28.240 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.410 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg27[8]  ; clock      ; clock    ; None                        ; None                      ; 28.248 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.410 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg17[8]  ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg25[8]  ; clock      ; clock    ; None                        ; None                      ; 28.247 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.406 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 28.210 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.406 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.240 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.406 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg7[18]  ; clock      ; clock    ; None                        ; None                      ; 28.195 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.406 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg3[18]  ; clock      ; clock    ; None                        ; None                      ; 28.195 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.405 ns )                    ; unidadeControle:unidadeControle|state.LW_step5      ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.227 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.404 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.403 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 28.224 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.402 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 28.223 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.401 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg20[8]  ; clock      ; clock    ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.399 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg4[8]   ; clock      ; clock    ; None                        ; None                      ; 28.198 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg23[20] ; clock      ; clock    ; None                        ; None                      ; 28.195 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg21[20] ; clock      ; clock    ; None                        ; None                      ; 28.194 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.391 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg16[20] ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.390 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg10[18] ; clock      ; clock    ; None                        ; None                      ; 28.209 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.389 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Banco_reg:BancoReg|Reg26[10] ; clock      ; clock    ; None                        ; None                      ; 28.213 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.389 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.210 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.385 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg8[8]   ; clock      ; clock    ; None                        ; None                      ; 28.221 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.385 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Banco_reg:BancoReg|Reg2[10]  ; clock      ; clock    ; None                        ; None                      ; 28.209 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.385 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg23[20] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.384 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg28[24] ; clock      ; clock    ; None                        ; None                      ; 28.204 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.384 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg12[24] ; clock      ; clock    ; None                        ; None                      ; 28.204 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.384 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg24[7]  ; clock      ; clock    ; None                        ; None                      ; 28.205 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.384 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg21[20] ; clock      ; clock    ; None                        ; None                      ; 28.180 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.382 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg16[8]  ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.381 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg10[18] ; clock      ; clock    ; None                        ; None                      ; 28.192 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.380 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.193 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.379 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg16[20] ; clock      ; clock    ; None                        ; None                      ; 28.174 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.376 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg31[1]  ; clock      ; clock    ; None                        ; None                      ; 28.196 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.375 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg24[7]  ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.373 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg27[8]  ; clock      ; clock    ; None                        ; None                      ; 28.211 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.372 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg25[8]  ; clock      ; clock    ; None                        ; None                      ; 28.210 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.371 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg20[8]  ; clock      ; clock    ; None                        ; None                      ; 28.172 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.369 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg4[8]   ; clock      ; clock    ; None                        ; None                      ; 28.170 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.367 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg31[1]  ; clock      ; clock    ; None                        ; None                      ; 28.179 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.364 ns )                    ; unidadeControle:unidadeControle|state.SltWrite      ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.204 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.362 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Banco_reg:BancoReg|Reg2[24]  ; clock      ; clock    ; None                        ; None                      ; 28.184 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.359 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg20[8]  ; clock      ; clock    ; None                        ; None                      ; 28.158 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.357 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg4[8]   ; clock      ; clock    ; None                        ; None                      ; 28.156 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.356 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg25[7]  ; clock      ; clock    ; None                        ; None                      ; 28.183 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.355 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg8[8]   ; clock      ; clock    ; None                        ; None                      ; 28.193 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.355 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg27[7]  ; clock      ; clock    ; None                        ; None                      ; 28.182 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.353 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg24[24] ; clock      ; clock    ; None                        ; None                      ; 28.175 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.353 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg0[24]  ; clock      ; clock    ; None                        ; None                      ; 28.175 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.352 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg16[8]  ; clock      ; clock    ; None                        ; None                      ; 28.190 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.347 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg28[24] ; clock      ; clock    ; None                        ; None                      ; 28.167 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.347 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg7[24]  ; clock      ; clock    ; None                        ; None                      ; 28.162 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.347 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Banco_reg:BancoReg|Reg12[24] ; clock      ; clock    ; None                        ; None                      ; 28.167 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.346 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg23[22] ; clock      ; clock    ; None                        ; None                      ; 28.142 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.346 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg21[22] ; clock      ; clock    ; None                        ; None                      ; 28.142 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.343 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg27[8]  ; clock      ; clock    ; None                        ; None                      ; 28.183 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.343 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg8[8]   ; clock      ; clock    ; None                        ; None                      ; 28.179 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.343 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg3[24]  ; clock      ; clock    ; None                        ; None                      ; 28.158 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.342 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg28[8]  ; clock      ; clock    ; None                        ; None                      ; 28.144 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.342 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Banco_reg:BancoReg|Reg25[8]  ; clock      ; clock    ; None                        ; None                      ; 28.182 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.340 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg23[3]  ; clock      ; clock    ; None                        ; None                      ; 28.174 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.340 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg16[8]  ; clock      ; clock    ; None                        ; None                      ; 28.176 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.340 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 28.135 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.338 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Banco_reg:BancoReg|Reg19[3]  ; clock      ; clock    ; None                        ; None                      ; 28.172 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.337 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 28.139 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.337 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 28.139 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.337 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg23[22] ; clock      ; clock    ; None                        ; None                      ; 28.125 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.337 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg21[22] ; clock      ; clock    ; None                        ; None                      ; 28.125 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.335 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg12[8]  ; clock      ; clock    ; None                        ; None                      ; 28.137 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.333 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg28[8]  ; clock      ; clock    ; None                        ; None                      ; 28.127 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg20[29] ; clock      ; clock    ; None                        ; None                      ; 28.138 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.331 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg27[8]  ; clock      ; clock    ; None                        ; None                      ; 28.169 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.331 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 28.118 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.330 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg12[29] ; clock      ; clock    ; None                        ; None                      ; 28.136 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.330 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Banco_reg:BancoReg|Reg25[8]  ; clock      ; clock    ; None                        ; None                      ; 28.168 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg12[8]  ; clock      ; clock    ; None                        ; None                      ; 28.120 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.324 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg7[18]  ; clock      ; clock    ; None                        ; None                      ; 28.121 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.324 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg3[18]  ; clock      ; clock    ; None                        ; None                      ; 28.121 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.323 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg20[29] ; clock      ; clock    ; None                        ; None                      ; 28.121 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.322 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Banco_reg:BancoReg|Reg3[20]  ; clock      ; clock    ; None                        ; None                      ; 28.119 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.321 ns )                    ; unidadeControle:unidadeControle|state.Decode        ; Banco_reg:BancoReg|Reg12[29] ; clock      ; clock    ; None                        ; None                      ; 28.119 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.321 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 28.150 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.320 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 28.149 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 36.424 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.415 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.333 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.296 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.266 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.254 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.188 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.085 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.068 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.058 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.049 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.027 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.025 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.979 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.967 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.951 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.937 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.931 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.930 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.928 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.927 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.900 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.888 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.886 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.846 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.822 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.809 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.791 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.779 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.767 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.748 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.719 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.715 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.702 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.701 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.701 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.691 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.677 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.671 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.661 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.659 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.653 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.652 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.614 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.613 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.598 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.585 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.584 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.581 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.579 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.575 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.567 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.565 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.561 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.540 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.538 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.520 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.500 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.497 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.493 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.492 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.488 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.464 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.456 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.444 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.443 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.443 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.440 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.434 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.426 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.425 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.414 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.406 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.403 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.399 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.388 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.382 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.369 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.364 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.352 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.349 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.348 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.339 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.335 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.327 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.325 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.315 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.311 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.305 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.304 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.287 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.286 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.285 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.273 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.261 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.261 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.248 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.245 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.228 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.228 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.217 ns  ; Registrador:B|Saida[0]                               ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.214 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.213 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.207 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.204 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.201 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.190 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.187 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.185 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.184 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.175 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.166 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.165 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.158 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.141 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.139 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.136 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.134 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.130 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.127 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.127 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.121 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.111 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.104 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.100 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.098 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.097 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 35.092 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.091 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.088 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 35.087 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.087 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.080 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.077 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.052 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.046 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.046 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 35.045 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.044 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 35.039 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.037 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.024 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.022 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.013 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.008 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.006 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 35.004 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.002 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.000 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.998 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.998 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.978 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.972 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.970 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.969 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.966 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.960 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.959 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.956 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.951 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.950 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.946 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.939 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.927 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.916 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.908 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.905 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.901 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.900 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.894 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.877 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.875 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.864 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.861 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.861 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.851 ns  ; Registrador:B|Saida[0]                               ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.851 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.837 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.832 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.831 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.823 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.821 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.813 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.812 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.810 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.810 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.809 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.801 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.797 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.791 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.788 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.780 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.774 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.774 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.774 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.767 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.764 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.758 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.753 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 34.750 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[16] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 04:10:44 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.57 MHz between source register "unidadeControle:unidadeControle|state.SW_step3_wait" and destination register "Banco_reg:BancoReg|Reg26[10]" (period= 28.927 ns)
    Info: + Longest register to register delay is 28.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N5; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.SW_step3_wait'
        Info: 2: + IC(0.534 ns) + CELL(0.398 ns) = 0.932 ns; Loc. = LCCOMB_X30_Y33_N24; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|WideOr69~2'
        Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 1.465 ns; Loc. = LCCOMB_X30_Y33_N28; Fanout = 33; COMB Node = 'unidadeControle:unidadeControle|WideOr56~1'
        Info: 4: + IC(0.804 ns) + CELL(0.150 ns) = 2.419 ns; Loc. = LCCOMB_X30_Y32_N22; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.956 ns) + CELL(0.150 ns) = 3.525 ns; Loc. = LCCOMB_X38_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~18'
        Info: 6: + IC(1.811 ns) + CELL(0.275 ns) = 5.611 ns; Loc. = LCCOMB_X29_Y32_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~20'
        Info: 7: + IC(0.448 ns) + CELL(0.150 ns) = 6.209 ns; Loc. = LCCOMB_X30_Y32_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~21'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 6.608 ns; Loc. = LCCOMB_X30_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~48'
        Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 7.013 ns; Loc. = LCCOMB_X30_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~22'
        Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 7.410 ns; Loc. = LCCOMB_X30_Y32_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~49'
        Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 7.816 ns; Loc. = LCCOMB_X30_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~23'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 8.214 ns; Loc. = LCCOMB_X30_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~50'
        Info: 13: + IC(0.255 ns) + CELL(0.150 ns) = 8.619 ns; Loc. = LCCOMB_X30_Y32_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 14: + IC(0.667 ns) + CELL(0.150 ns) = 9.436 ns; Loc. = LCCOMB_X29_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~51'
        Info: 15: + IC(1.171 ns) + CELL(0.150 ns) = 10.757 ns; Loc. = LCCOMB_X41_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 16: + IC(0.244 ns) + CELL(0.150 ns) = 11.151 ns; Loc. = LCCOMB_X41_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~52'
        Info: 17: + IC(0.255 ns) + CELL(0.150 ns) = 11.556 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 18: + IC(0.264 ns) + CELL(0.150 ns) = 11.970 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~53'
        Info: 19: + IC(0.461 ns) + CELL(0.150 ns) = 12.581 ns; Loc. = LCCOMB_X40_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 20: + IC(0.265 ns) + CELL(0.150 ns) = 12.996 ns; Loc. = LCCOMB_X40_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~54'
        Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 13.402 ns; Loc. = LCCOMB_X40_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 22: + IC(0.266 ns) + CELL(0.150 ns) = 13.818 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~55'
        Info: 23: + IC(0.943 ns) + CELL(0.150 ns) = 14.911 ns; Loc. = LCCOMB_X32_Y31_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~29'
        Info: 24: + IC(0.251 ns) + CELL(0.275 ns) = 15.437 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~56'
        Info: 25: + IC(0.263 ns) + CELL(0.150 ns) = 15.850 ns; Loc. = LCCOMB_X32_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~31'
        Info: 26: + IC(0.259 ns) + CELL(0.275 ns) = 16.384 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~32'
        Info: 27: + IC(0.262 ns) + CELL(0.150 ns) = 16.796 ns; Loc. = LCCOMB_X32_Y31_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~33'
        Info: 28: + IC(0.258 ns) + CELL(0.275 ns) = 17.329 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~35'
        Info: 29: + IC(0.260 ns) + CELL(0.150 ns) = 17.739 ns; Loc. = LCCOMB_X32_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~36'
        Info: 30: + IC(0.409 ns) + CELL(0.150 ns) = 18.298 ns; Loc. = LCCOMB_X32_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~38'
        Info: 31: + IC(0.261 ns) + CELL(0.150 ns) = 18.709 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~39'
        Info: 32: + IC(0.265 ns) + CELL(0.420 ns) = 19.394 ns; Loc. = LCCOMB_X32_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~41'
        Info: 33: + IC(0.260 ns) + CELL(0.150 ns) = 19.804 ns; Loc. = LCCOMB_X32_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~43'
        Info: 34: + IC(0.988 ns) + CELL(0.275 ns) = 21.067 ns; Loc. = LCCOMB_X36_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 35: + IC(0.269 ns) + CELL(0.150 ns) = 21.486 ns; Loc. = LCCOMB_X36_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~45'
        Info: 36: + IC(0.265 ns) + CELL(0.150 ns) = 21.901 ns; Loc. = LCCOMB_X36_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~46'
        Info: 37: + IC(0.259 ns) + CELL(0.275 ns) = 22.435 ns; Loc. = LCCOMB_X36_Y32_N28; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|Selector89~1'
        Info: 38: + IC(0.251 ns) + CELL(0.150 ns) = 22.836 ns; Loc. = LCCOMB_X36_Y32_N14; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle|Selector89~2'
        Info: 39: + IC(0.734 ns) + CELL(0.419 ns) = 23.989 ns; Loc. = LCCOMB_X40_Y32_N26; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~3'
        Info: 40: + IC(1.005 ns) + CELL(0.275 ns) = 25.269 ns; Loc. = LCCOMB_X41_Y31_N2; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~2'
        Info: 41: + IC(0.245 ns) + CELL(0.150 ns) = 25.664 ns; Loc. = LCCOMB_X41_Y31_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~3'
        Info: 42: + IC(0.251 ns) + CELL(0.150 ns) = 26.065 ns; Loc. = LCCOMB_X41_Y31_N24; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~4'
        Info: 43: + IC(2.320 ns) + CELL(0.366 ns) = 28.751 ns; Loc. = LCFF_X43_Y31_N7; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg26[10]'
        Info: Total cell delay = 8.303 ns ( 28.88 % )
        Info: Total interconnect delay = 20.448 ns ( 71.12 % )
    Info: - Smallest clock skew is 0.038 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.887 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 2.887 ns; Loc. = LCFF_X43_Y31_N7; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg26[10]'
            Info: Total cell delay = 1.526 ns ( 52.86 % )
            Info: Total interconnect delay = 1.361 ns ( 47.14 % )
        Info: - Longest clock path from clock "clock" to source register is 2.849 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.209 ns) + CELL(0.537 ns) = 2.849 ns; Loc. = LCFF_X30_Y33_N5; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.SW_step3_wait'
            Info: Total cell delay = 1.526 ns ( 53.56 % )
            Info: Total interconnect delay = 1.323 ns ( 46.44 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[8]" through register "unidadeControle:unidadeControle|state.SW_step3_wait" is 36.424 ns
    Info: + Longest clock path from clock "clock" to source register is 2.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.209 ns) + CELL(0.537 ns) = 2.849 ns; Loc. = LCFF_X30_Y33_N5; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.SW_step3_wait'
        Info: Total cell delay = 1.526 ns ( 53.56 % )
        Info: Total interconnect delay = 1.323 ns ( 46.44 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 33.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N5; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.SW_step3_wait'
        Info: 2: + IC(0.534 ns) + CELL(0.398 ns) = 0.932 ns; Loc. = LCCOMB_X30_Y33_N24; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|WideOr69~2'
        Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 1.465 ns; Loc. = LCCOMB_X30_Y33_N28; Fanout = 33; COMB Node = 'unidadeControle:unidadeControle|WideOr56~1'
        Info: 4: + IC(0.804 ns) + CELL(0.150 ns) = 2.419 ns; Loc. = LCCOMB_X30_Y32_N22; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.956 ns) + CELL(0.150 ns) = 3.525 ns; Loc. = LCCOMB_X38_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~18'
        Info: 6: + IC(1.811 ns) + CELL(0.275 ns) = 5.611 ns; Loc. = LCCOMB_X29_Y32_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~20'
        Info: 7: + IC(0.448 ns) + CELL(0.150 ns) = 6.209 ns; Loc. = LCCOMB_X30_Y32_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~21'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 6.608 ns; Loc. = LCCOMB_X30_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~48'
        Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 7.013 ns; Loc. = LCCOMB_X30_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~22'
        Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 7.410 ns; Loc. = LCCOMB_X30_Y32_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~49'
        Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 7.816 ns; Loc. = LCCOMB_X30_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~23'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 8.214 ns; Loc. = LCCOMB_X30_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~50'
        Info: 13: + IC(0.255 ns) + CELL(0.150 ns) = 8.619 ns; Loc. = LCCOMB_X30_Y32_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 14: + IC(0.667 ns) + CELL(0.150 ns) = 9.436 ns; Loc. = LCCOMB_X29_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~51'
        Info: 15: + IC(1.171 ns) + CELL(0.150 ns) = 10.757 ns; Loc. = LCCOMB_X41_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 16: + IC(0.244 ns) + CELL(0.150 ns) = 11.151 ns; Loc. = LCCOMB_X41_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~52'
        Info: 17: + IC(0.255 ns) + CELL(0.150 ns) = 11.556 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 18: + IC(0.264 ns) + CELL(0.150 ns) = 11.970 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~53'
        Info: 19: + IC(0.461 ns) + CELL(0.150 ns) = 12.581 ns; Loc. = LCCOMB_X40_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 20: + IC(0.265 ns) + CELL(0.150 ns) = 12.996 ns; Loc. = LCCOMB_X40_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~54'
        Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 13.402 ns; Loc. = LCCOMB_X40_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 22: + IC(0.266 ns) + CELL(0.150 ns) = 13.818 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~55'
        Info: 23: + IC(0.943 ns) + CELL(0.150 ns) = 14.911 ns; Loc. = LCCOMB_X32_Y31_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~29'
        Info: 24: + IC(0.251 ns) + CELL(0.275 ns) = 15.437 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~56'
        Info: 25: + IC(0.263 ns) + CELL(0.150 ns) = 15.850 ns; Loc. = LCCOMB_X32_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~31'
        Info: 26: + IC(0.259 ns) + CELL(0.275 ns) = 16.384 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~32'
        Info: 27: + IC(0.262 ns) + CELL(0.150 ns) = 16.796 ns; Loc. = LCCOMB_X32_Y31_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~33'
        Info: 28: + IC(0.258 ns) + CELL(0.275 ns) = 17.329 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~35'
        Info: 29: + IC(0.260 ns) + CELL(0.150 ns) = 17.739 ns; Loc. = LCCOMB_X32_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~36'
        Info: 30: + IC(0.409 ns) + CELL(0.150 ns) = 18.298 ns; Loc. = LCCOMB_X32_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~38'
        Info: 31: + IC(0.261 ns) + CELL(0.150 ns) = 18.709 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~39'
        Info: 32: + IC(0.265 ns) + CELL(0.420 ns) = 19.394 ns; Loc. = LCCOMB_X32_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~41'
        Info: 33: + IC(0.260 ns) + CELL(0.150 ns) = 19.804 ns; Loc. = LCCOMB_X32_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~43'
        Info: 34: + IC(0.988 ns) + CELL(0.275 ns) = 21.067 ns; Loc. = LCCOMB_X36_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 35: + IC(0.269 ns) + CELL(0.150 ns) = 21.486 ns; Loc. = LCCOMB_X36_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~45'
        Info: 36: + IC(0.265 ns) + CELL(0.150 ns) = 21.901 ns; Loc. = LCCOMB_X36_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~46'
        Info: 37: + IC(0.259 ns) + CELL(0.275 ns) = 22.435 ns; Loc. = LCCOMB_X36_Y32_N28; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|Selector89~1'
        Info: 38: + IC(0.251 ns) + CELL(0.150 ns) = 22.836 ns; Loc. = LCCOMB_X36_Y32_N14; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle|Selector89~2'
        Info: 39: + IC(0.734 ns) + CELL(0.419 ns) = 23.989 ns; Loc. = LCCOMB_X40_Y32_N26; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~3'
        Info: 40: + IC(0.815 ns) + CELL(0.275 ns) = 25.079 ns; Loc. = LCCOMB_X39_Y28_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~5'
        Info: 41: + IC(0.259 ns) + CELL(0.150 ns) = 25.488 ns; Loc. = LCCOMB_X39_Y28_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~6'
        Info: 42: + IC(0.975 ns) + CELL(0.150 ns) = 26.613 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~7'
        Info: 43: + IC(3.914 ns) + CELL(2.798 ns) = 33.325 ns; Loc. = PIN_AK14; Fanout = 0; PIN Node = 'WriteDataReg[8]'
        Info: Total cell delay = 10.735 ns ( 32.21 % )
        Info: Total interconnect delay = 22.590 ns ( 67.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Mon May 08 04:10:46 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


