// Seed: 1038318346
module module_1 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wand id_6 = id_5 / id_5;
  wire id_7;
  wire id_8;
  always begin : LABEL_0
    id_2 = id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[1] = 1;
  wire id_9;
  wire id_10;
  assign id_5[1 : 1] = id_6;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_9,
      id_9
  );
endmodule
