

================================================================
== Vitis HLS Report for 'runDataL2toL1'
================================================================
* Date:           Thu Jan 27 10:53:53 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.534 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_IN_LOOP_L2_W_IN  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     5|        -|        -|    -|
|Expression           |        -|     -|        0|      304|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      155|    -|
|Register             |        -|     -|      477|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|      477|      511|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U165  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U169  |ama_addmuladd_11ns_11s_11s_11ns_11_4_1  | i0 * (i1 + i2) + i3 |
    |mac_muladd_11s_11s_11ns_11_4_1_U166          |mac_muladd_11s_11s_11ns_11_4_1          |     i0 * i1 + i2    |
    |mac_muladd_11s_11s_11ns_11_4_1_U167          |mac_muladd_11s_11s_11ns_11_4_1          |     i0 * i1 + i2    |
    |mac_muladd_6s_6s_6ns_6_4_1_U170              |mac_muladd_6s_6s_6ns_6_4_1              |     i0 + i1 * i2    |
    |mul_mul_11s_11s_11_4_1_U168                  |mul_mul_11s_11s_11_4_1                  |       i0 * i1       |
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add13_i_i_i_fu_418_p2    |     +    |   0|  0|  18|          11|          11|
    |add_ln82_2_fu_358_p2     |     +    |   0|  0|  71|          64|           1|
    |add_ln82_3_fu_377_p2     |     +    |   0|  0|  39|           1|          32|
    |add_ln84_fu_412_p2       |     +    |   0|  0|  39|           1|          32|
    |grp_fu_457_p0            |     +    |   0|  0|  18|          11|          11|
    |icmp_ln82_fu_353_p2      |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln84_fu_364_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln82_1_fu_383_p3  |  select  |   0|  0|  32|           1|          32|
    |select_ln82_fu_369_p3    |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 304|         190|         220|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_hi_phi_fu_253_p4  |   9|          2|   32|         64|
    |co_blk_n                     |   9|          2|    1|          2|
    |hi_reg_249                   |   9|          2|   32|         64|
    |ho_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_reg_238       |   9|          2|   64|        128|
    |param_blk_n                  |   9|          2|    1|          2|
    |ro_blk_n                     |   9|          2|    1|          2|
    |so_blk_n                     |   9|          2|    1|          2|
    |wi_reg_260                   |   9|          2|   32|         64|
    |wo_blk_n                     |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 155|         33|  170|        345|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |TILESIZE_W_cast2_i_i_i_reg_517  |   6|   0|    6|          0|
    |add17_i_i_i_reg_586             |   6|   0|    6|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |bound_reg_547                   |  64|   0|   64|          0|
    |empty_71_reg_576                |   6|   0|    6|          0|
    |empty_71_reg_576_pp0_iter1_reg  |   6|   0|    6|          0|
    |empty_reg_571                   |  11|   0|   11|          0|
    |empty_reg_571_pp0_iter1_reg     |  11|   0|   11|          0|
    |hi_reg_249                      |  32|   0|   32|          0|
    |icmp_ln82_reg_552               |   1|   0|    1|          0|
    |indvar_flatten_reg_238          |  64|   0|   64|          0|
    |mul9_i_i_i_reg_532              |  11|   0|   11|          0|
    |param_TILESIZE_H_i_i_reg_496    |  32|   0|   32|          0|
    |param_TILESIZE_W_i_i_reg_501    |  32|   0|   32|          0|
    |ro_read_reg_486                 |  11|   0|   11|          0|
    |select_ln82_1_reg_561           |  32|   0|   32|          0|
    |so_read_reg_491                 |  11|   0|   11|          0|
    |tmp2_reg_542                    |  11|   0|   11|          0|
    |tmp_reg_537                     |  11|   0|   11|          0|
    |trunc_ln_reg_507                |  11|   0|   11|          0|
    |wi_reg_260                      |  32|   0|   32|          0|
    |icmp_ln82_reg_552               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 477|  32|  414|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  | Source Object |    C Type    |
+------------------------+-----+------+------------+---------------+--------------+
|ap_clk                  |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_rst                  |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_start                |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_done                 | out |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_continue             |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_idle                 | out |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_ready                | out |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|data_l1_017_i_address0  | out |     6|  ap_memory | data_l1_017_i |     array    |
|data_l1_017_i_ce0       | out |     1|  ap_memory | data_l1_017_i |     array    |
|data_l1_017_i_we0       | out |     1|  ap_memory | data_l1_017_i |     array    |
|data_l1_017_i_d0        | out |     8|  ap_memory | data_l1_017_i |     array    |
|data_l1_118_i_address0  | out |     6|  ap_memory | data_l1_118_i |     array    |
|data_l1_118_i_ce0       | out |     1|  ap_memory | data_l1_118_i |     array    |
|data_l1_118_i_we0       | out |     1|  ap_memory | data_l1_118_i |     array    |
|data_l1_118_i_d0        | out |     8|  ap_memory | data_l1_118_i |     array    |
|data_l1_219_i_address0  | out |     6|  ap_memory | data_l1_219_i |     array    |
|data_l1_219_i_ce0       | out |     1|  ap_memory | data_l1_219_i |     array    |
|data_l1_219_i_we0       | out |     1|  ap_memory | data_l1_219_i |     array    |
|data_l1_219_i_d0        | out |     8|  ap_memory | data_l1_219_i |     array    |
|data_l1_320_i_address0  | out |     6|  ap_memory | data_l1_320_i |     array    |
|data_l1_320_i_ce0       | out |     1|  ap_memory | data_l1_320_i |     array    |
|data_l1_320_i_we0       | out |     1|  ap_memory | data_l1_320_i |     array    |
|data_l1_320_i_d0        | out |     8|  ap_memory | data_l1_320_i |     array    |
|param_dout              |  in |  1120|   ap_fifo  |     param     |    pointer   |
|param_empty_n           |  in |     1|   ap_fifo  |     param     |    pointer   |
|param_read              | out |     1|   ap_fifo  |     param     |    pointer   |
|co_dout                 |  in |    11|   ap_fifo  |       co      |    pointer   |
|co_empty_n              |  in |     1|   ap_fifo  |       co      |    pointer   |
|co_read                 | out |     1|   ap_fifo  |       co      |    pointer   |
|ho_dout                 |  in |    11|   ap_fifo  |       ho      |    pointer   |
|ho_empty_n              |  in |     1|   ap_fifo  |       ho      |    pointer   |
|ho_read                 | out |     1|   ap_fifo  |       ho      |    pointer   |
|wo_dout                 |  in |    11|   ap_fifo  |       wo      |    pointer   |
|wo_empty_n              |  in |     1|   ap_fifo  |       wo      |    pointer   |
|wo_read                 | out |     1|   ap_fifo  |       wo      |    pointer   |
|ro_dout                 |  in |    11|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n              |  in |     1|   ap_fifo  |       ro      |    pointer   |
|ro_read                 | out |     1|   ap_fifo  |       ro      |    pointer   |
|so_dout                 |  in |    11|   ap_fifo  |       so      |    pointer   |
|so_empty_n              |  in |     1|   ap_fifo  |       so      |    pointer   |
|so_read                 | out |     1|   ap_fifo  |       so      |    pointer   |
|data_l2_0_address0      | out |    11|  ap_memory |   data_l2_0   |     array    |
|data_l2_0_ce0           | out |     1|  ap_memory |   data_l2_0   |     array    |
|data_l2_0_q0            |  in |     8|  ap_memory |   data_l2_0   |     array    |
|data_l2_1_address0      | out |    11|  ap_memory |   data_l2_1   |     array    |
|data_l2_1_ce0           | out |     1|  ap_memory |   data_l2_1   |     array    |
|data_l2_1_q0            |  in |     8|  ap_memory |   data_l2_1   |     array    |
|data_l2_2_address0      | out |    11|  ap_memory |   data_l2_2   |     array    |
|data_l2_2_ce0           | out |     1|  ap_memory |   data_l2_2   |     array    |
|data_l2_2_q0            |  in |     8|  ap_memory |   data_l2_2   |     array    |
|data_l2_3_address0      | out |    11|  ap_memory |   data_l2_3   |     array    |
|data_l2_3_ce0           | out |     1|  ap_memory |   data_l2_3   |     array    |
|data_l2_3_q0            |  in |     8|  ap_memory |   data_l2_3   |     array    |
+------------------------+-----+------+------------+---------------+--------------+

