https://opencores.org/projects/uart16550
https://gitlab.lrz.de/tum-lis/archive-optimsoc-rtl/tree/f950347fcb73abe7fc1cd2a32f0404d97b10e2a3/uart_tile/verilog
