Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 14 01:06:44 2024
| Host         : LAPTOP-PHQGBIQQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |            9 |
| Yes          | No                    | No                     |              23 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  game/VGA_Disp/clk_25M | game/VGA_Disp/hs_i_2_n_0          | game/VGA_Disp/hs_i_1_n_0          |                1 |              1 |
|  game/VGA_Disp/clk_50M |                                   |                                   |                1 |              1 |
|  game/VGA_Disp/pe      |                                   |                                   |                1 |              1 |
|  VSync_OBUF_BUFG       |                                   |                                   |                3 |              3 |
|  clk_IBUF_BUFG         | keyboard_inst/key_clk_neg         |                                   |                1 |              4 |
|  temp_BUFG             |                                   | dis1/an[7]_i_1_n_0                |                1 |              4 |
|  game/VGA_Disp/clk_25M | game/VGA_Disp/Red[2]_i_2_n_0      | game/VGA_Disp/Red[2]_i_1_n_0      |                3 |              8 |
| ~VSync_OBUF_BUFG       | game/VGA_Disp/score[7]_i_2_n_0    | game/VGA_Disp/score[7]_i_1_n_0    |                3 |              8 |
|  clk_IBUF_BUFG         | keyboard_inst/key_info[7]_i_2_n_0 | keyboard_inst/key_info[7]_i_1_n_0 |                2 |              8 |
|  VSync_OBUF_BUFG       | game/VGA_Disp/right_pos           |                                   |                4 |              9 |
|  game/VGA_Disp/clk_25M | game/VGA_Disp/Vcnt                |                                   |                5 |             10 |
|  game/VGA_Disp/clk_25M |                                   |                                   |                6 |             11 |
|  VSync_OBUF_BUFG       | game/VGA_Disp/right_pos           | game/VGA_Disp/lose                |                6 |             11 |
|  temp_BUFG             |                                   |                                   |                7 |             12 |
|  VSync_OBUF_BUFG       | game/VGA_Disp/ball_y_pos          | game/VGA_Disp/lose                |                5 |             18 |
| ~VSync_OBUF_BUFG       |                                   |                                   |               11 |             18 |
|  temp_BUFG             |                                   | dis1/cnt[31]_i_1_n_0              |                8 |             31 |
|  clk_IBUF_BUFG         |                                   |                                   |               19 |             48 |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


