<def f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='220' ll='269'/>
<ovr f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h' l='383' c='llvm::SelectionDAGBuilder::SDAGSwitchLowering'/>
<size>112</size>
<fun r='_ZN4llvm8SwitchCG14SwitchLoweringC1ERNS_20FunctionLoweringInfoE'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLowering4initERKNS_14TargetLoweringERKNS_13TargetMachineERKNS_10DataLayoutE'/>
<mbr r='llvm::SwitchCG::SwitchLowering::SwitchCases' o='64' t='std::vector&lt;CaseBlock&gt;'/>
<mbr r='llvm::SwitchCG::SwitchLowering::JTCases' o='256' t='std::vector&lt;JumpTableBlock&gt;'/>
<mbr r='llvm::SwitchCG::SwitchLowering::BitTestCases' o='448' t='std::vector&lt;BitTestBlock&gt;'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLowering14findJumpTablesERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstEPNS_17MachineBasicBlockE'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLowering14buildJumpTableERKSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstEPNS_17MachineBasicBlockERS3_'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLowering19findBitTestClustersERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstE'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLowering20addSuccessorWithProbEPNS_17MachineBasicBlockES3_NS_17BranchProbabilityE'/>
<fun r='_ZN4llvm8SwitchCG14SwitchLoweringD1Ev'/>
<mbr r='llvm::SwitchCG::SwitchLowering::TLI' o='640' t='const llvm::TargetLowering *'/>
<mbr r='llvm::SwitchCG::SwitchLowering::TM' o='704' t='const llvm::TargetMachine *'/>
<mbr r='llvm::SwitchCG::SwitchLowering::DL' o='768' t='const llvm::DataLayout *'/>
<mbr r='llvm::SwitchCG::SwitchLowering::FuncInfo' o='832' t='llvm::FunctionLoweringInfo &amp;'/>
