

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  matrix_mul
* Solution: solution1
* Date:     Mon Dec 07 20:23:37 2015



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           matrix_mul
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|       -|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        0|      0|       0|      0|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        0|      0|       0|      0|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+
| ID|         Name|
+---+-------------+
|  0|    Component|
|  1|   Expression|
|  2|         FIFO|
|  3|       Memory|
|  4|  Multiplexer|
|  5|     Register|
|  6|  ShiftMemory|
+---+-------------+
|  -|        Total|
+---+-------------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|     0|
+---+--------------+------+
|  -|         Total|     0|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (matrix_mul_ssdm_thread_M_thread_load)
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_3 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @p_str5, [11 x i8]* @p_str5) nounwind

ST_1: matrix_mul_ssdm_thread_M_thread_load [1/1] 0.00ns
entry:1  %matrix_mul_ssdm_thread_M_thread_load = load i1* @matrix_mul_ssdm_thread_M_thread, align 1 ; <i1> [#uses=1]

ST_1: stg_5 [1/1] 0.00ns
entry:2  br i1 %matrix_mul_ssdm_thread_M_thread_load, label %bb, label %bb1

ST_1: stg_6 [1/1] 0.00ns
bb1:0  call void (...)* @_ssdm_op_SpecProcessDecl([11 x i8]* @p_str5, i32 2, [7 x i8]* @p_str17) nounwind

ST_1: stg_7 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str17, [10 x i8]* @p_str8, i1* %ClockPort, i32 1) nounwind

ST_1: stg_8 [1/1] 0.00ns
bb1:2  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str17, [11 x i8]* @p_str7, i1* %nResetPort, i32 3) nounwind

ST_1: stg_9 [1/1] 0.00ns
bb1:3  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [11 x i8]* @p_str7, i32 0, i32 0, i1* %nResetPort) nounwind

ST_1: stg_10 [1/1] 0.00ns
bb1:4  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [10 x i8]* @p_str8, i32 0, i32 0, i1* %ClockPort) nounwind

ST_1: stg_11 [1/1] 0.00ns
bb1:5  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [17 x i8]* @p_str10, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

ST_1: stg_12 [1/1] 0.00ns
bb1:6  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str11, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

ST_1: stg_13 [1/1] 0.00ns
bb1:7  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [19 x i8]* @p_str12, [15 x i8]* @p_str13, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

ST_1: stg_14 [1/1] 0.00ns
bb1:8  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [18 x i8]* @p_str14, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

ST_1: stg_15 [1/1] 0.00ns
bb1:9  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str15, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

ST_1: stg_16 [1/1] 0.00ns
bb1:10  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [19 x i8]* @p_str12, [16 x i8]* @p_str16, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

ST_1: stg_17 [1/1] 0.00ns
bb1:11  ret void

ST_1: stg_18 [2/2] 2.39ns
bb:0  call void @"matrix_mul::thread"(i1* %nResetPort, i1* %ClockPort, i1* %ReadEnablePort_0, i1* %ReadEmptyPort_0, i32* %ReadDataPort_0, i1* %WriteEnablePort_0, i1* %WriteFullPort_0, i32* %WriteDataPort_0, [90000 x i32]* %m_result, [90000 x i32]* %m_operand1, [90000 x i32]* %m_operand2)


 <State 2>: 2.39ns
ST_2: stg_19 [1/2] 2.39ns
bb:0  call void @"matrix_mul::thread"(i1* %nResetPort, i1* %ClockPort, i1* %ReadEnablePort_0, i1* %ReadEmptyPort_0, i32* %ReadDataPort_0, i1* %WriteEnablePort_0, i1* %WriteFullPort_0, i32* %WriteDataPort_0, [90000 x i32]* %m_result, [90000 x i32]* %m_operand1, [90000 x i32]* %m_operand2)

ST_2: stg_20 [1/1] 0.00ns
bb:1  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=<null>
Port [ nResetPort]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ClockPort]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadEnablePort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadEmptyPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ ReadDataPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ WriteEnablePort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ WriteFullPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ WriteDataPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ m_result]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x0; pingpong=0; private_global=0; MemPort=[23]; IO mode=<null>
Port [ m_operand1]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x0; pingpong=0; private_global=0; MemPort=[21]; IO mode=<null>
Port [ m_operand2]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x0; pingpong=0; private_global=0; MemPort=[21]; IO mode=<null>
Port [ zName]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x0; pingpong=0; private_global=0; IO mode=<null>
Port [ matrix_mul_ssdm_thread_M_thread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=<null>
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                                (spectopmodule  ) [ 000]
matrix_mul_ssdm_thread_M_thread_load (load           ) [ 010]
stg_5                                (br             ) [ 000]
stg_6                                (specprocessdecl) [ 000]
stg_7                                (specsensitive  ) [ 000]
stg_8                                (specsensitive  ) [ 000]
stg_9                                (specport       ) [ 000]
stg_10                               (specport       ) [ 000]
stg_11                               (specport       ) [ 000]
stg_12                               (specport       ) [ 000]
stg_13                               (specport       ) [ 000]
stg_14                               (specport       ) [ 000]
stg_15                               (specport       ) [ 000]
stg_16                               (specport       ) [ 000]
stg_17                               (ret            ) [ 000]
stg_19                               (call           ) [ 000]
stg_20                               (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nResetPort">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nResetPort"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ClockPort">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClockPort"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ReadEnablePort_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEnablePort_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ReadEmptyPort_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEmptyPort_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ReadDataPort_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadDataPort_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WriteEnablePort_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteEnablePort_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WriteFullPort_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteFullPort_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WriteDataPort_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteDataPort_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_result">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_operand1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_operand1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_operand2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_operand2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zName">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="matrix_mul_ssdm_thread_M_thread">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul_ssdm_thread_M_thread"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul::thread"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="matrix_mul_ssdm_thread_M_thread_load_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matrix_mul_ssdm_thread_M_thread_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_matrix_mul_thread_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="1" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="0" index="9" bw="32" slack="0"/>
<pin id="85" dir="0" index="10" bw="32" slack="0"/>
<pin id="86" dir="0" index="11" bw="32" slack="0"/>
<pin id="87" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_18/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="68" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="74" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ReadEnablePort_0 | {1 2 }
	Port: WriteEnablePort_0 | {1 2 }
	Port: WriteDataPort_0 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_matrix_mul_thread_fu_74 |    48   | 59.7609 |  15553  |  18506  |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    48   | 59.7609 |  15553  |  18506  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|m_operand1|   192  |    0   |    0   |
|m_operand2|   192  |    0   |    0   |
| m_result |   192  |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   576  |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   59   |  15553 |  18506 |
|   Memory  |   576  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   576  |   48   |   59   |  15553 |  18506 |
+-----------+--------+--------+--------+--------+--------+
