--------------------------------- Version Log ----------------------------------
Version                                 Path
System Generator                        /opt/Xilinx/14.7/ISE_DS/ISE/sysgen
Matlab 8.0.0.783 (R2012b)               /opt/Matlab
ISE                                     /opt/Xilinx/14.7/ISE_DS/ISE
--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_0/Shared_BRAM/calc_add/convert_addr'
Error 0002: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_0/delay32'
Error 0003: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_0/delay34'
Error 0004: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_0/delay36'
Error 0005: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_0/delay38'
Error 0006: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_1/Shared_BRAM/calc_add/convert_addr'
Error 0007: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_1/delay32'
Error 0008: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_1/delay34'
Error 0009: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_1/delay36'
Error 0010: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_1/delay38'
Error 0011: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_2/Shared_BRAM/calc_add/convert_addr'
Error 0012: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_2/delay32'
Error 0013: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_2/delay34'
Error 0014: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_2/delay36'
Error 0015: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_2/delay38'
Error 0016: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_3/Shared_BRAM/calc_add/convert_addr'
Error 0017: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_3/delay32'
Error 0018: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_3/delay34'
Error 0019: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_3/delay36'
Error 0020: Undriven input port
     Block: 'windowing_function_simulation/lo_1/lo_3/delay38'
Error 0021: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/delay'
Error 0022: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/AddSub0'
Error 0023: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/AddSub1'
Error 0024: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/Register0'
Error 0025: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/Register1'
Error 0026: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/delay'
Error 0027: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/AddSub0'
Error 0028: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/AddSub1'
Error 0029: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/Register0'
Error 0030: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/Register1'
Error 0031: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/AddSub0'
Error 0032: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/AddSub1'
Error 0033: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/Register0'
Error 0034: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/Register1'
Error 0035: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/AddSub0'
Error 0036: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/AddSub1'
Error 0037: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/Register0'
Error 0038: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/Register1'
Error 0039: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/AddSub0'
Error 0040: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/AddSub1'
Error 0041: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/Register0'
Error 0042: Undriven input port
     Block: 'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/Register1'
Error 0043: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/AddSub0'
Error 0044: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/AddSub1'
Error 0045: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/Register0'
Error 0046: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/Register1'
Error 0047: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/AddSub0'
Error 0048: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/AddSub1'
Error 0049: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/Register0'
Error 0050: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/Register1'
Error 0051: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/AddSub0'
Error 0052: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/AddSub1'
Error 0053: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/Register0'
Error 0054: Undriven input port
     Block: 'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/Register1'
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_0/Shared_BRAM/calc_add/convert_addr'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_0/delay32'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_0/delay34'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_0/delay36'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_0/delay38'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_1/Shared_BRAM/calc_add/convert_addr'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_1/delay32'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_1/delay34'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_1/delay36'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_1/delay38'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_2/Shared_BRAM/calc_add/convert_addr'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_2/delay32'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_2/delay34'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_2/delay36'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_2/delay38'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_3/Shared_BRAM/calc_add/convert_addr'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_3/delay32'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_3/delay34'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_3/delay36'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/lo_1/lo_3/delay38'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/delay'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap1/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/delay'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap1/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap2/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap3/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir/fir_dbl_col1/fir_dbl_tap4/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap2/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap3/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/AddSub0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/AddSub1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/Register0'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'windowing_function_simulation/dec_fir1/fir_dbl_col1/fir_dbl_tap4/Register1'

Details:
The input ports on this block must be driven by other Xilinx blocks
--------------------------------------------------------------------------------
