# üîÅ TCL__Tool-Command-Language__Workshop

![Screenshot 2025-05-23 230449](https://github.com/user-attachments/assets/f0003b85-de95-4194-8205-3825a6a9e83f)

## üîç Workshop Overview
This 10-day hands-on workshop focused on advanced TCL scripting for automation in Synthesis, Physical Design, and STA. Topics included TCL basics, constraints parsing, memory module synthesis using Yosys, and QoR analysis. Designed for students and professionals, the workshop offered practical labs and concluded with an industry-grade certification from VSD.

## üìö Modules


<summary> <h2> Day 1: Introduction to TCL and VSDSYNTH Toolbox Usage </h2> </summary>
- Introduction
- Sub-Task One: VSDSYNTH Toolbox usage scenarios
<summary> <h2> Day 2: Variable Creation and Processing Constraints from CSV </h2> </summary>
- Sub-Task Two - From CSV to format[1] and SDC - Variable Creation
- Sub-Task Two - From CSV to format[1] and SDC - Processing constraints, CSV
<summary> <h2> Day 3: Processing Clock and Input Constraints </h2> </summary>
<summary> <h2> Day 4: Complete Scripting and Yosys Synthesis Introduction </h2> </summary>
<summary> <h2> Day 5: Advanced Scripting Techniques and Quality of Results Generation </h2> </summary>


