Fitter report for MIC2
Fri Nov 19 11:29:57 2010
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Partition Preservation Settings
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Pin-Out File
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Global & Other Fast Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. Fitter DSP Block Usage Summary
 22. DSP Block Details
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Fitter Summary                                                          ;
+-------------------------------+-----------------------------------------+
; Fitter Status                 ; Successful - Fri Nov 19 11:29:51 2010   ;
; Quartus II Version            ; 8.0 Build 215 05/29/2008 SJ Web Edition ;
; Revision Name                 ; MIC2                                    ;
; Top-level Entity Name         ; MIC2                                    ;
; Family                        ; Stratix II                              ;
; Device                        ; EP2S15F484C3                            ;
; Timing Models                 ; Final                                   ;
; Logic utilization             ; 30 %                                    ;
;     Combinational ALUTs       ; 3,005 / 12,480 ( 24 % )                 ;
;     Dedicated logic registers ; 1,491 / 12,480 ( 12 % )                 ;
; Total registers               ; 1491                                    ;
; Total pins                    ; 307 / 343 ( 90 % )                      ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 22,528 / 419,328 ( 5 % )                ;
; DSP block 9-bit elements      ; 8 / 96 ( 8 % )                          ;
; Total PLLs                    ; 0 / 6 ( 0 % )                           ;
; Total DLLs                    ; 0 / 2 ( 0 % )                           ;
+-------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; AUTO                           ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Maximum processors allowed for parallel compilation                ; 1                              ; 1                              ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Maximum number of global clocks allowed                            ; -1                             ; -1                             ;
; Maximum number of regional clocks allowed                          ; -1                             ; -1                             ;
; Maximum number of clocks of any type allowed                       ; -1                             ; -1                             ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Preservation Settings                                                                 ;
+------+-------------------+---------+------------------------------+------------------------+-----------+
; Name ; # Preserved Nodes ; # Nodes ; Preservation Level Requested ; Netlist Type Used      ; Hierarchy ;
+------+-------------------+---------+------------------------------+------------------------+-----------+
; Top  ; 0                 ; 4708    ; Placement and Routing        ; Post-Synthesis Netlist ;           ;
+------+-------------------+---------+------------------------------+------------------------+-----------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; A[31]         ; Incomplete set of assignments ;
; A[30]         ; Incomplete set of assignments ;
; A[29]         ; Incomplete set of assignments ;
; A[28]         ; Incomplete set of assignments ;
; A[27]         ; Incomplete set of assignments ;
; A[26]         ; Incomplete set of assignments ;
; A[25]         ; Incomplete set of assignments ;
; A[24]         ; Incomplete set of assignments ;
; A[23]         ; Incomplete set of assignments ;
; A[22]         ; Incomplete set of assignments ;
; A[21]         ; Incomplete set of assignments ;
; A[20]         ; Incomplete set of assignments ;
; A[19]         ; Incomplete set of assignments ;
; A[18]         ; Incomplete set of assignments ;
; A[17]         ; Incomplete set of assignments ;
; A[16]         ; Incomplete set of assignments ;
; A[15]         ; Incomplete set of assignments ;
; A[14]         ; Incomplete set of assignments ;
; A[13]         ; Incomplete set of assignments ;
; A[12]         ; Incomplete set of assignments ;
; A[11]         ; Incomplete set of assignments ;
; A[10]         ; Incomplete set of assignments ;
; A[9]          ; Incomplete set of assignments ;
; A[8]          ; Incomplete set of assignments ;
; A[7]          ; Incomplete set of assignments ;
; A[6]          ; Incomplete set of assignments ;
; A[5]          ; Incomplete set of assignments ;
; A[4]          ; Incomplete set of assignments ;
; A[3]          ; Incomplete set of assignments ;
; A[2]          ; Incomplete set of assignments ;
; A[1]          ; Incomplete set of assignments ;
; A[0]          ; Incomplete set of assignments ;
; B[31]         ; Incomplete set of assignments ;
; B[30]         ; Incomplete set of assignments ;
; B[29]         ; Incomplete set of assignments ;
; B[28]         ; Incomplete set of assignments ;
; B[27]         ; Incomplete set of assignments ;
; B[26]         ; Incomplete set of assignments ;
; B[25]         ; Incomplete set of assignments ;
; B[24]         ; Incomplete set of assignments ;
; B[23]         ; Incomplete set of assignments ;
; B[22]         ; Incomplete set of assignments ;
; B[21]         ; Incomplete set of assignments ;
; B[20]         ; Incomplete set of assignments ;
; B[19]         ; Incomplete set of assignments ;
; B[18]         ; Incomplete set of assignments ;
; B[17]         ; Incomplete set of assignments ;
; B[16]         ; Incomplete set of assignments ;
; B[15]         ; Incomplete set of assignments ;
; B[14]         ; Incomplete set of assignments ;
; B[13]         ; Incomplete set of assignments ;
; B[12]         ; Incomplete set of assignments ;
; B[11]         ; Incomplete set of assignments ;
; B[10]         ; Incomplete set of assignments ;
; B[9]          ; Incomplete set of assignments ;
; B[8]          ; Incomplete set of assignments ;
; B[7]          ; Incomplete set of assignments ;
; B[6]          ; Incomplete set of assignments ;
; B[5]          ; Incomplete set of assignments ;
; B[4]          ; Incomplete set of assignments ;
; B[3]          ; Incomplete set of assignments ;
; B[2]          ; Incomplete set of assignments ;
; B[1]          ; Incomplete set of assignments ;
; B[0]          ; Incomplete set of assignments ;
; out_RAM[31]   ; Incomplete set of assignments ;
; out_RAM[30]   ; Incomplete set of assignments ;
; out_RAM[29]   ; Incomplete set of assignments ;
; out_RAM[28]   ; Incomplete set of assignments ;
; out_RAM[27]   ; Incomplete set of assignments ;
; out_RAM[26]   ; Incomplete set of assignments ;
; out_RAM[25]   ; Incomplete set of assignments ;
; out_RAM[24]   ; Incomplete set of assignments ;
; out_RAM[23]   ; Incomplete set of assignments ;
; out_RAM[22]   ; Incomplete set of assignments ;
; out_RAM[21]   ; Incomplete set of assignments ;
; out_RAM[20]   ; Incomplete set of assignments ;
; out_RAM[19]   ; Incomplete set of assignments ;
; out_RAM[18]   ; Incomplete set of assignments ;
; out_RAM[17]   ; Incomplete set of assignments ;
; out_RAM[16]   ; Incomplete set of assignments ;
; out_RAM[15]   ; Incomplete set of assignments ;
; out_RAM[14]   ; Incomplete set of assignments ;
; out_RAM[13]   ; Incomplete set of assignments ;
; out_RAM[12]   ; Incomplete set of assignments ;
; out_RAM[11]   ; Incomplete set of assignments ;
; out_RAM[10]   ; Incomplete set of assignments ;
; out_RAM[9]    ; Incomplete set of assignments ;
; out_RAM[8]    ; Incomplete set of assignments ;
; out_RAM[7]    ; Incomplete set of assignments ;
; out_RAM[6]    ; Incomplete set of assignments ;
; out_RAM[5]    ; Incomplete set of assignments ;
; out_RAM[4]    ; Incomplete set of assignments ;
; out_RAM[3]    ; Incomplete set of assignments ;
; out_RAM[2]    ; Incomplete set of assignments ;
; out_RAM[1]    ; Incomplete set of assignments ;
; out_RAM[0]    ; Incomplete set of assignments ;
; Write         ; Incomplete set of assignments ;
; enaPC         ; Incomplete set of assignments ;
; ReadMEM       ; Incomplete set of assignments ;
; Z             ; Incomplete set of assignments ;
; C[31]         ; Incomplete set of assignments ;
; C[30]         ; Incomplete set of assignments ;
; C[29]         ; Incomplete set of assignments ;
; C[28]         ; Incomplete set of assignments ;
; C[27]         ; Incomplete set of assignments ;
; C[26]         ; Incomplete set of assignments ;
; C[25]         ; Incomplete set of assignments ;
; C[24]         ; Incomplete set of assignments ;
; C[23]         ; Incomplete set of assignments ;
; C[22]         ; Incomplete set of assignments ;
; C[21]         ; Incomplete set of assignments ;
; C[20]         ; Incomplete set of assignments ;
; C[19]         ; Incomplete set of assignments ;
; C[18]         ; Incomplete set of assignments ;
; C[17]         ; Incomplete set of assignments ;
; C[16]         ; Incomplete set of assignments ;
; C[15]         ; Incomplete set of assignments ;
; C[14]         ; Incomplete set of assignments ;
; C[13]         ; Incomplete set of assignments ;
; C[12]         ; Incomplete set of assignments ;
; C[11]         ; Incomplete set of assignments ;
; C[10]         ; Incomplete set of assignments ;
; C[9]          ; Incomplete set of assignments ;
; C[8]          ; Incomplete set of assignments ;
; C[7]          ; Incomplete set of assignments ;
; C[6]          ; Incomplete set of assignments ;
; C[5]          ; Incomplete set of assignments ;
; C[4]          ; Incomplete set of assignments ;
; C[3]          ; Incomplete set of assignments ;
; C[2]          ; Incomplete set of assignments ;
; C[1]          ; Incomplete set of assignments ;
; C[0]          ; Incomplete set of assignments ;
; JAM[2]        ; Incomplete set of assignments ;
; JAM[1]        ; Incomplete set of assignments ;
; JAM[0]        ; Incomplete set of assignments ;
; MBR2MPC[7]    ; Incomplete set of assignments ;
; MBR2MPC[6]    ; Incomplete set of assignments ;
; MBR2MPC[5]    ; Incomplete set of assignments ;
; MBR2MPC[4]    ; Incomplete set of assignments ;
; MBR2MPC[3]    ; Incomplete set of assignments ;
; MBR2MPC[2]    ; Incomplete set of assignments ;
; MBR2MPC[1]    ; Incomplete set of assignments ;
; MBR2MPC[0]    ; Incomplete set of assignments ;
; NEX_ADDR[8]   ; Incomplete set of assignments ;
; NEX_ADDR[7]   ; Incomplete set of assignments ;
; NEX_ADDR[6]   ; Incomplete set of assignments ;
; NEX_ADDR[5]   ; Incomplete set of assignments ;
; NEX_ADDR[4]   ; Incomplete set of assignments ;
; NEX_ADDR[3]   ; Incomplete set of assignments ;
; NEX_ADDR[2]   ; Incomplete set of assignments ;
; NEX_ADDR[1]   ; Incomplete set of assignments ;
; NEX_ADDR[0]   ; Incomplete set of assignments ;
; out_MBR[7]    ; Incomplete set of assignments ;
; out_MBR[6]    ; Incomplete set of assignments ;
; out_MBR[5]    ; Incomplete set of assignments ;
; out_MBR[4]    ; Incomplete set of assignments ;
; out_MBR[3]    ; Incomplete set of assignments ;
; out_MBR[2]    ; Incomplete set of assignments ;
; out_MBR[1]    ; Incomplete set of assignments ;
; out_MBR[0]    ; Incomplete set of assignments ;
; Out_PC[31]    ; Incomplete set of assignments ;
; Out_PC[30]    ; Incomplete set of assignments ;
; Out_PC[29]    ; Incomplete set of assignments ;
; Out_PC[28]    ; Incomplete set of assignments ;
; Out_PC[27]    ; Incomplete set of assignments ;
; Out_PC[26]    ; Incomplete set of assignments ;
; Out_PC[25]    ; Incomplete set of assignments ;
; Out_PC[24]    ; Incomplete set of assignments ;
; Out_PC[23]    ; Incomplete set of assignments ;
; Out_PC[22]    ; Incomplete set of assignments ;
; Out_PC[21]    ; Incomplete set of assignments ;
; Out_PC[20]    ; Incomplete set of assignments ;
; Out_PC[19]    ; Incomplete set of assignments ;
; Out_PC[18]    ; Incomplete set of assignments ;
; Out_PC[17]    ; Incomplete set of assignments ;
; Out_PC[16]    ; Incomplete set of assignments ;
; Out_PC[15]    ; Incomplete set of assignments ;
; Out_PC[14]    ; Incomplete set of assignments ;
; Out_PC[13]    ; Incomplete set of assignments ;
; Out_PC[12]    ; Incomplete set of assignments ;
; Out_PC[11]    ; Incomplete set of assignments ;
; Out_PC[10]    ; Incomplete set of assignments ;
; Out_PC[9]     ; Incomplete set of assignments ;
; Out_PC[8]     ; Incomplete set of assignments ;
; Out_PC[7]     ; Incomplete set of assignments ;
; Out_PC[6]     ; Incomplete set of assignments ;
; Out_PC[5]     ; Incomplete set of assignments ;
; Out_PC[4]     ; Incomplete set of assignments ;
; Out_PC[3]     ; Incomplete set of assignments ;
; Out_PC[2]     ; Incomplete set of assignments ;
; Out_PC[1]     ; Incomplete set of assignments ;
; Out_PC[0]     ; Incomplete set of assignments ;
; outMemMAR[31] ; Incomplete set of assignments ;
; outMemMAR[30] ; Incomplete set of assignments ;
; outMemMAR[29] ; Incomplete set of assignments ;
; outMemMAR[28] ; Incomplete set of assignments ;
; outMemMAR[27] ; Incomplete set of assignments ;
; outMemMAR[26] ; Incomplete set of assignments ;
; outMemMAR[25] ; Incomplete set of assignments ;
; outMemMAR[24] ; Incomplete set of assignments ;
; outMemMAR[23] ; Incomplete set of assignments ;
; outMemMAR[22] ; Incomplete set of assignments ;
; outMemMAR[21] ; Incomplete set of assignments ;
; outMemMAR[20] ; Incomplete set of assignments ;
; outMemMAR[19] ; Incomplete set of assignments ;
; outMemMAR[18] ; Incomplete set of assignments ;
; outMemMAR[17] ; Incomplete set of assignments ;
; outMemMAR[16] ; Incomplete set of assignments ;
; outMemMAR[15] ; Incomplete set of assignments ;
; outMemMAR[14] ; Incomplete set of assignments ;
; outMemMAR[13] ; Incomplete set of assignments ;
; outMemMAR[12] ; Incomplete set of assignments ;
; outMemMAR[11] ; Incomplete set of assignments ;
; outMemMAR[10] ; Incomplete set of assignments ;
; outMemMAR[9]  ; Incomplete set of assignments ;
; outMemMAR[8]  ; Incomplete set of assignments ;
; outMemMAR[7]  ; Incomplete set of assignments ;
; outMemMAR[6]  ; Incomplete set of assignments ;
; outMemMAR[5]  ; Incomplete set of assignments ;
; outMemMAR[4]  ; Incomplete set of assignments ;
; outMemMAR[3]  ; Incomplete set of assignments ;
; outMemMAR[2]  ; Incomplete set of assignments ;
; outMemMAR[1]  ; Incomplete set of assignments ;
; outMemMAR[0]  ; Incomplete set of assignments ;
; outMemMDR[31] ; Incomplete set of assignments ;
; outMemMDR[30] ; Incomplete set of assignments ;
; outMemMDR[29] ; Incomplete set of assignments ;
; outMemMDR[28] ; Incomplete set of assignments ;
; outMemMDR[27] ; Incomplete set of assignments ;
; outMemMDR[26] ; Incomplete set of assignments ;
; outMemMDR[25] ; Incomplete set of assignments ;
; outMemMDR[24] ; Incomplete set of assignments ;
; outMemMDR[23] ; Incomplete set of assignments ;
; outMemMDR[22] ; Incomplete set of assignments ;
; outMemMDR[21] ; Incomplete set of assignments ;
; outMemMDR[20] ; Incomplete set of assignments ;
; outMemMDR[19] ; Incomplete set of assignments ;
; outMemMDR[18] ; Incomplete set of assignments ;
; outMemMDR[17] ; Incomplete set of assignments ;
; outMemMDR[16] ; Incomplete set of assignments ;
; outMemMDR[15] ; Incomplete set of assignments ;
; outMemMDR[14] ; Incomplete set of assignments ;
; outMemMDR[13] ; Incomplete set of assignments ;
; outMemMDR[12] ; Incomplete set of assignments ;
; outMemMDR[11] ; Incomplete set of assignments ;
; outMemMDR[10] ; Incomplete set of assignments ;
; outMemMDR[9]  ; Incomplete set of assignments ;
; outMemMDR[8]  ; Incomplete set of assignments ;
; outMemMDR[7]  ; Incomplete set of assignments ;
; outMemMDR[6]  ; Incomplete set of assignments ;
; outMemMDR[5]  ; Incomplete set of assignments ;
; outMemMDR[4]  ; Incomplete set of assignments ;
; outMemMDR[3]  ; Incomplete set of assignments ;
; outMemMDR[2]  ; Incomplete set of assignments ;
; outMemMDR[1]  ; Incomplete set of assignments ;
; outMemMDR[0]  ; Incomplete set of assignments ;
; outMPC[8]     ; Incomplete set of assignments ;
; outMPC[7]     ; Incomplete set of assignments ;
; outMPC[6]     ; Incomplete set of assignments ;
; outMPC[5]     ; Incomplete set of assignments ;
; outMPC[4]     ; Incomplete set of assignments ;
; outMPC[3]     ; Incomplete set of assignments ;
; outMPC[2]     ; Incomplete set of assignments ;
; outMPC[1]     ; Incomplete set of assignments ;
; outMPC[0]     ; Incomplete set of assignments ;
; q1[38]        ; Incomplete set of assignments ;
; q1[37]        ; Incomplete set of assignments ;
; q1[36]        ; Incomplete set of assignments ;
; q1[35]        ; Incomplete set of assignments ;
; q1[34]        ; Incomplete set of assignments ;
; q1[33]        ; Incomplete set of assignments ;
; q1[32]        ; Incomplete set of assignments ;
; q1[31]        ; Incomplete set of assignments ;
; q1[30]        ; Incomplete set of assignments ;
; q1[29]        ; Incomplete set of assignments ;
; q1[28]        ; Incomplete set of assignments ;
; q1[27]        ; Incomplete set of assignments ;
; q1[26]        ; Incomplete set of assignments ;
; q1[25]        ; Incomplete set of assignments ;
; q1[24]        ; Incomplete set of assignments ;
; q1[23]        ; Incomplete set of assignments ;
; q1[22]        ; Incomplete set of assignments ;
; q1[21]        ; Incomplete set of assignments ;
; q1[20]        ; Incomplete set of assignments ;
; q1[19]        ; Incomplete set of assignments ;
; q1[18]        ; Incomplete set of assignments ;
; q1[17]        ; Incomplete set of assignments ;
; q1[16]        ; Incomplete set of assignments ;
; q1[15]        ; Incomplete set of assignments ;
; q1[14]        ; Incomplete set of assignments ;
; q1[13]        ; Incomplete set of assignments ;
; q1[12]        ; Incomplete set of assignments ;
; q1[11]        ; Incomplete set of assignments ;
; q1[10]        ; Incomplete set of assignments ;
; q1[9]         ; Incomplete set of assignments ;
; q1[8]         ; Incomplete set of assignments ;
; q1[7]         ; Incomplete set of assignments ;
; q1[6]         ; Incomplete set of assignments ;
; q1[5]         ; Incomplete set of assignments ;
; q1[4]         ; Incomplete set of assignments ;
; q1[3]         ; Incomplete set of assignments ;
; q1[2]         ; Incomplete set of assignments ;
; q1[1]         ; Incomplete set of assignments ;
; q1[0]         ; Incomplete set of assignments ;
; reset         ; Incomplete set of assignments ;
; clk           ; Incomplete set of assignments ;
; READ          ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                    ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                                                                                                 ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; DATA_PATH:inst7|ALU:ULA|N~2041                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|N~2041DUPLICATE                                                                                                          ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[11]~40951                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[11]~40951DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[12]~40861                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[12]~40861DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[13]~40875                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[13]~40875DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[15]~40962                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[15]~40962DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[21]~40935                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[21]~40935DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[22]~40998                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[22]~40998DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[23]~41001                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[23]~41001DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[25]~40995                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[25]~40995DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[27]~40837                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[27]~40837DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|R[28]~40845                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|R[28]~40845DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[295]~27072 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[295]~27072DUPLICATE ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[352]~27102 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[352]~27102DUPLICATE ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[493]~27132 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[493]~27132DUPLICATE ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[611]~27212 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[611]~27212DUPLICATE ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[683]~27245 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[683]~27245DUPLICATE ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[685]~27264 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[685]~27264DUPLICATE ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[5]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[5]~DUPLICATE             ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[10]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[10]~DUPLICATE            ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[20]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[20]~DUPLICATE            ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[25]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[25]~DUPLICATE            ;                  ;                       ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[0]          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[0]~DUPLICATE         ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|C~1458                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|C~1458DUPLICATE                                                                                                 ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|C~1461                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|C~1461DUPLICATE                                                                                                 ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|C~1467                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|C~1467DUPLICATE                                                                                                 ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|R[1]~9525                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|R[1]~9525DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|R[2]~9520                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|R[2]~9520DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|R[3]~9515                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|R[3]~9515DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|R[12]~9470                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|R[12]~9470DUPLICATE                                                                                             ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft0~1857                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft0~1857DUPLICATE                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft1~2702                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft1~2702DUPLICATE                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft1~2704                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft1~2704DUPLICATE                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft1~2721                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftLeft1~2721DUPLICATE                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2379                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2379DUPLICATE                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2381                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2381DUPLICATE                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2382                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2382DUPLICATE                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2386                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2386DUPLICATE                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2387                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2387DUPLICATE                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2389                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Deslocador:inst1|ShiftRight1~2389DUPLICATE                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|MBR:mbr|MBR_Reg[7]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MBR:mbr|MBR_Reg[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MBR:mbr|saidaMBR[3][7]~204                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MBR:mbr|saidaMBR[3][7]~204DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[9]~6482                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[9]~6482DUPLICATE                                                                                                       ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[10]~6478                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[10]~6478DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[13]~6466                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[13]~6466DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[15]~6458                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[15]~6458DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[16]~6454                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[16]~6454DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[17]~6450                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[17]~6450DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[21]~6434                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[21]~6434DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[25]~6418                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[25]~6418DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|A[27]~6410                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|A[27]~6410DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[2]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[2]~DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[3]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[3]~DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[5]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[5]~DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[8]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[8]~DUPLICATE                                                                                                      ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[11]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[11]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[12]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[12]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[14]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[14]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[15]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[15]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[20]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[20]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[23]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[23]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[24]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[24]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[25]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[25]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[27]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[27]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda[30]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda[30]~DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9327                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9327DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9329                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9329DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9330                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9330DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9332                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9332DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9335                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9335DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9338                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9338DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9339                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9339DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9341                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9341DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9342                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9342DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9347                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9347DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9350                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9350DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9351                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9351DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9352                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9352DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9354                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9354DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|MDR:mdr|guarda~9357                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|MDR:mdr|guarda~9357DUPLICATE                                                                                                     ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[2]~6346                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[2]~6346DUPLICATE                                                                                                         ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[6]~6369                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[6]~6369DUPLICATE                                                                                                         ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[8]~6377                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[8]~6377DUPLICATE                                                                                                         ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[9]~6382                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[9]~6382DUPLICATE                                                                                                         ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[10]~6386                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[10]~6386DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[14]~6401                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[14]~6401DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[16]~6410                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[16]~6410DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[17]~6413                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[17]~6413DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[17]~6414                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[17]~6414DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[19]~6422                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[19]~6422DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[21]~6430                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[21]~6430DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[24]~6441                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[24]~6441DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[25]~6445                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[25]~6445DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[25]~6446                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[25]~6446DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[26]~6450                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[26]~6450DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[27]~6453                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[27]~6453DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[27]~6454                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[27]~6454DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[28]~6458                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[28]~6458DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[29]~6461                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[29]~6461DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|PC:pc|B[30]~6466                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|PC:pc|B[30]~6466DUPLICATE                                                                                                        ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[3]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[3]~DUPLICATE                                                                                                ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[4]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[4]~DUPLICATE                                                                                                ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[6]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[6]~DUPLICATE                                                                                                ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[9]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[9]~DUPLICATE                                                                                                ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[10]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[10]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[14]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[14]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[27]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[27]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda[29]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda[29]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1213                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1213DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1222                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1222DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1223                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1223DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1224                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1224DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1225                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1225DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1226                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1226DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1227                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1227DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:H|guarda~1228                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:H|guarda~1228DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[0]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[0]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[1]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[1]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[5]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[5]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[6]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[6]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[8]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[8]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[9]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[9]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[10]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[10]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[12]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[12]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[13]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[13]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[14]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[14]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[15]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[15]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[16]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[16]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[18]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[18]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[19]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[19]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[20]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[20]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[21]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[21]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[22]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[22]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[24]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[24]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[25]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[25]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[26]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[26]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:LV|guarda[27]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:LV|guarda[27]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:OPC|guarda[16]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:OPC|guarda[16]~DUPLICATE                                                                                             ;                  ;                       ;
; DATA_PATH:inst7|Registrador:SP|guarda[7]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:SP|guarda[7]~DUPLICATE                                                                                               ;                  ;                       ;
; DATA_PATH:inst7|Registrador:SP|guarda[10]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:SP|guarda[10]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:SP|guarda[16]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:SP|guarda[16]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:SP|guarda[17]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:SP|guarda[17]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:TOS|guarda[1]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:TOS|guarda[1]~DUPLICATE                                                                                              ;                  ;                       ;
; DATA_PATH:inst7|Registrador:TOS|guarda[4]                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; DATA_PATH:inst7|Registrador:TOS|guarda[4]~DUPLICATE                                                                                              ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Thiago/Desktop/DescricaoIP/MIC/MIC2.pin.


+----------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                          ;
+----------------------------------------------+-----------------------------------------+
; Resource                                     ; Usage                                   ;
+----------------------------------------------+-----------------------------------------+
; ALUTs Used                                   ; 3,005 / 12,480 ( 24 % )                 ;
; Dedicated logic registers                    ; 1,491 / 12,480 ( 12 % )                 ;
;                                              ;                                         ;
; ALUTs Unavailable                            ; 136                                     ;
;     -- Due to unpartnered 7 input function   ; 13                                      ;
;     -- Due to unpartnered 6 input function   ; 123                                     ;
;                                              ;                                         ;
; Combinational ALUT usage by number of inputs ;                                         ;
;     -- 7 input functions                     ; 13                                      ;
;     -- 6 input functions                     ; 731                                     ;
;     -- 5 input functions                     ; 1219                                    ;
;     -- 4 input functions                     ; 188                                     ;
;     -- <=3 input functions                   ; 854                                     ;
;                                              ;                                         ;
; Combinational ALUTs by mode                  ;                                         ;
;     -- normal mode                           ; 2242                                    ;
;     -- extended LUT mode                     ; 13                                      ;
;     -- arithmetic mode                       ; 741                                     ;
;     -- shared arithmetic mode                ; 9                                       ;
;                                              ;                                         ;
; Logic utilization                            ; 3,932 / 12,480 ( 32 % )                 ;
;     -- ALUT/register pairs used              ; 3796                                    ;
;         -- Combinational with no register    ; 2305                                    ;
;         -- Register only                     ; 791                                     ;
;         -- Combinational with a register     ; 700                                     ;
;     -- ALUT/register pairs unavailable       ; 136                                     ;
;                                              ;                                         ;
; Total registers*                             ; 1,491 / 14,410 ( 10 % )                 ;
;     -- Dedicated logic registers             ; 1,491 / 12,480 ( 12 % )                 ;
;     -- I/O registers                         ; 0 / 1,930 ( 0 % )                       ;
;                                              ;                                         ;
; ALMs:  partially or completely used          ; 2,045 / 6,240 ( 33 % )                  ;
;                                              ;                                         ;
; Total LABs:  partially or completely used    ; 268 / 780 ( 34 % )                      ;
;                                              ;                                         ;
; User inserted logic elements                 ; 0                                       ;
; Virtual pins                                 ; 0                                       ;
; I/O pins                                     ; 307 / 343 ( 90 % )                      ;
;     -- Clock pins                            ; 13 / 16 ( 81 % )                        ;
; Global signals                               ; 2                                       ;
; M512s                                        ; 0 / 104 ( 0 % )                         ;
; M4Ks                                         ; 5 / 78 ( 6 % )                          ;
; Total block memory bits                      ; 22,528 / 419,328 ( 5 % )                ;
; Total block memory implementation bits       ; 23,040 / 419,328 ( 5 % )                ;
; DSP block 9-bit elements                     ; 8 / 96 ( 8 % )                          ;
; PLLs                                         ; 0 / 6 ( 0 % )                           ;
; Global clocks                                ; 2 / 16 ( 13 % )                         ;
; Regional clocks                              ; 0 / 32 ( 0 % )                          ;
; SERDES transmitters                          ; 0 / 38 ( 0 % )                          ;
; SERDES receivers                             ; 0 / 42 ( 0 % )                          ;
; JTAGs                                        ; 0 / 1 ( 0 % )                           ;
; Average interconnect usage (total/H/V)       ; 16% / 15% / 17%                         ;
; Peak interconnect usage (total/H/V)          ; 28% / 27% / 28%                         ;
; Maximum fan-out node                         ; clk~clkctrl                             ;
; Maximum fan-out                              ; 1489                                    ;
; Highest non-global fan-out signal            ; DATA_PATH:inst7|MAR:inst|outMemPrinc[4] ;
; Highest non-global fan-out                   ; 195                                     ;
; Total fan-out                                ; 19515                                   ;
; Average fan-out                              ; 3.84                                    ;
+----------------------------------------------+-----------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                  ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; READ  ; W15   ; 8        ; 5            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk   ; N20   ; 1        ; 0            ; 10           ; 1           ; 8                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset ; N19   ; 1        ; 0            ; 10           ; 2           ; 189                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; A[0]          ; V6    ; 7        ; 39           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[10]         ; D13   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[11]         ; V2    ; 6        ; 40           ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[12]         ; F6    ; 4        ; 38           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[13]         ; C5    ; 4        ; 31           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[14]         ; V9    ; 10       ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[15]         ; B7    ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[16]         ; C15   ; 3        ; 14           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[17]         ; H9    ; 4        ; 33           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[18]         ; W11   ; 8        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[19]         ; G2    ; 5        ; 40           ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[1]          ; AA13  ; 8        ; 18           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[20]         ; E8    ; 4        ; 34           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[21]         ; J5    ; 5        ; 40           ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[22]         ; D2    ; 5        ; 40           ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[23]         ; AA9   ; 10       ; 25           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[24]         ; E1    ; 5        ; 40           ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[25]         ; Y17   ; 8        ; 11           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[26]         ; Y9    ; 10       ; 25           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[27]         ; J2    ; 5        ; 40           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[28]         ; D6    ; 4        ; 35           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[29]         ; T6    ; 6        ; 40           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[2]          ; P7    ; 6        ; 40           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[30]         ; E9    ; 4        ; 33           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[31]         ; U9    ; 7        ; 34           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[3]          ; F9    ; 4        ; 34           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[4]          ; J8    ; 5        ; 40           ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[5]          ; AB6   ; 7        ; 30           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; A[6]          ; K3    ; 5        ; 40           ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[7]          ; L7    ; 5        ; 40           ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[8]          ; K4    ; 5        ; 40           ; 18           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; A[9]          ; H11   ; 3        ; 17           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[0]          ; A15   ; 3        ; 14           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[10]         ; G6    ; 5        ; 40           ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[11]         ; U10   ; 7        ; 30           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[12]         ; F2    ; 5        ; 40           ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[13]         ; E2    ; 5        ; 40           ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[14]         ; T1    ; 6        ; 40           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[15]         ; K1    ; 5        ; 40           ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[16]         ; F1    ; 5        ; 40           ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[17]         ; C7    ; 4        ; 29           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[18]         ; L8    ; 5        ; 40           ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[19]         ; C12   ; 4        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[1]          ; V8    ; 7        ; 33           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[20]         ; C6    ; 4        ; 31           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[21]         ; G3    ; 5        ; 40           ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[22]         ; G5    ; 5        ; 40           ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[23]         ; AB8   ; 7        ; 26           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[24]         ; B8    ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[25]         ; J7    ; 5        ; 40           ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[26]         ; F5    ; 5        ; 40           ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[27]         ; F13   ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[28]         ; C1    ; 5        ; 40           ; 26           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[29]         ; Y7    ; 7        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[2]          ; A17   ; 3        ; 11           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[30]         ; A7    ; 4        ; 29           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[31]         ; C9    ; 9        ; 26           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[3]          ; Y6    ; 7        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[4]          ; H5    ; 5        ; 40           ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[5]          ; C8    ; 4        ; 29           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[6]          ; E11   ; 3        ; 17           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[7]          ; A6    ; 4        ; 30           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; B[8]          ; R3    ; 6        ; 40           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; B[9]          ; C2    ; 5        ; 40           ; 26           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[0]          ; J20   ; 2        ; 0            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[10]         ; F19   ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[11]         ; N22   ; 1        ; 0            ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[12]         ; G13   ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[13]         ; Y5    ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[14]         ; K2    ; 5        ; 40           ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[15]         ; K20   ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[16]         ; F15   ; 3        ; 5            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[17]         ; R6    ; 6        ; 40           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[18]         ; H12   ; 3        ; 15           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[19]         ; AA5   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[1]          ; W9    ; 10       ; 26           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[20]         ; N2    ; 6        ; 40           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[21]         ; AB15  ; 8        ; 14           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[22]         ; L15   ; 2        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[23]         ; AA11  ; 7        ; 22           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[24]         ; E16   ; 3        ; 2            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[25]         ; T10   ; 7        ; 30           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[26]         ; K21   ; 2        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[27]         ; H17   ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[28]         ; U16   ; 8        ; 2            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[29]         ; T18   ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[2]          ; F14   ; 3        ; 7            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[30]         ; H3    ; 5        ; 40           ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[31]         ; L21   ; 2        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; C[3]          ; A5    ; 4        ; 31           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[4]          ; AA17  ; 8        ; 11           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[5]          ; D8    ; 4        ; 34           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[6]          ; W10   ; 7        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[7]          ; A13   ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[8]          ; B16   ; 3        ; 13           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; C[9]          ; AA16  ; 8        ; 13           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; JAM[0]        ; V3    ; 6        ; 40           ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; JAM[1]        ; R9    ; 7        ; 34           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; JAM[2]        ; U2    ; 6        ; 40           ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[0]    ; U5    ; 6        ; 40           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[1]    ; U1    ; 6        ; 40           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[2]    ; V10   ; 7        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[3]    ; K5    ; 5        ; 40           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[4]    ; G18   ; 2        ; 0            ; 25           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[5]    ; C21   ; 2        ; 0            ; 26           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[6]    ; N8    ; 6        ; 40           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; MBR2MPC[7]    ; AA18  ; 8        ; 10           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[0]   ; R7    ; 6        ; 40           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[1]   ; W19   ; 1        ; 0            ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[2]   ; R17   ; 1        ; 0            ; 1            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[3]   ; U18   ; 1        ; 0            ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[4]   ; T19   ; 1        ; 0            ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[5]   ; R15   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[6]   ; W22   ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[7]   ; R16   ; 1        ; 0            ; 1            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; NEX_ADDR[8]   ; U7    ; 7        ; 38           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[0]     ; U22   ; 1        ; 0            ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[10]    ; T5    ; 6        ; 40           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[11]    ; AB13  ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[12]    ; Y16   ; 8        ; 13           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[13]    ; R4    ; 6        ; 40           ; 6            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[14]    ; D15   ; 3        ; 6            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[15]    ; B12   ; 4        ; 22           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[16]    ; AA12  ; 8        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[17]    ; T9    ; 7        ; 34           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[18]    ; B18   ; 3        ; 10           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[19]    ; G1    ; 5        ; 40           ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[1]     ; V12   ; 8        ; 17           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[20]    ; L3    ; 5        ; 40           ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[21]    ; P5    ; 6        ; 40           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[22]    ; B13   ; 3        ; 18           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[23]    ; D20   ; 3        ; 3            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[24]    ; K6    ; 5        ; 40           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[25]    ; V21   ; 1        ; 0            ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[26]    ; R19   ; 1        ; 0            ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[27]    ; U19   ; 1        ; 0            ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[28]    ; H2    ; 5        ; 40           ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[29]    ; T2    ; 6        ; 40           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[2]     ; C18   ; 3        ; 10           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[30]    ; N7    ; 6        ; 40           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[31]    ; P16   ; 1        ; 0            ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[3]     ; Y12   ; 8        ; 18           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[4]     ; C14   ; 3        ; 10           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[5]     ; R21   ; 1        ; 0            ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[6]     ; K7    ; 5        ; 40           ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[7]     ; H1    ; 5        ; 40           ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[8]     ; J3    ; 5        ; 40           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Out_PC[9]     ; N1    ; 6        ; 40           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; ReadMEM       ; E18   ; 3        ; 1            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Write         ; T4    ; 6        ; 40           ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Z             ; P20   ; 1        ; 0            ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; enaPC         ; U21   ; 1        ; 0            ; 6            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[0]     ; V14   ; 8        ; 6            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[1]     ; T14   ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[2]     ; N15   ; 1        ; 0            ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[3]     ; W14   ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[4]     ; U14   ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[5]     ; T22   ; 1        ; 0            ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[6]     ; Y14   ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[7]     ; N21   ; 1        ; 0            ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMPC[8]     ; N16   ; 1        ; 0            ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[0]  ; K15   ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[10] ; R14   ; 8        ; 6            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[11] ; D11   ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[12] ; A16   ; 3        ; 13           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[13] ; AA6   ; 7        ; 30           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[14] ; V16   ; 8        ; 2            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[15] ; P3    ; 6        ; 40           ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[16] ; J15   ; 3        ; 6            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[17] ; W12   ; 8        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[18] ; AB17  ; 8        ; 11           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[19] ; V18   ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[1]  ; P17   ; 1        ; 0            ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[20] ; C16   ; 3        ; 14           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[21] ; AA15  ; 8        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[22] ; C17   ; 3        ; 11           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[23] ; R2    ; 6        ; 40           ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[24] ; E12   ; 3        ; 15           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[25] ; L20   ; 2        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[26] ; Y20   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[27] ; P2    ; 6        ; 40           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[28] ; D14   ; 3        ; 10           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[29] ; T20   ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[2]  ; K16   ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[30] ; V13   ; 8        ; 10           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[31] ; V19   ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[3]  ; T21   ; 1        ; 0            ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[4]  ; G19   ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[5]  ; E21   ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[6]  ; Y13   ; 8        ; 15           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[7]  ; W16   ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[8]  ; Y18   ; 8        ; 10           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMAR[9]  ; Y1    ; 6        ; 40           ; 1            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[0]  ; H16   ; 3        ; 5            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[10] ; H18   ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[11] ; F20   ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[12] ; K18   ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[13] ; G20   ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[14] ; C13   ; 3        ; 18           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[15] ; F22   ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[16] ; B9    ; 9        ; 26           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[17] ; C10   ; 9        ; 25           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[18] ; K17   ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[19] ; C11   ; 4        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[1]  ; H21   ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[20] ; B10   ; 9        ; 25           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[21] ; D10   ; 9        ; 25           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[22] ; J19   ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[23] ; K19   ; 2        ; 0            ; 18           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[24] ; H20   ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[25] ; E14   ; 3        ; 7            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[26] ; J18   ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[27] ; C19   ; 3        ; 3            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[28] ; G15   ; 3        ; 5            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[29] ; H22   ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[2]  ; A8    ; 4        ; 26           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[30] ; J16   ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[31] ; A10   ; 9        ; 25           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[3]  ; H19   ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[4]  ; E15   ; 3        ; 5            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[5]  ; G22   ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[6]  ; G12   ; 3        ; 17           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[7]  ; AB10  ; 10       ; 25           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[8]  ; G21   ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; outMemMDR[9]  ; J17   ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[0]    ; L2    ; 5        ; 40           ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[1]    ; G9    ; 4        ; 33           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[2]    ; B5    ; 4        ; 31           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[3]    ; B6    ; 4        ; 30           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[4]    ; F7    ; 4        ; 35           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[5]    ; E10   ; 4        ; 30           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[6]    ; F8    ; 4        ; 35           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_MBR[7]    ; AA7   ; 7        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[0]    ; H4    ; 5        ; 40           ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[10]   ; G16   ; 3        ; 3            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[11]   ; W17   ; 8        ; 2            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[12]   ; A19   ; 3        ; 2            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[13]   ; AB7   ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[14]   ; U4    ; 6        ; 40           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[15]   ; E17   ; 3        ; 2            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[16]   ; D22   ; 2        ; 0            ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[17]   ; U17   ; 1        ; 0            ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[18]   ; B17   ; 3        ; 11           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[19]   ; C22   ; 2        ; 0            ; 26           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[1]    ; P6    ; 6        ; 40           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[20]   ; G4    ; 5        ; 40           ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[21]   ; F21   ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[22]   ; B15   ; 3        ; 14           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[23]   ; Y8    ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[24]   ; D21   ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[25]   ; D1    ; 5        ; 40           ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[26]   ; E19   ; 2        ; 0            ; 26           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[27]   ; G7    ; 4        ; 38           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[28]   ; G14   ; 3        ; 7            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[29]   ; T15   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[2]    ; AB18  ; 8        ; 11           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[30]   ; AB5   ; 7        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[31]   ; A18   ; 3        ; 11           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[3]    ; G17   ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[4]    ; H14   ; 3        ; 7            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[5]    ; H6    ; 5        ; 40           ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[6]    ; C4    ; 4        ; 38           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[7]    ; AB16  ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[8]    ; AA10  ; 10       ; 25           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out_RAM[9]    ; F16   ; 3        ; 6            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[0]         ; U15   ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[10]        ; U12   ; 8        ; 15           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[11]        ; R5    ; 6        ; 40           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[12]        ; B11   ; 4        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[13]        ; Y11   ; 7        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[14]        ; J21   ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[15]        ; V11   ; 8        ; 17           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[16]        ; J6    ; 5        ; 40           ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[17]        ; D12   ; 3        ; 17           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[18]        ; K8    ; 5        ; 40           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[19]        ; R1    ; 6        ; 40           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[1]         ; D17   ; 3        ; 2            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[20]        ; R22   ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[21]        ; P19   ; 1        ; 0            ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[22]        ; K22   ; 2        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[23]        ; P21   ; 1        ; 0            ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[24]        ; U13   ; 8        ; 10           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[25]        ; T13   ; 8        ; 13           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[26]        ; P18   ; 1        ; 0            ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[27]        ; AA8   ; 7        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[28]        ; P8    ; 6        ; 40           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[29]        ; Y15   ; 8        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[2]         ; T3    ; 6        ; 40           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[30]        ; W13   ; 8        ; 15           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[31]        ; Y10   ; 7        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[32]        ; U20   ; 1        ; 0            ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[33]        ; V1    ; 6        ; 40           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[34]        ; T8    ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[35]        ; V4    ; 6        ; 40           ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[36]        ; R8    ; 6        ; 40           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[37]        ; W21   ; 1        ; 0            ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[38]        ; W20   ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[3]         ; T17   ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[4]         ; L16   ; 2        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[5]         ; E22   ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[6]         ; V15   ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[7]         ; V22   ; 1        ; 0            ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q1[8]         ; T16   ; 8        ; 2            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q1[9]         ; R18   ; 1        ; 0            ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 38 / 40 ( 95 % )  ; 3.3V          ; --           ;
; 2        ; 41 / 44 ( 93 % )  ; 3.3V          ; --           ;
; 3        ; 47 / 50 ( 94 % )  ; 3.3V          ; --           ;
; 4        ; 29 / 35 ( 83 % )  ; 3.3V          ; --           ;
; 5        ; 39 / 44 ( 89 % )  ; 3.3V          ; --           ;
; 6        ; 33 / 40 ( 83 % )  ; 3.3V          ; --           ;
; 7        ; 26 / 34 ( 76 % )  ; 3.3V          ; --           ;
; 8        ; 43 / 43 ( 100 % ) ; 3.3V          ; --           ;
; 9        ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ;
; 10       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                       ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 277        ; 4        ; ^MSEL3                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 307        ; 4        ; C[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 311        ; 4        ; B[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 315        ; 4        ; B[30]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 318        ; 4        ; outMemMDR[2]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 323        ; 9        ; outMemMDR[31]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A13      ; 329        ; 3        ; C[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 343        ; 3        ; B[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 347        ; 3        ; outMemMAR[12]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 351        ; 3        ; B[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 350        ; 3        ; out_RAM[31]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 375        ; 3        ; out_RAM[12]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 383        ; 3        ; ^nCE                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 191        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 181        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 163        ; 7        ; C[19]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 159        ; 7        ; outMemMAR[13]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 155        ; 7        ; out_MBR[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 151        ; 7        ; q1[27]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 144        ; 10       ; A[23]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 147        ; 10       ; out_RAM[8]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 141        ; 7        ; C[23]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 138        ; 8        ; Out_PC[16]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 137        ; 8        ; A[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 127        ; 8        ; outMemMAR[21]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 123        ; 8        ; C[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 119        ; 8        ; C[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 115        ; 8        ; MBR2MPC[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 85         ; 8        ; #TCK                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 86         ; 8        ; #TMS                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 190        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 161        ; 7        ; out_RAM[30]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 157        ; 7        ; A[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 153        ; 7        ; out_RAM[13]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 150        ; 7        ; B[23]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ; 145        ; 10       ; outMemMDR[7]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB13     ; 139        ; 8        ; Out_PC[11]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ; 125        ; 8        ; C[21]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 124        ; 8        ; out_RAM[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 117        ; 8        ; outMemMAR[18]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 118        ; 8        ; out_RAM[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 87         ; 8        ; #TRST                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ; 84         ; 8        ; #TDI                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 276        ; 4        ; #TDO                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 279        ; 4        ; ^MSEL2                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 305        ; 4        ; out_MBR[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 309        ; 4        ; out_MBR[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 313        ; 4        ; A[15]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 317        ; 4        ; B[24]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 320        ; 9        ; outMemMDR[16]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 321        ; 9        ; outMemMDR[20]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 327        ; 4        ; q1[12]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 328        ; 4        ; Out_PC[15]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 331        ; 3        ; Out_PC[22]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 341        ; 3        ; out_RAM[22]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 345        ; 3        ; C[8]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 349        ; 3        ; out_RAM[18]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 353        ; 3        ; Out_PC[18]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 377        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 381        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 275        ; 5        ; B[28]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 273        ; 5        ; B[9]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 285        ; 4        ; out_RAM[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 306        ; 4        ; A[13]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 308        ; 4        ; B[20]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 316        ; 4        ; B[17]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 314        ; 4        ; B[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 319        ; 9        ; B[31]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 324        ; 9        ; outMemMDR[17]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 325        ; 4        ; outMemMDR[19]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 326        ; 4        ; B[19]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 330        ; 3        ; outMemMDR[14]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 354        ; 3        ; Out_PC[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 342        ; 3        ; A[16]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 344        ; 3        ; outMemMAR[20]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 352        ; 3        ; outMemMAR[22]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 355        ; 3        ; Out_PC[2]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 369        ; 3        ; outMemMDR[27]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 384        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C21      ; 2          ; 2        ; MBR2MPC[5]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 0          ; 2        ; out_RAM[19]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 271        ; 5        ; out_RAM[25]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 269        ; 5        ; A[22]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 287        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 278        ; 4        ; ^MSEL1                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 283        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 293        ; 4        ; A[28]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 297        ; 4        ; C[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 322        ; 9        ; outMemMDR[21]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 337        ; 3        ; outMemMAR[11]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 333        ; 3        ; q1[17]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 332        ; 3        ; A[10]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 356        ; 3        ; outMemMAR[28]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 361        ; 3        ; Out_PC[14]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 373        ; 3        ; q1[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 379        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 382        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D20      ; 371        ; 3        ; Out_PC[23]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D21      ; 6          ; 2        ; out_RAM[24]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 4          ; 2        ; out_RAM[16]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 267        ; 5        ; A[24]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 265        ; 5        ; B[13]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 274        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 272        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 280        ; 4        ; ^MSEL0                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 281        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 289        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 298        ; 4        ; A[20]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 301        ; 4        ; A[30]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 312        ; 4        ; out_MBR[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 335        ; 3        ; B[6]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 339        ; 3        ; outMemMAR[24]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 338        ; 3        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 357        ; 3        ; outMemMDR[25]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 365        ; 3        ; outMemMDR[4]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 374        ; 3        ; C[24]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E17      ; 376        ; 3        ; out_RAM[15]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E18      ; 380        ; 3        ; ReadMEM                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E19      ; 3          ; 2        ; out_RAM[26]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E20      ; 1          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 10         ; 2        ; outMemMAR[5]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 8          ; 2        ; q1[5]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 263        ; 5        ; B[16]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 261        ; 5        ; B[12]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 270        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 268        ; 5        ; B[26]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 288        ; 4        ; A[12]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 296        ; 4        ; out_MBR[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 294        ; 4        ; out_MBR[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 300        ; 4        ; A[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 346        ; 3        ; B[27]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 358        ; 3        ; C[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 367        ; 3        ; C[16]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 362        ; 3        ; out_RAM[9]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 378        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 11         ; 2        ; C[10]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 9          ; 2        ; outMemMDR[11]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 14         ; 2        ; out_RAM[21]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 12         ; 2        ; outMemMDR[15]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 255        ; 5        ; Out_PC[19]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 253        ; 5        ; A[19]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 262        ; 5        ; B[21]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 260        ; 5        ; out_RAM[20]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 266        ; 5        ; B[22]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ; 264        ; 5        ; B[10]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G7       ; 286        ; 4        ; out_RAM[27]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 291        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 302        ; 4        ; out_MBR[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 9        ; VCC_PLL5_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCD_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 336        ; 3        ; outMemMDR[6]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 348        ; 3        ; C[12]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 359        ; 3        ; out_RAM[28]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 366        ; 3        ; outMemMDR[28]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 370        ; 3        ; out_RAM[10]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 7          ; 2        ; out_RAM[3]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 5          ; 2        ; MBR2MPC[4]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ; 19         ; 2        ; outMemMAR[4]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 17         ; 2        ; outMemMDR[13]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 22         ; 2        ; outMemMDR[8]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 20         ; 2        ; outMemMDR[5]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 251        ; 5        ; Out_PC[7]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 249        ; 5        ; Out_PC[28]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 259        ; 5        ; C[30]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 257        ; 5        ; out_RAM[0]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ; 254        ; 5        ; B[4]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 252        ; 5        ; out_RAM[5]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 284        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ; 304        ; 4        ; A[17]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ;            ; 4        ; VCCPD4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H11      ; 334        ; 3        ; A[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 340        ; 3        ; C[18]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ; 3        ; VCCPD3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ; 360        ; 3        ; out_RAM[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ; 368        ; 3        ; outMemMDR[0]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H17      ; 15         ; 2        ; C[27]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 13         ; 2        ; outMemMDR[10]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 18         ; 2        ; outMemMDR[3]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ; 16         ; 2        ; outMemMDR[24]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 26         ; 2        ; outMemMDR[1]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 24         ; 2        ; outMemMDR[29]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 247        ; 5        ; A[27]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 245        ; 5        ; Out_PC[8]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 250        ; 5        ; A[21]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J6       ; 248        ; 5        ; q1[16]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 258        ; 5        ; B[25]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ; 256        ; 5        ; A[4]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 364        ; 3        ; outMemMAR[16]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J16      ; 23         ; 2        ; outMemMDR[30]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 21         ; 2        ; outMemMDR[9]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 27         ; 2        ; outMemMDR[26]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ; 25         ; 2        ; outMemMDR[22]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 30         ; 2        ; C[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 28         ; 2        ; q1[14]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 239        ; 5        ; B[15]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 237        ; 5        ; C[14]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 243        ; 5        ; A[6]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ; 241        ; 5        ; A[8]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 246        ; 5        ; MBR2MPC[3]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 244        ; 5        ; Out_PC[24]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ; 242        ; 5        ; Out_PC[6]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 240        ; 5        ; q1[18]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 2        ; VCCPD2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 35         ; 2        ; outMemMAR[0]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 33         ; 2        ; outMemMAR[2]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 31         ; 2        ; outMemMDR[18]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 29         ; 2        ; outMemMDR[12]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 34         ; 2        ; outMemMDR[23]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 32         ; 2        ; C[15]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ; 38         ; 2        ; C[26]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 36         ; 2        ; q1[22]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 233        ; 5        ; out_MBR[0]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 235        ; 5        ; Out_PC[20]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 238        ; 5        ; A[7]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 236        ; 5        ; B[18]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ; 5        ; VCCPD5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 39         ; 2        ; C[22]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 37         ; 2        ; q1[4]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ; 40         ; 2        ; outMemMAR[25]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 42         ; 2        ; C[31]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M2       ; 232        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 234        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCD_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCD_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ; 41         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M21      ; 43         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N1       ; 231        ; 6        ; Out_PC[9]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 229        ; 6        ; C[20]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 230        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 228        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 226        ; 6        ; Out_PC[30]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 224        ; 6        ; MBR2MPC[6]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ; 6        ; VCCPD6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 51         ; 1        ; outMPC[2]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 49         ; 1        ; outMPC[8]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 47         ; 1        ; reset                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 45         ; 1        ; clk                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 46         ; 1        ; outMPC[7]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 44         ; 1        ; C[11]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 227        ; 6        ; outMemMAR[27]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 225        ; 6        ; outMemMAR[15]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 222        ; 6        ; Out_PC[21]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 220        ; 6        ; out_RAM[1]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 218        ; 6        ; A[2]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P8       ; 216        ; 6        ; q1[28]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCPD7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ; 1        ; VCCPD1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P16      ; 59         ; 1        ; Out_PC[31]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ; 57         ; 1        ; outMemMAR[1]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P18      ; 55         ; 1        ; q1[26]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ; 53         ; 1        ; q1[21]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P20      ; 50         ; 1        ; Z                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 48         ; 1        ; q1[23]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 223        ; 6        ; q1[19]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 221        ; 6        ; outMemMAR[23]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 215        ; 6        ; B[8]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 213        ; 6        ; Out_PC[13]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 214        ; 6        ; q1[11]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ; 212        ; 6        ; C[17]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R7       ; 202        ; 6        ; NEX_ADDR[0]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 200        ; 6        ; q1[36]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ; 168        ; 7        ; JAM[1]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R11      ;            ; 10       ; VCC_PLL6_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ; 8        ; VCCPD8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R14      ; 106        ; 8        ; outMemMAR[10]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 89         ; 8        ; NEX_ADDR[5]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 83         ; 1        ; NEX_ADDR[7]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 81         ; 1        ; NEX_ADDR[2]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 63         ; 1        ; q1[9]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 61         ; 1        ; Out_PC[26]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ; 54         ; 1        ; Out_PC[5]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 52         ; 1        ; q1[20]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 219        ; 6        ; B[14]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 217        ; 6        ; Out_PC[29]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 207        ; 6        ; q1[2]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 205        ; 6        ; Write                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ; 210        ; 6        ; Out_PC[10]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T6       ; 208        ; 6        ; A[29]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ; 186        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 172        ; 7        ; q1[34]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 170        ; 7        ; Out_PC[17]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 156        ; 7        ; C[25]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 120        ; 8        ; q1[25]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 108        ; 8        ; outMPC[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 98         ; 8        ; out_RAM[29]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 92         ; 8        ; q1[8]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 67         ; 1        ; q1[3]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T18      ; 65         ; 1        ; C[29]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T19      ; 66         ; 1        ; NEX_ADDR[4]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 64         ; 1        ; outMemMAR[29]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 58         ; 1        ; outMemMAR[3]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 56         ; 1        ; outMPC[5]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ; 211        ; 6        ; MBR2MPC[1]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 209        ; 6        ; JAM[2]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 206        ; 6        ; out_RAM[14]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 204        ; 6        ; MBR2MPC[0]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U6       ; 179        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 180        ; 7        ; NEX_ADDR[8]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ; 173        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 171        ; 7        ; A[31]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 158        ; 7        ; B[11]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; VCCD_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 130        ; 8        ; q1[10]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 112        ; 8        ; q1[24]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 103        ; 8        ; outMPC[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 99         ; 8        ; q1[0]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 94         ; 8        ; C[28]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U17      ; 71         ; 1        ; out_RAM[17]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U18      ; 69         ; 1        ; NEX_ADDR[3]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U19      ; 70         ; 1        ; Out_PC[27]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 68         ; 1        ; q1[32]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 62         ; 1        ; enaPC                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 60         ; 1        ; Out_PC[0]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 203        ; 6        ; q1[33]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V2       ; 201        ; 6        ; A[11]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 198        ; 6        ; JAM[0]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 196        ; 6        ; q1[35]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V5       ; 188        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 185        ; 7        ; A[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V7       ; 175        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 166        ; 7        ; B[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 149        ; 10       ; A[14]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 165        ; 7        ; MBR2MPC[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 132        ; 8        ; q1[15]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 134        ; 8        ; Out_PC[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 114        ; 8        ; outMemMAR[30]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 105        ; 8        ; outMPC[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 97         ; 8        ; q1[6]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 93         ; 8        ; outMemMAR[14]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 90         ; 8        ; ^VCCSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ; 75         ; 1        ; outMemMAR[19]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V19      ; 73         ; 1        ; outMemMAR[31]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 74         ; 1        ; Out_PC[25]               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 72         ; 1        ; q1[7]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 199        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 197        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 194        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 192        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 182        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W6       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 177        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ; 148        ; 10       ; C[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 142        ; 7        ; C[6]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 133        ; 8        ; A[18]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 135        ; 8        ; outMemMAR[17]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 128        ; 8        ; q1[30]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 109        ; 8        ; outMPC[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 102        ; 8        ; READ                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 101        ; 8        ; outMemMAR[7]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 95         ; 8        ; out_RAM[11]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 88         ; 8        ; ^nCONFIG                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ; 79         ; 1        ; NEX_ADDR[1]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W20      ; 77         ; 1        ; q1[38]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 78         ; 1        ; q1[37]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 76         ; 1        ; NEX_ADDR[6]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 195        ; 6        ; outMemMAR[9]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ; 193        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 184        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 189        ; 7        ; PLL_ENA                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ; 162        ; 7        ; C[13]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y6       ; 160        ; 7        ; B[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 154        ; 7        ; B[29]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 152        ; 7        ; out_RAM[23]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ; 146        ; 10       ; A[26]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 140        ; 7        ; q1[31]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 143        ; 7        ; q1[13]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ; 136        ; 8        ; Out_PC[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 131        ; 8        ; outMemMAR[6]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 110        ; 8        ; outMPC[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 126        ; 8        ; q1[29]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 121        ; 8        ; Out_PC[12]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 116        ; 8        ; A[25]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ; 113        ; 8        ; outMemMAR[8]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 91         ; 8        ; outMemMAR[26]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y21      ; 82         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 80         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; ALMs      ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                        ; Library Name ;
;                                             ;                     ;           ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                            ;              ;
+---------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIC2                                       ; 3141 (0)            ; 2045 (0)  ; 1491 (0)                  ; 0 (0)         ; 22528             ; 0     ; 5    ; 0      ; 8            ; 0       ; 0         ; 1         ; 307  ; 0            ; 2305 (0)                       ; 791 (0)            ; 700 (0)                       ; |MIC2                                                                                                                      ; work         ;
;    |CONTROLEMIC:CONTROLMIC|                 ; 9 (9)               ; 5 (5)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |MIC2|CONTROLEMIC:CONTROLMIC                                                                                               ; work         ;
;    |DATA_PATH:inst7|                        ; 2667 (0)            ; 1422 (0)  ; 350 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 2221 (0)                       ; 32 (0)             ; 348 (0)                       ; |MIC2|DATA_PATH:inst7                                                                                                      ; work         ;
;       |ALU:ULA|                             ; 1589 (364)          ; 839 (219) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 1566 (345)                     ; 0 (0)              ; 6 (6)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA                                                                                              ; work         ;
;          |lpm_divide:Div0|                  ; 1225 (0)            ; 621 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1221 (0)                       ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0                                                                              ; work         ;
;             |lpm_divide_puo:auto_generated| ; 1225 (0)            ; 621 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1221 (0)                       ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated                                                ; work         ;
;                |abs_divider_4dg:divider|    ; 1225 (33)           ; 621 (17)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1221 (33)                      ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider                        ; work         ;
;                   |alt_u_div_m6f:divider|   ; 1128 (1128)         ; 572 (572) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1124 (1124)                    ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider  ; work         ;
;                   |lpm_abs_2t9:my_abs_den|  ; 32 (32)             ; 16 (16)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)                        ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den ; work         ;
;                   |lpm_abs_2t9:my_abs_num|  ; 32 (32)             ; 16 (16)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)                        ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0                                                                               ; work         ;
;             |mult_8p01:auto_generated|      ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |MIC2|DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0|mult_8p01:auto_generated                                                      ; work         ;
;       |DecodificadorA:DecA|                 ; 7 (7)               ; 5 (5)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 4 (4)                         ; |MIC2|DATA_PATH:inst7|DecodificadorA:DecA                                                                                  ; work         ;
;       |Deslocador:inst1|                    ; 552 (552)           ; 319 (319) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 457 (457)                      ; 0 (0)              ; 40 (40)                       ; |MIC2|DATA_PATH:inst7|Deslocador:inst1                                                                                     ; work         ;
;       |MAR:inst|                            ; 1 (1)               ; 33 (33)   ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 33 (33)                       ; |MIC2|DATA_PATH:inst7|MAR:inst                                                                                             ; work         ;
;       |MBR:mbr|                             ; 4 (4)               ; 9 (9)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 10 (10)                       ; |MIC2|DATA_PATH:inst7|MBR:mbr                                                                                              ; work         ;
;       |MDR:mdr|                             ; 235 (235)           ; 165 (165) ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 99 (99)                        ; 0 (0)              ; 122 (122)                     ; |MIC2|DATA_PATH:inst7|MDR:mdr                                                                                              ; work         ;
;       |PC:pc|                               ; 226 (226)           ; 157 (157) ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 80 (80)                        ; 0 (0)              ; 134 (134)                     ; |MIC2|DATA_PATH:inst7|PC:pc                                                                                                ; work         ;
;       |Registrador:CPP|                     ; 1 (1)               ; 29 (29)   ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 33 (33)                       ; |MIC2|DATA_PATH:inst7|Registrador:CPP                                                                                      ; work         ;
;       |Registrador:H|                       ; 48 (48)             ; 66 (66)   ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)                        ; 10 (10)            ; 63 (63)                       ; |MIC2|DATA_PATH:inst7|Registrador:H                                                                                        ; work         ;
;       |Registrador:LV|                      ; 1 (1)               ; 33 (33)   ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 40 (40)                       ; |MIC2|DATA_PATH:inst7|Registrador:LV                                                                                       ; work         ;
;       |Registrador:OPC|                     ; 1 (1)               ; 31 (31)   ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 32 (32)                       ; |MIC2|DATA_PATH:inst7|Registrador:OPC                                                                                      ; work         ;
;       |Registrador:SP|                      ; 1 (1)               ; 28 (28)   ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 33 (33)                       ; |MIC2|DATA_PATH:inst7|Registrador:SP                                                                                       ; work         ;
;       |Registrador:TOS|                     ; 1 (1)               ; 26 (26)   ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 33 (33)                       ; |MIC2|DATA_PATH:inst7|Registrador:TOS                                                                                      ; work         ;
;    |FETCH_MEM:inst4|                        ; 21 (21)             ; 17 (17)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 9 (9)                         ; |MIC2|FETCH_MEM:inst4                                                                                                      ; work         ;
;    |RAM:inst5|                              ; 444 (444)           ; 627 (627) ; 1089 (1089)               ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (75)                        ; 757 (757)          ; 334 (334)                     ; |MIC2|RAM:inst5                                                                                                            ; work         ;
;    |ROM:inst6|                              ; 1 (1)               ; 32 (32)   ; 44 (44)                   ; 0 (0)         ; 22528             ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 42 (42)                       ; |MIC2|ROM:inst6                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 22528             ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |MIC2|ROM:inst6|altsyncram:altsyncram_component                                                                            ; work         ;
;          |altsyncram_it71:auto_generated|   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 22528             ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |MIC2|ROM:inst6|altsyncram:altsyncram_component|altsyncram_it71:auto_generated                                             ; work         ;
+---------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; A[31]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[30]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[29]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[28]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[27]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[26]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[25]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[24]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[23]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[22]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[21]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[20]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[19]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[18]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[17]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[16]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[15]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[14]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[13]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[12]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[11]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[10]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[9]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[8]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[7]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[6]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[5]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[4]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[3]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[2]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[1]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; A[0]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[31]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[30]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[29]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[28]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[27]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[26]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[25]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[24]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[23]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[22]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[21]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[20]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[19]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[18]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[17]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[16]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[15]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[14]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[13]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[12]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[11]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[10]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[9]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[8]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[7]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[6]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[5]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[4]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[3]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[2]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[1]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; B[0]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[31]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[30]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[29]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[28]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[27]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[26]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[25]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[24]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[23]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[22]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[21]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[20]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[19]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[18]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[17]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[16]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[15]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[14]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[13]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[12]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[11]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[10]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[9]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[8]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[7]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[6]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[5]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[4]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[3]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_RAM[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Write         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; enaPC         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; ReadMEM       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Z             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[31]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[30]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[29]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[28]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[27]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[26]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[25]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[24]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[23]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[22]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[21]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[20]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[19]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[18]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[17]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[16]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[15]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[14]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[13]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[12]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[11]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[10]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[9]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[8]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[7]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[6]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[5]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[4]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[3]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[2]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[1]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; C[0]          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; JAM[2]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; JAM[1]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; JAM[0]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[7]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[6]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[5]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[4]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[3]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; MBR2MPC[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[8]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[7]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[6]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[5]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[4]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[3]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[2]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[1]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; NEX_ADDR[0]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[7]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[6]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[5]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[4]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[3]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_MBR[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[31]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[30]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[29]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[28]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[27]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[26]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[25]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[24]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[23]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[22]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[21]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[20]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[19]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[18]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[17]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[16]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[15]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[14]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[13]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[12]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[11]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[10]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[9]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[8]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[7]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[6]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[5]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[4]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[3]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[2]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[1]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Out_PC[0]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[31] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[30] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[29] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[28] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[27] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[26] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[25] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[24] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[23] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[22] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[21] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[20] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[19] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[18] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[17] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[16] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[15] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[14] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[13] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[12] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[11] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[10] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[9]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[8]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[7]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[6]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[5]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[4]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[3]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[2]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[1]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMAR[0]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[31] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[30] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[29] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[28] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[27] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[26] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[25] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[24] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[23] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[22] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[21] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[20] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[19] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[18] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[17] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[16] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[15] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[14] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[13] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[12] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[11] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[10] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMemMDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[8]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[7]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[6]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[5]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[4]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[3]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[2]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[1]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outMPC[0]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[38]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[37]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[36]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[35]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[34]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[33]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[32]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[31]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[30]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[29]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[28]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[27]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[26]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[25]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[24]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[23]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[22]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[21]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[20]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[19]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[18]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[17]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[16]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[15]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[14]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[13]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[12]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[11]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[10]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[9]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[8]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[7]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[6]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[5]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[4]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[3]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[2]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[1]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q1[0]         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; reset         ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clk           ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; READ          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+-----------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                          ;
+-----------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------+-------------------+---------+
; reset                                                     ;                   ;         ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[26]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[12]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[13]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[0]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[1]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[2]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[3]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[4]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[5]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[6]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[14]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[7]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[9]            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[10]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[11]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[15]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[16]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[17]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[18]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[19]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[20]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[21]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[22]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[23]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[24]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[25]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[27]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[28]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[29]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[30]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[31]           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[8]            ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[21]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[11]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[12]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[13]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[14]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[15]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[16]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[34]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[17]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[18]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[4]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[32]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[8]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[2]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[9]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[1]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[27]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[28]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[29]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[35]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[30]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[33]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[31]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[24]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[25]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[26]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[23]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[22]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[10]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[19]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[43]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[42]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[41]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[40]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[39]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[38]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[37]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[36]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[20]                        ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[7]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[6]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[5]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[3]                         ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[0]                         ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[1]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[0]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[7]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[6]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[5]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[4]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[3]                       ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[2]                       ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[31]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[30]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[29]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[28]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[27]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[26]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[25]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[24]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[23]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[22]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[21]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[20]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[19]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[18]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[17]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[16]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[15]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[14]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[13]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[12]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[11]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[10]                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[9]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[8]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[7]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[6]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[5]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[4]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[3]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[2]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[1]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|guarda[0]                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MBR:mbr|leNaProximaSubida          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MDR:mdr|entradaNaProxima           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|PC:pc|B[0]~6338                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MDR:mdr|B[31]~31                   ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MBR:mbr|saidaMBR[3][7]~203         ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MDR:mdr|A[0]~6390                  ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|N~2028                     ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|N~2029                     ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|R[27]~40826                ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|R[1]~40827                 ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|R[0]~40862                 ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|R[5]~40885                 ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|R[25]~40989                ; 1                 ; 7       ;
;      - DATA_PATH:inst7|ALU:ULA|R[15]~41008                ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[7]~90                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[6]~91                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[5]~92                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[4]~93                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[3]~94                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[2]~95                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[1]~96                      ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|out_MBR[0]~97                      ; 1                 ; 7       ;
;      - ROM:inst6|NEXT_INSTRUCT[21]~670                    ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MDR:mdr|guarda[20]~9324            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MDR:mdr|guarda[20]~9325            ; 1                 ; 7       ;
;      - RAM:inst5|Reg_Int[31]~871                          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1199          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:OPC|guarda~776         ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:TOS|guarda~776         ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:CPP|guarda~776         ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:LV|guarda~776          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1200          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:SP|guarda~776          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1201          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1202          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1203          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1204          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1205          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1206          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1207          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1208          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1209          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1210          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1211          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1212          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1213          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1214          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1215          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1216          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1217          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1218          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1219          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1220          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1221          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1229          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1230          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1231          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MBR:mbr|MBR_Reg~192                ; 1                 ; 7       ;
;      - FETCH_MEM:inst4|Reg_int_f[1]~5137                  ; 1                 ; 7       ;
;      - DATA_PATH:inst7|MAR:inst|outMemPrinc[26]~187       ; 1                 ; 7       ;
;      - RAM:inst5|Decoder0~1067                            ; 1                 ; 7       ;
;      - RAM:inst5|Decoder0~1070                            ; 1                 ; 7       ;
;      - RAM:inst5|Decoder0~1072                            ; 1                 ; 7       ;
;      - RAM:inst5|Decoder0~1077                            ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1232          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1233          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1234          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1235          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1236          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1237          ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1238          ; 1                 ; 7       ;
;      - RAM:inst5|Reg_Int[0]~875                           ; 1                 ; 7       ;
;      - DATA_PATH:inst7|Registrador:H|guarda~1213DUPLICATE ; 1                 ; 7       ;
; clk                                                       ;                   ;         ;
;      - ROM:inst6|NEXT_INSTRUCT[21]                        ; 1                 ; 0       ;
;      - ROM:inst6|NEXT_INSTRUCT[25]                        ; 1                 ; 0       ;
;      - ROM:inst6|NEXT_INSTRUCT[26]                        ; 1                 ; 0       ;
;      - ROM:inst6|NEXT_INSTRUCT[23]                        ; 1                 ; 0       ;
;      - ROM:inst6|NEXT_INSTRUCT[22]                        ; 1                 ; 0       ;
;      - ROM:inst6|NEXT_INSTRUCT[19]                        ; 0                 ; 0       ;
;      - ROM:inst6|NEXT_INSTRUCT[20]                        ; 1                 ; 0       ;
; READ                                                      ;                   ;         ;
;      - ROM:inst6|NEXT_INSTRUCT[21]~670                    ; 0                 ; 7       ;
+-----------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                            ;
+----------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                         ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; DATA_PATH:inst7|Deslocador:inst1|R[20]~9379  ; LCCOMB_X13_Y12_N0  ; 32      ; Latch enable  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; DATA_PATH:inst7|MAR:inst|outMemPrinc[26]~187 ; LCCOMB_X7_Y13_N0   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|MBR:mbr|MBR_Reg~192          ; LCCOMB_X7_Y13_N16  ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|MDR:mdr|A[0]~6390            ; LCCOMB_X18_Y15_N22 ; 73      ; Output enable ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|PC:pc|B[0]~6338              ; LCCOMB_X18_Y14_N0  ; 76      ; Output enable ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|Registrador:CPP|guarda~776   ; LCCOMB_X7_Y13_N22  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|Registrador:H|guarda~1200    ; LCCOMB_X7_Y13_N30  ; 40      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|Registrador:LV|guarda~776    ; LCCOMB_X7_Y13_N20  ; 53      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|Registrador:OPC|guarda~776   ; LCCOMB_X7_Y13_N26  ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|Registrador:SP|guarda~776    ; LCCOMB_X7_Y13_N2   ; 36      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst7|Registrador:TOS|guarda~776   ; LCCOMB_X7_Y13_N24  ; 34      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; FETCH_MEM:inst4|Reg_int_f[1]~5137            ; LCCOMB_X7_Y13_N28  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1067                      ; LCCOMB_X15_Y7_N6   ; 34      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1071                      ; LCCOMB_X15_Y7_N12  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1073                      ; LCCOMB_X18_Y20_N8  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1075                      ; LCCOMB_X19_Y20_N16 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1076                      ; LCCOMB_X18_Y20_N10 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1078                      ; LCCOMB_X19_Y20_N22 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1079                      ; LCCOMB_X19_Y20_N20 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1080                      ; LCCOMB_X19_Y20_N26 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1081                      ; LCCOMB_X19_Y20_N24 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1082                      ; LCCOMB_X15_Y7_N22  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1083                      ; LCCOMB_X18_Y20_N28 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1084                      ; LCCOMB_X19_Y20_N2  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1085                      ; LCCOMB_X18_Y20_N30 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1086                      ; LCCOMB_X5_Y18_N24  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1087                      ; LCCOMB_X5_Y18_N14  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1088                      ; LCCOMB_X5_Y18_N18  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1089                      ; LCCOMB_X5_Y18_N12  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1090                      ; LCCOMB_X19_Y20_N18 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1091                      ; LCCOMB_X5_Y18_N16  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1092                      ; LCCOMB_X19_Y20_N12 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1093                      ; LCCOMB_X5_Y18_N22  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1095                      ; LCCOMB_X15_Y7_N28  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1096                      ; LCCOMB_X15_Y7_N30  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1097                      ; LCCOMB_X15_Y7_N8   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1098                      ; LCCOMB_X5_Y18_N20  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1099                      ; LCCOMB_X5_Y18_N8   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1100                      ; LCCOMB_X15_Y7_N20  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1101                      ; LCCOMB_X5_Y18_N10  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1102                      ; LCCOMB_X19_Y20_N10 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1103                      ; LCCOMB_X5_Y18_N30  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1104                      ; LCCOMB_X19_Y20_N14 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1105                      ; LCCOMB_X5_Y18_N28  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1106                      ; LCCOMB_X19_Y20_N28 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Decoder0~1107                      ; LCCOMB_X7_Y17_N18  ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; RAM:inst5|Reg_Int[31]~871                    ; LCCOMB_X14_Y7_N18  ; 79      ; Output enable ; no     ; --                   ; --               ; --                        ;
; ROM:inst6|NEXT_INSTRUCT[21]~670              ; LCCOMB_X9_Y9_N28   ; 44      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; clk                                          ; PIN_N20            ; 8       ; Clock         ; no     ; --                   ; --               ; --                        ;
; clk                                          ; PIN_N20            ; 1489    ; Clock         ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reset                                        ; PIN_N19            ; 189     ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                     ;
+---------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                        ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; DATA_PATH:inst7|Deslocador:inst1|R[20]~9379 ; LCCOMB_X13_Y12_N0 ; 32      ; Global Clock         ; GCLK1            ; --                        ;
; clk                                         ; PIN_N20           ; 1489    ; Global Clock         ; GCLK3            ; --                        ;
+---------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; DATA_PATH:inst7|MAR:inst|outMemPrinc[4]                                                                                               ; 195     ;
; reset                                                                                                                                 ; 189     ;
; DATA_PATH:inst7|MAR:inst|outMemPrinc[2]                                                                                               ; 155     ;
; DATA_PATH:inst7|MAR:inst|outMemPrinc[1]                                                                                               ; 154     ;
; ROM:inst6|NEXT_INSTRUCT[23]                                                                                                           ; 149     ;
; DATA_PATH:inst7|MAR:inst|outMemPrinc[3]                                                                                               ; 139     ;
; ROM:inst6|NEXT_INSTRUCT[22]                                                                                                           ; 119     ;
; ROM:inst6|NEXT_INSTRUCT[13]                                                                                                           ; 107     ;
; ROM:inst6|NEXT_INSTRUCT[14]                                                                                                           ; 107     ;
; ROM:inst6|NEXT_INSTRUCT[12]                                                                                                           ; 107     ;
; RAM:inst5|Reg_Int[31]~871                                                                                                             ; 79      ;
; ROM:inst6|NEXT_INSTRUCT[25]                                                                                                           ; 77      ;
; ROM:inst6|NEXT_INSTRUCT[28]                                                                                                           ; 77      ;
; DATA_PATH:inst7|MDR:mdr|B[31]~31                                                                                                      ; 76      ;
; DATA_PATH:inst7|PC:pc|B[0]~6338                                                                                                       ; 76      ;
; DATA_PATH:inst7|MDR:mdr|A[0]~6390                                                                                                     ; 73      ;
; DATA_PATH:inst7|DecodificadorA:DecA|Decoder0~1496                                                                                     ; 71      ;
; DATA_PATH:inst7|Deslocador:inst1|R[28]~9376                                                                                           ; 63      ;
; DATA_PATH:inst7|Deslocador:inst1|R[28]~9375                                                                                           ; 63      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[20]~DUPLICATE ; 57      ;
; ROM:inst6|NEXT_INSTRUCT[19]                                                                                                           ; 55      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~548         ; 55      ;
; DATA_PATH:inst7|Deslocador:inst1|R[20]~9379                                                                                           ; 54      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~213         ; 54      ;
; DATA_PATH:inst7|Registrador:LV|guarda~776                                                                                             ; 53      ;
; ROM:inst6|NEXT_INSTRUCT[15]                                                                                                           ; 51      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[18]           ; 49      ;
; ROM:inst6|NEXT_INSTRUCT[20]                                                                                                           ; 49      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~195         ; 49      ;
; DATA_PATH:inst7|MDR:mdr|guarda[20]~9325                                                                                               ; 47      ;
; DATA_PATH:inst7|MDR:mdr|guarda[20]~9324                                                                                               ; 47      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~303         ; 47      ;
; ROM:inst6|NEXT_INSTRUCT[30]                                                                                                           ; 46      ;
; ROM:inst6|NEXT_INSTRUCT[24]                                                                                                           ; 45      ;
; ROM:inst6|NEXT_INSTRUCT[21]~670                                                                                                       ; 44      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[16]           ; 44      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~177          ; 44      ;
; DATA_PATH:inst7|ALU:ULA|R[1]~40825                                                                                                    ; 43      ;
; ROM:inst6|NEXT_INSTRUCT[21]                                                                                                           ; 43      ;
; ROM:inst6|NEXT_INSTRUCT[29]                                                                                                           ; 43      ;
; DATA_PATH:inst7|Registrador:H|guarda~1200                                                                                             ; 40      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|diff_signs                              ; 40      ;
; DATA_PATH:inst7|ALU:ULA|N~2031                                                                                                        ; 40      ;
; DATA_PATH:inst7|MDR:mdr|A[31]~6394                                                                                                    ; 40      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[957]      ; 39      ;
; DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[14]           ; 39      ;
; DATA_PATH:inst7|MDR:mdr|guarda[28]                                                                                                    ; 39      ;
; DATA_PATH:inst7|MDR:mdr|guarda[26]                                                                                                    ; 39      ;
; DATA_PATH:inst7|MDR:mdr|guarda[21]                                                                                                    ; 39      ;
; DATA_PATH:inst7|MDR:mdr|guarda[19]                                                                                                    ; 39      ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------------+-----------------------------------------------------------+
; Name                                                                                ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF        ; Location                                                  ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------------+-----------------------------------------------------------+
; ROM:inst6|altsyncram:altsyncram_component|altsyncram_it71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 512          ; 44           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 22528 ; 512                         ; 44                          ; --                          ; --                          ; 22528               ; 0     ; 5    ; 0      ; memory.mif ; M4K_X8_Y10, M4K_X8_Y9, M4K_X8_Y12, M4K_X8_Y11, M4K_X8_Y13 ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------------+-----------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 96                ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 48                ;
; Simple Multipliers (36-bit)      ; 1           ; 1                   ; 12                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 24                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 48                ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 12                ;
; Dynamic DSP Blocks               ; 0           ; 1                   ; 12                ;
; DSP Blocks                       ; 1           ; --                  ; 12                ;
; DSP Block 9-bit Elements         ; 8           ; 8                   ; 96                ;
; Signed Multipliers               ; 1           ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 0           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                         ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0|mult_8p01:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X12_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0|mult_8p01:auto_generated|mac_mult1 ;                            ; DSPMULT_X12_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0|mult_8p01:auto_generated|mac_mult2 ;                            ; DSPMULT_X12_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0|mult_8p01:auto_generated|mac_mult3 ;                            ; DSPMULT_X12_Y11_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    DATA_PATH:inst7|ALU:ULA|lpm_mult:Mult0|mult_8p01:auto_generated|mac_mult4 ;                            ; DSPMULT_X12_Y10_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------------------------+
; Interconnect Usage Summary                                          ;
+-------------------------------------------+-------------------------+
; Interconnect Resource Type                ; Usage                   ;
+-------------------------------------------+-------------------------+
; Block interconnects                       ; 8,613 / 51,960 ( 17 % ) ;
; C16 interconnects                         ; 143 / 1,680 ( 9 % )     ;
; C4 interconnects                          ; 6,176 / 38,400 ( 16 % ) ;
; DPA clocks                                ; 0 / 4 ( 0 % )           ;
; DQS bus muxes                             ; 0 / 18 ( 0 % )          ;
; DQS-18 I/O buses                          ; 0 / 4 ( 0 % )           ;
; DQS-4 I/O buses                           ; 0 / 18 ( 0 % )          ;
; DQS-9 I/O buses                           ; 0 / 8 ( 0 % )           ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )          ;
; Direct links                              ; 640 / 51,960 ( 1 % )    ;
; Global clocks                             ; 2 / 16 ( 13 % )         ;
; Local interconnects                       ; 1,436 / 12,480 ( 12 % ) ;
; NDQS bus muxes                            ; 0 / 18 ( 0 % )          ;
; NDQS-18 I/O buses                         ; 0 / 4 ( 0 % )           ;
; NDQS-4 I/O buses                          ; 0 / 18 ( 0 % )          ;
; NDQS-9 I/O buses                          ; 0 / 8 ( 0 % )           ;
; PLL transmitter or receiver load enables  ; 0 / 8 ( 0 % )           ;
; PLL transmitter or receiver synch. clocks ; 0 / 8 ( 0 % )           ;
; R24 interconnects                         ; 127 / 1,664 ( 8 % )     ;
; R24/C16 interconnect drivers              ; 255 / 4,160 ( 6 % )     ;
; R4 interconnects                          ; 8,942 / 59,488 ( 15 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )          ;
+-------------------------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 7.63) ; Number of LABs  (Total = 268) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 5                             ;
; 2                                          ; 2                             ;
; 3                                          ; 3                             ;
; 4                                          ; 3                             ;
; 5                                          ; 3                             ;
; 6                                          ; 4                             ;
; 7                                          ; 8                             ;
; 8                                          ; 240                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.34) ; Number of LABs  (Total = 268) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 161                           ;
; 1 Clock enable                     ; 31                            ;
; 1 Sync. clear                      ; 38                            ;
; 2 Clock enables                    ; 37                            ;
; 3 Clock enables                    ; 91                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.99) ; Number of LABs  (Total = 268) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 11                            ;
; 1                                            ; 3                             ;
; 2                                            ; 3                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 15                            ;
; 7                                            ; 12                            ;
; 8                                            ; 26                            ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 4                             ;
; 14                                           ; 12                            ;
; 15                                           ; 17                            ;
; 16                                           ; 17                            ;
; 17                                           ; 13                            ;
; 18                                           ; 12                            ;
; 19                                           ; 11                            ;
; 20                                           ; 12                            ;
; 21                                           ; 10                            ;
; 22                                           ; 2                             ;
; 23                                           ; 12                            ;
; 24                                           ; 16                            ;
; 25                                           ; 21                            ;
; 26                                           ; 7                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.69) ; Number of LABs  (Total = 268) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 12                            ;
; 1                                               ; 3                             ;
; 2                                               ; 6                             ;
; 3                                               ; 4                             ;
; 4                                               ; 14                            ;
; 5                                               ; 24                            ;
; 6                                               ; 39                            ;
; 7                                               ; 24                            ;
; 8                                               ; 25                            ;
; 9                                               ; 14                            ;
; 10                                              ; 16                            ;
; 11                                              ; 13                            ;
; 12                                              ; 17                            ;
; 13                                              ; 11                            ;
; 14                                              ; 12                            ;
; 15                                              ; 8                             ;
; 16                                              ; 10                            ;
; 17                                              ; 5                             ;
; 18                                              ; 5                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 3                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 27.60) ; Number of LABs  (Total = 268) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 3                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 9                             ;
; 14                                           ; 8                             ;
; 15                                           ; 0                             ;
; 16                                           ; 5                             ;
; 17                                           ; 9                             ;
; 18                                           ; 6                             ;
; 19                                           ; 3                             ;
; 20                                           ; 4                             ;
; 21                                           ; 7                             ;
; 22                                           ; 5                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 3                             ;
; 26                                           ; 5                             ;
; 27                                           ; 8                             ;
; 28                                           ; 5                             ;
; 29                                           ; 9                             ;
; 30                                           ; 8                             ;
; 31                                           ; 19                            ;
; 32                                           ; 17                            ;
; 33                                           ; 25                            ;
; 34                                           ; 45                            ;
; 35                                           ; 41                            ;
; 36                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 4     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 27    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No I/O Registers or Differential I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 307       ; 0            ; 0            ; 307       ; 307       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 307       ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 307          ; 307          ; 307          ; 307          ; 307          ; 0         ; 307          ; 307          ; 0         ; 0         ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 307          ; 0         ; 307          ; 307          ; 307          ; 307          ; 307          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; A[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; B[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_RAM[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Write              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enaPC              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ReadMEM            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Z                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; JAM[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; JAM[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; JAM[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MBR2MPC[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; NEX_ADDR[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_MBR[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out_PC[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMAR[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMemMDR[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; outMPC[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[38]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[37]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[36]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[35]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[34]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[33]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[32]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q1[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; READ               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Error detection CRC                          ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nWS, nRS, nCS, CS                            ; Unreserved               ;
; RDYnBUSY                                     ; Unreserved               ;
; Data[7..1]                                   ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; ASDO,nCSO                                    ; Unreserved               ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Fri Nov 19 11:28:50 2010
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MIC2 -c MIC2
Info: Automatically selected device EP2S15F484C3 for design MIC2
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~DATA0~ is reserved at location E13
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 307 pins of 307 total pins
    Info: Pin A[31] not assigned to an exact location on the device
    Info: Pin A[30] not assigned to an exact location on the device
    Info: Pin A[29] not assigned to an exact location on the device
    Info: Pin A[28] not assigned to an exact location on the device
    Info: Pin A[27] not assigned to an exact location on the device
    Info: Pin A[26] not assigned to an exact location on the device
    Info: Pin A[25] not assigned to an exact location on the device
    Info: Pin A[24] not assigned to an exact location on the device
    Info: Pin A[23] not assigned to an exact location on the device
    Info: Pin A[22] not assigned to an exact location on the device
    Info: Pin A[21] not assigned to an exact location on the device
    Info: Pin A[20] not assigned to an exact location on the device
    Info: Pin A[19] not assigned to an exact location on the device
    Info: Pin A[18] not assigned to an exact location on the device
    Info: Pin A[17] not assigned to an exact location on the device
    Info: Pin A[16] not assigned to an exact location on the device
    Info: Pin A[15] not assigned to an exact location on the device
    Info: Pin A[14] not assigned to an exact location on the device
    Info: Pin A[13] not assigned to an exact location on the device
    Info: Pin A[12] not assigned to an exact location on the device
    Info: Pin A[11] not assigned to an exact location on the device
    Info: Pin A[10] not assigned to an exact location on the device
    Info: Pin A[9] not assigned to an exact location on the device
    Info: Pin A[8] not assigned to an exact location on the device
    Info: Pin A[7] not assigned to an exact location on the device
    Info: Pin A[6] not assigned to an exact location on the device
    Info: Pin A[5] not assigned to an exact location on the device
    Info: Pin A[4] not assigned to an exact location on the device
    Info: Pin A[3] not assigned to an exact location on the device
    Info: Pin A[2] not assigned to an exact location on the device
    Info: Pin A[1] not assigned to an exact location on the device
    Info: Pin A[0] not assigned to an exact location on the device
    Info: Pin B[31] not assigned to an exact location on the device
    Info: Pin B[30] not assigned to an exact location on the device
    Info: Pin B[29] not assigned to an exact location on the device
    Info: Pin B[28] not assigned to an exact location on the device
    Info: Pin B[27] not assigned to an exact location on the device
    Info: Pin B[26] not assigned to an exact location on the device
    Info: Pin B[25] not assigned to an exact location on the device
    Info: Pin B[24] not assigned to an exact location on the device
    Info: Pin B[23] not assigned to an exact location on the device
    Info: Pin B[22] not assigned to an exact location on the device
    Info: Pin B[21] not assigned to an exact location on the device
    Info: Pin B[20] not assigned to an exact location on the device
    Info: Pin B[19] not assigned to an exact location on the device
    Info: Pin B[18] not assigned to an exact location on the device
    Info: Pin B[17] not assigned to an exact location on the device
    Info: Pin B[16] not assigned to an exact location on the device
    Info: Pin B[15] not assigned to an exact location on the device
    Info: Pin B[14] not assigned to an exact location on the device
    Info: Pin B[13] not assigned to an exact location on the device
    Info: Pin B[12] not assigned to an exact location on the device
    Info: Pin B[11] not assigned to an exact location on the device
    Info: Pin B[10] not assigned to an exact location on the device
    Info: Pin B[9] not assigned to an exact location on the device
    Info: Pin B[8] not assigned to an exact location on the device
    Info: Pin B[7] not assigned to an exact location on the device
    Info: Pin B[6] not assigned to an exact location on the device
    Info: Pin B[5] not assigned to an exact location on the device
    Info: Pin B[4] not assigned to an exact location on the device
    Info: Pin B[3] not assigned to an exact location on the device
    Info: Pin B[2] not assigned to an exact location on the device
    Info: Pin B[1] not assigned to an exact location on the device
    Info: Pin B[0] not assigned to an exact location on the device
    Info: Pin out_RAM[31] not assigned to an exact location on the device
    Info: Pin out_RAM[30] not assigned to an exact location on the device
    Info: Pin out_RAM[29] not assigned to an exact location on the device
    Info: Pin out_RAM[28] not assigned to an exact location on the device
    Info: Pin out_RAM[27] not assigned to an exact location on the device
    Info: Pin out_RAM[26] not assigned to an exact location on the device
    Info: Pin out_RAM[25] not assigned to an exact location on the device
    Info: Pin out_RAM[24] not assigned to an exact location on the device
    Info: Pin out_RAM[23] not assigned to an exact location on the device
    Info: Pin out_RAM[22] not assigned to an exact location on the device
    Info: Pin out_RAM[21] not assigned to an exact location on the device
    Info: Pin out_RAM[20] not assigned to an exact location on the device
    Info: Pin out_RAM[19] not assigned to an exact location on the device
    Info: Pin out_RAM[18] not assigned to an exact location on the device
    Info: Pin out_RAM[17] not assigned to an exact location on the device
    Info: Pin out_RAM[16] not assigned to an exact location on the device
    Info: Pin out_RAM[15] not assigned to an exact location on the device
    Info: Pin out_RAM[14] not assigned to an exact location on the device
    Info: Pin out_RAM[13] not assigned to an exact location on the device
    Info: Pin out_RAM[12] not assigned to an exact location on the device
    Info: Pin out_RAM[11] not assigned to an exact location on the device
    Info: Pin out_RAM[10] not assigned to an exact location on the device
    Info: Pin out_RAM[9] not assigned to an exact location on the device
    Info: Pin out_RAM[8] not assigned to an exact location on the device
    Info: Pin out_RAM[7] not assigned to an exact location on the device
    Info: Pin out_RAM[6] not assigned to an exact location on the device
    Info: Pin out_RAM[5] not assigned to an exact location on the device
    Info: Pin out_RAM[4] not assigned to an exact location on the device
    Info: Pin out_RAM[3] not assigned to an exact location on the device
    Info: Pin out_RAM[2] not assigned to an exact location on the device
    Info: Pin out_RAM[1] not assigned to an exact location on the device
    Info: Pin out_RAM[0] not assigned to an exact location on the device
    Info: Pin Write not assigned to an exact location on the device
    Info: Pin enaPC not assigned to an exact location on the device
    Info: Pin ReadMEM not assigned to an exact location on the device
    Info: Pin Z not assigned to an exact location on the device
    Info: Pin C[31] not assigned to an exact location on the device
    Info: Pin C[30] not assigned to an exact location on the device
    Info: Pin C[29] not assigned to an exact location on the device
    Info: Pin C[28] not assigned to an exact location on the device
    Info: Pin C[27] not assigned to an exact location on the device
    Info: Pin C[26] not assigned to an exact location on the device
    Info: Pin C[25] not assigned to an exact location on the device
    Info: Pin C[24] not assigned to an exact location on the device
    Info: Pin C[23] not assigned to an exact location on the device
    Info: Pin C[22] not assigned to an exact location on the device
    Info: Pin C[21] not assigned to an exact location on the device
    Info: Pin C[20] not assigned to an exact location on the device
    Info: Pin C[19] not assigned to an exact location on the device
    Info: Pin C[18] not assigned to an exact location on the device
    Info: Pin C[17] not assigned to an exact location on the device
    Info: Pin C[16] not assigned to an exact location on the device
    Info: Pin C[15] not assigned to an exact location on the device
    Info: Pin C[14] not assigned to an exact location on the device
    Info: Pin C[13] not assigned to an exact location on the device
    Info: Pin C[12] not assigned to an exact location on the device
    Info: Pin C[11] not assigned to an exact location on the device
    Info: Pin C[10] not assigned to an exact location on the device
    Info: Pin C[9] not assigned to an exact location on the device
    Info: Pin C[8] not assigned to an exact location on the device
    Info: Pin C[7] not assigned to an exact location on the device
    Info: Pin C[6] not assigned to an exact location on the device
    Info: Pin C[5] not assigned to an exact location on the device
    Info: Pin C[4] not assigned to an exact location on the device
    Info: Pin C[3] not assigned to an exact location on the device
    Info: Pin C[2] not assigned to an exact location on the device
    Info: Pin C[1] not assigned to an exact location on the device
    Info: Pin C[0] not assigned to an exact location on the device
    Info: Pin JAM[2] not assigned to an exact location on the device
    Info: Pin JAM[1] not assigned to an exact location on the device
    Info: Pin JAM[0] not assigned to an exact location on the device
    Info: Pin MBR2MPC[7] not assigned to an exact location on the device
    Info: Pin MBR2MPC[6] not assigned to an exact location on the device
    Info: Pin MBR2MPC[5] not assigned to an exact location on the device
    Info: Pin MBR2MPC[4] not assigned to an exact location on the device
    Info: Pin MBR2MPC[3] not assigned to an exact location on the device
    Info: Pin MBR2MPC[2] not assigned to an exact location on the device
    Info: Pin MBR2MPC[1] not assigned to an exact location on the device
    Info: Pin MBR2MPC[0] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[8] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[7] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[6] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[5] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[4] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[3] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[2] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[1] not assigned to an exact location on the device
    Info: Pin NEX_ADDR[0] not assigned to an exact location on the device
    Info: Pin out_MBR[7] not assigned to an exact location on the device
    Info: Pin out_MBR[6] not assigned to an exact location on the device
    Info: Pin out_MBR[5] not assigned to an exact location on the device
    Info: Pin out_MBR[4] not assigned to an exact location on the device
    Info: Pin out_MBR[3] not assigned to an exact location on the device
    Info: Pin out_MBR[2] not assigned to an exact location on the device
    Info: Pin out_MBR[1] not assigned to an exact location on the device
    Info: Pin out_MBR[0] not assigned to an exact location on the device
    Info: Pin Out_PC[31] not assigned to an exact location on the device
    Info: Pin Out_PC[30] not assigned to an exact location on the device
    Info: Pin Out_PC[29] not assigned to an exact location on the device
    Info: Pin Out_PC[28] not assigned to an exact location on the device
    Info: Pin Out_PC[27] not assigned to an exact location on the device
    Info: Pin Out_PC[26] not assigned to an exact location on the device
    Info: Pin Out_PC[25] not assigned to an exact location on the device
    Info: Pin Out_PC[24] not assigned to an exact location on the device
    Info: Pin Out_PC[23] not assigned to an exact location on the device
    Info: Pin Out_PC[22] not assigned to an exact location on the device
    Info: Pin Out_PC[21] not assigned to an exact location on the device
    Info: Pin Out_PC[20] not assigned to an exact location on the device
    Info: Pin Out_PC[19] not assigned to an exact location on the device
    Info: Pin Out_PC[18] not assigned to an exact location on the device
    Info: Pin Out_PC[17] not assigned to an exact location on the device
    Info: Pin Out_PC[16] not assigned to an exact location on the device
    Info: Pin Out_PC[15] not assigned to an exact location on the device
    Info: Pin Out_PC[14] not assigned to an exact location on the device
    Info: Pin Out_PC[13] not assigned to an exact location on the device
    Info: Pin Out_PC[12] not assigned to an exact location on the device
    Info: Pin Out_PC[11] not assigned to an exact location on the device
    Info: Pin Out_PC[10] not assigned to an exact location on the device
    Info: Pin Out_PC[9] not assigned to an exact location on the device
    Info: Pin Out_PC[8] not assigned to an exact location on the device
    Info: Pin Out_PC[7] not assigned to an exact location on the device
    Info: Pin Out_PC[6] not assigned to an exact location on the device
    Info: Pin Out_PC[5] not assigned to an exact location on the device
    Info: Pin Out_PC[4] not assigned to an exact location on the device
    Info: Pin Out_PC[3] not assigned to an exact location on the device
    Info: Pin Out_PC[2] not assigned to an exact location on the device
    Info: Pin Out_PC[1] not assigned to an exact location on the device
    Info: Pin Out_PC[0] not assigned to an exact location on the device
    Info: Pin outMemMAR[31] not assigned to an exact location on the device
    Info: Pin outMemMAR[30] not assigned to an exact location on the device
    Info: Pin outMemMAR[29] not assigned to an exact location on the device
    Info: Pin outMemMAR[28] not assigned to an exact location on the device
    Info: Pin outMemMAR[27] not assigned to an exact location on the device
    Info: Pin outMemMAR[26] not assigned to an exact location on the device
    Info: Pin outMemMAR[25] not assigned to an exact location on the device
    Info: Pin outMemMAR[24] not assigned to an exact location on the device
    Info: Pin outMemMAR[23] not assigned to an exact location on the device
    Info: Pin outMemMAR[22] not assigned to an exact location on the device
    Info: Pin outMemMAR[21] not assigned to an exact location on the device
    Info: Pin outMemMAR[20] not assigned to an exact location on the device
    Info: Pin outMemMAR[19] not assigned to an exact location on the device
    Info: Pin outMemMAR[18] not assigned to an exact location on the device
    Info: Pin outMemMAR[17] not assigned to an exact location on the device
    Info: Pin outMemMAR[16] not assigned to an exact location on the device
    Info: Pin outMemMAR[15] not assigned to an exact location on the device
    Info: Pin outMemMAR[14] not assigned to an exact location on the device
    Info: Pin outMemMAR[13] not assigned to an exact location on the device
    Info: Pin outMemMAR[12] not assigned to an exact location on the device
    Info: Pin outMemMAR[11] not assigned to an exact location on the device
    Info: Pin outMemMAR[10] not assigned to an exact location on the device
    Info: Pin outMemMAR[9] not assigned to an exact location on the device
    Info: Pin outMemMAR[8] not assigned to an exact location on the device
    Info: Pin outMemMAR[7] not assigned to an exact location on the device
    Info: Pin outMemMAR[6] not assigned to an exact location on the device
    Info: Pin outMemMAR[5] not assigned to an exact location on the device
    Info: Pin outMemMAR[4] not assigned to an exact location on the device
    Info: Pin outMemMAR[3] not assigned to an exact location on the device
    Info: Pin outMemMAR[2] not assigned to an exact location on the device
    Info: Pin outMemMAR[1] not assigned to an exact location on the device
    Info: Pin outMemMAR[0] not assigned to an exact location on the device
    Info: Pin outMemMDR[31] not assigned to an exact location on the device
    Info: Pin outMemMDR[30] not assigned to an exact location on the device
    Info: Pin outMemMDR[29] not assigned to an exact location on the device
    Info: Pin outMemMDR[28] not assigned to an exact location on the device
    Info: Pin outMemMDR[27] not assigned to an exact location on the device
    Info: Pin outMemMDR[26] not assigned to an exact location on the device
    Info: Pin outMemMDR[25] not assigned to an exact location on the device
    Info: Pin outMemMDR[24] not assigned to an exact location on the device
    Info: Pin outMemMDR[23] not assigned to an exact location on the device
    Info: Pin outMemMDR[22] not assigned to an exact location on the device
    Info: Pin outMemMDR[21] not assigned to an exact location on the device
    Info: Pin outMemMDR[20] not assigned to an exact location on the device
    Info: Pin outMemMDR[19] not assigned to an exact location on the device
    Info: Pin outMemMDR[18] not assigned to an exact location on the device
    Info: Pin outMemMDR[17] not assigned to an exact location on the device
    Info: Pin outMemMDR[16] not assigned to an exact location on the device
    Info: Pin outMemMDR[15] not assigned to an exact location on the device
    Info: Pin outMemMDR[14] not assigned to an exact location on the device
    Info: Pin outMemMDR[13] not assigned to an exact location on the device
    Info: Pin outMemMDR[12] not assigned to an exact location on the device
    Info: Pin outMemMDR[11] not assigned to an exact location on the device
    Info: Pin outMemMDR[10] not assigned to an exact location on the device
    Info: Pin outMemMDR[9] not assigned to an exact location on the device
    Info: Pin outMemMDR[8] not assigned to an exact location on the device
    Info: Pin outMemMDR[7] not assigned to an exact location on the device
    Info: Pin outMemMDR[6] not assigned to an exact location on the device
    Info: Pin outMemMDR[5] not assigned to an exact location on the device
    Info: Pin outMemMDR[4] not assigned to an exact location on the device
    Info: Pin outMemMDR[3] not assigned to an exact location on the device
    Info: Pin outMemMDR[2] not assigned to an exact location on the device
    Info: Pin outMemMDR[1] not assigned to an exact location on the device
    Info: Pin outMemMDR[0] not assigned to an exact location on the device
    Info: Pin outMPC[8] not assigned to an exact location on the device
    Info: Pin outMPC[7] not assigned to an exact location on the device
    Info: Pin outMPC[6] not assigned to an exact location on the device
    Info: Pin outMPC[5] not assigned to an exact location on the device
    Info: Pin outMPC[4] not assigned to an exact location on the device
    Info: Pin outMPC[3] not assigned to an exact location on the device
    Info: Pin outMPC[2] not assigned to an exact location on the device
    Info: Pin outMPC[1] not assigned to an exact location on the device
    Info: Pin outMPC[0] not assigned to an exact location on the device
    Info: Pin q1[38] not assigned to an exact location on the device
    Info: Pin q1[37] not assigned to an exact location on the device
    Info: Pin q1[36] not assigned to an exact location on the device
    Info: Pin q1[35] not assigned to an exact location on the device
    Info: Pin q1[34] not assigned to an exact location on the device
    Info: Pin q1[33] not assigned to an exact location on the device
    Info: Pin q1[32] not assigned to an exact location on the device
    Info: Pin q1[31] not assigned to an exact location on the device
    Info: Pin q1[30] not assigned to an exact location on the device
    Info: Pin q1[29] not assigned to an exact location on the device
    Info: Pin q1[28] not assigned to an exact location on the device
    Info: Pin q1[27] not assigned to an exact location on the device
    Info: Pin q1[26] not assigned to an exact location on the device
    Info: Pin q1[25] not assigned to an exact location on the device
    Info: Pin q1[24] not assigned to an exact location on the device
    Info: Pin q1[23] not assigned to an exact location on the device
    Info: Pin q1[22] not assigned to an exact location on the device
    Info: Pin q1[21] not assigned to an exact location on the device
    Info: Pin q1[20] not assigned to an exact location on the device
    Info: Pin q1[19] not assigned to an exact location on the device
    Info: Pin q1[18] not assigned to an exact location on the device
    Info: Pin q1[17] not assigned to an exact location on the device
    Info: Pin q1[16] not assigned to an exact location on the device
    Info: Pin q1[15] not assigned to an exact location on the device
    Info: Pin q1[14] not assigned to an exact location on the device
    Info: Pin q1[13] not assigned to an exact location on the device
    Info: Pin q1[12] not assigned to an exact location on the device
    Info: Pin q1[11] not assigned to an exact location on the device
    Info: Pin q1[10] not assigned to an exact location on the device
    Info: Pin q1[9] not assigned to an exact location on the device
    Info: Pin q1[8] not assigned to an exact location on the device
    Info: Pin q1[7] not assigned to an exact location on the device
    Info: Pin q1[6] not assigned to an exact location on the device
    Info: Pin q1[5] not assigned to an exact location on the device
    Info: Pin q1[4] not assigned to an exact location on the device
    Info: Pin q1[3] not assigned to an exact location on the device
    Info: Pin q1[2] not assigned to an exact location on the device
    Info: Pin q1[1] not assigned to an exact location on the device
    Info: Pin q1[0] not assigned to an exact location on the device
    Info: Pin reset not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin READ not assigned to an exact location on the device
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[21]
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[25]
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[26]
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[23]
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[22]
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[19]
        Info: Destination node ROM:inst6|NEXT_INSTRUCT[20]
Info: Automatically promoted node DATA_PATH:inst7|Deslocador:inst1|R[20]~9379 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[30]~9387
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[29]~9391
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[29]~9394
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[28]~9400
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[27]~9405
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[26]~9410
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[25]~9414
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[24]~9418
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[23]~9423
        Info: Destination node DATA_PATH:inst7|Deslocador:inst1|R[22]~9426
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 306 (unused VREF, 3.3V VCCIO, 2 input, 304 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
        Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:05
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:11
Info: Estimated most critical path is register to register delay of 100.607 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y14; Fanout = 99; REG Node = 'ROM:inst6|NEXT_INSTRUCT[13]'
    Info: 2: + IC(0.851 ns) + CELL(0.272 ns) = 1.123 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DATA_PATH:inst7|PC:pc|B[0]~6353'
    Info: 3: + IC(1.595 ns) + CELL(0.053 ns) = 2.771 ns; Loc. = LAB_X13_Y18; Fanout = 67; COMB Node = 'DATA_PATH:inst7|PC:pc|B[0]~6354'
    Info: 4: + IC(1.005 ns) + CELL(0.350 ns) = 4.126 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~425'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 4.161 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~429'
    Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.196 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~433'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.231 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~437'
    Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 4.266 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~441'
    Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 4.301 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~445'
    Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 4.336 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~449'
    Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 4.371 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~453'
    Info: 12: + IC(0.061 ns) + CELL(0.035 ns) = 4.467 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~457'
    Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 4.502 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~461'
    Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 4.537 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~465'
    Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 4.572 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~469'
    Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 4.607 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~473'
    Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 4.642 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~477'
    Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 4.677 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~481'
    Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 4.712 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~485'
    Info: 20: + IC(0.165 ns) + CELL(0.035 ns) = 4.912 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~489'
    Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 4.947 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~493'
    Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 4.982 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~497'
    Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 5.017 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~501'
    Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 5.052 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~505'
    Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 5.087 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~509'
    Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 5.122 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~513'
    Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 5.157 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~517'
    Info: 28: + IC(0.061 ns) + CELL(0.035 ns) = 5.253 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~521'
    Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 5.288 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~525'
    Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 5.323 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~529'
    Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 5.358 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~533'
    Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 5.393 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~537'
    Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 5.428 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~541'
    Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 5.463 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~545'
    Info: 35: + IC(0.000 ns) + CELL(0.125 ns) = 5.588 ns; Loc. = LAB_X22_Y13; Fanout = 57; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~548'
    Info: 36: + IC(1.177 ns) + CELL(0.053 ns) = 6.818 ns; Loc. = LAB_X29_Y10; Fanout = 66; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[25]'
    Info: 37: + IC(1.185 ns) + CELL(0.053 ns) = 8.056 ns; Loc. = LAB_X23_Y13; Fanout = 79; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[20]'
    Info: 38: + IC(0.948 ns) + CELL(0.053 ns) = 9.057 ns; Loc. = LAB_X26_Y11; Fanout = 45; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[15]'
    Info: 39: + IC(0.699 ns) + CELL(0.053 ns) = 9.809 ns; Loc. = LAB_X23_Y11; Fanout = 33; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[10]'
    Info: 40: + IC(0.721 ns) + CELL(0.053 ns) = 10.583 ns; Loc. = LAB_X22_Y10; Fanout = 22; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[5]'
    Info: 41: + IC(0.247 ns) + CELL(0.154 ns) = 10.984 ns; Loc. = LAB_X22_Y10; Fanout = 5; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[0]'
    Info: 42: + IC(0.242 ns) + CELL(0.378 ns) = 11.604 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_1_result_int[1]~26'
    Info: 43: + IC(0.000 ns) + CELL(0.312 ns) = 11.916 ns; Loc. = LAB_X22_Y10; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_1_result_int[2]~28'
    Info: 44: + IC(0.044 ns) + CELL(0.357 ns) = 12.317 ns; Loc. = LAB_X22_Y10; Fanout = 9; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[33]'
    Info: 45: + IC(0.336 ns) + CELL(0.545 ns) = 13.198 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_2_result_int[1]~29'
    Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 13.233 ns; Loc. = LAB_X23_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_2_result_int[2]~33'
    Info: 47: + IC(0.000 ns) + CELL(0.125 ns) = 13.358 ns; Loc. = LAB_X23_Y10; Fanout = 10; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_2_result_int[3]~36'
    Info: 48: + IC(0.721 ns) + CELL(0.516 ns) = 14.595 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~49'
    Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 14.630 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~53'
    Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 14.665 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~57'
    Info: 51: + IC(0.000 ns) + CELL(0.125 ns) = 14.790 ns; Loc. = LAB_X22_Y11; Fanout = 12; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~60'
    Info: 52: + IC(0.396 ns) + CELL(0.378 ns) = 15.564 ns; Loc. = LAB_X23_Y10; Fanout = 5; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[99]'
    Info: 53: + IC(0.417 ns) + CELL(0.357 ns) = 16.338 ns; Loc. = LAB_X22_Y11; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[99]~27031'
    Info: 54: + IC(0.642 ns) + CELL(0.545 ns) = 17.525 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~75'
    Info: 55: + IC(0.000 ns) + CELL(0.125 ns) = 17.650 ns; Loc. = LAB_X23_Y9; Fanout = 17; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~78'
    Info: 56: + IC(0.023 ns) + CELL(0.378 ns) = 18.051 ns; Loc. = LAB_X23_Y9; Fanout = 7; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[165]'
    Info: 57: + IC(0.782 ns) + CELL(0.272 ns) = 19.105 ns; Loc. = LAB_X19_Y13; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[160]~27045'
    Info: 58: + IC(0.983 ns) + CELL(0.309 ns) = 20.397 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~73'
    Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 20.432 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~77'
    Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 20.467 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~81'
    Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 20.502 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~85'
    Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 20.537 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~89'
    Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 20.572 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~93'
    Info: 64: + IC(0.000 ns) + CELL(0.125 ns) = 20.697 ns; Loc. = LAB_X21_Y9; Fanout = 22; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~96'
    Info: 65: + IC(0.395 ns) + CELL(0.357 ns) = 21.449 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[231]~27046'
    Info: 66: + IC(0.983 ns) + CELL(0.309 ns) = 22.741 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~102'
    Info: 67: + IC(0.000 ns) + CELL(0.125 ns) = 22.866 ns; Loc. = LAB_X22_Y12; Fanout = 24; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~105'
    Info: 68: + IC(0.617 ns) + CELL(0.357 ns) = 23.840 ns; Loc. = LAB_X19_Y13; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[259]~27058'
    Info: 69: + IC(0.932 ns) + CELL(0.309 ns) = 25.081 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~91'
    Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 25.116 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~95'
    Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 25.151 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~99'
    Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 25.186 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~103'
    Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 25.221 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~107'
    Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 25.256 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~111'
    Info: 75: + IC(0.000 ns) + CELL(0.125 ns) = 25.381 ns; Loc. = LAB_X21_Y12; Fanout = 27; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~114'
    Info: 76: + IC(0.044 ns) + CELL(0.357 ns) = 25.782 ns; Loc. = LAB_X21_Y12; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[291]~27067'
    Info: 77: + IC(0.671 ns) + CELL(0.309 ns) = 26.762 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~96'
    Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 26.797 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~100'
    Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 26.832 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~104'
    Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 26.867 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~108'
    Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 26.902 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~112'
    Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 26.937 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~116'
    Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 26.972 ns; Loc. = LAB_X19_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~120'
    Info: 84: + IC(0.000 ns) + CELL(0.125 ns) = 27.097 ns; Loc. = LAB_X19_Y12; Fanout = 29; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~123'
    Info: 85: + IC(0.462 ns) + CELL(0.357 ns) = 27.916 ns; Loc. = LAB_X19_Y15; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[323]~27077'
    Info: 86: + IC(0.760 ns) + CELL(0.309 ns) = 28.985 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~101'
    Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 29.020 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~105'
    Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 29.055 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~109'
    Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 29.090 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~113'
    Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 29.125 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~117'
    Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 29.160 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~121'
    Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 29.195 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~125'
    Info: 93: + IC(0.132 ns) + CELL(0.035 ns) = 29.362 ns; Loc. = LAB_X18_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~129'
    Info: 94: + IC(0.000 ns) + CELL(0.125 ns) = 29.487 ns; Loc. = LAB_X18_Y12; Fanout = 32; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~132'
    Info: 95: + IC(0.044 ns) + CELL(0.357 ns) = 29.888 ns; Loc. = LAB_X18_Y12; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[355]~27088'
    Info: 96: + IC(0.748 ns) + CELL(0.309 ns) = 30.945 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~106'
    Info: 97: + IC(0.000 ns) + CELL(0.035 ns) = 30.980 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~110'
    Info: 98: + IC(0.000 ns) + CELL(0.035 ns) = 31.015 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~114'
    Info: 99: + IC(0.000 ns) + CELL(0.035 ns) = 31.050 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~118'
    Info: 100: + IC(0.000 ns) + CELL(0.035 ns) = 31.085 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~122'
    Info: 101: + IC(0.000 ns) + CELL(0.035 ns) = 31.120 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~126'
    Info: 102: + IC(0.000 ns) + CELL(0.035 ns) = 31.155 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~130'
    Info: 103: + IC(0.165 ns) + CELL(0.035 ns) = 31.355 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~134'
    Info: 104: + IC(0.000 ns) + CELL(0.035 ns) = 31.390 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~138'
    Info: 105: + IC(0.000 ns) + CELL(0.125 ns) = 31.515 ns; Loc. = LAB_X19_Y13; Fanout = 35; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~141'
    Info: 106: + IC(0.456 ns) + CELL(0.357 ns) = 32.328 ns; Loc. = LAB_X19_Y15; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[387]~27100'
    Info: 107: + IC(0.932 ns) + CELL(0.309 ns) = 33.569 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~111'
    Info: 108: + IC(0.000 ns) + CELL(0.035 ns) = 33.604 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~115'
    Info: 109: + IC(0.000 ns) + CELL(0.035 ns) = 33.639 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~119'
    Info: 110: + IC(0.000 ns) + CELL(0.035 ns) = 33.674 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~123'
    Info: 111: + IC(0.000 ns) + CELL(0.035 ns) = 33.709 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~127'
    Info: 112: + IC(0.000 ns) + CELL(0.035 ns) = 33.744 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~131'
    Info: 113: + IC(0.000 ns) + CELL(0.035 ns) = 33.779 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~135'
    Info: 114: + IC(0.132 ns) + CELL(0.035 ns) = 33.946 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~139'
    Info: 115: + IC(0.000 ns) + CELL(0.035 ns) = 33.981 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~143'
    Info: 116: + IC(0.000 ns) + CELL(0.035 ns) = 34.016 ns; Loc. = LAB_X21_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~147'
    Info: 117: + IC(0.000 ns) + CELL(0.125 ns) = 34.141 ns; Loc. = LAB_X21_Y13; Fanout = 37; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~150'
    Info: 118: + IC(0.643 ns) + CELL(0.357 ns) = 35.141 ns; Loc. = LAB_X19_Y15; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[419]~27113'
    Info: 119: + IC(0.760 ns) + CELL(0.309 ns) = 36.210 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~116'
    Info: 120: + IC(0.000 ns) + CELL(0.035 ns) = 36.245 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~120'
    Info: 121: + IC(0.000 ns) + CELL(0.035 ns) = 36.280 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~124'
    Info: 122: + IC(0.165 ns) + CELL(0.035 ns) = 36.480 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~128'
    Info: 123: + IC(0.000 ns) + CELL(0.035 ns) = 36.515 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~132'
    Info: 124: + IC(0.000 ns) + CELL(0.035 ns) = 36.550 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~136'
    Info: 125: + IC(0.000 ns) + CELL(0.035 ns) = 36.585 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~140'
    Info: 126: + IC(0.000 ns) + CELL(0.035 ns) = 36.620 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~144'
    Info: 127: + IC(0.000 ns) + CELL(0.035 ns) = 36.655 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~148'
    Info: 128: + IC(0.000 ns) + CELL(0.035 ns) = 36.690 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~152'
    Info: 129: + IC(0.000 ns) + CELL(0.035 ns) = 36.725 ns; Loc. = LAB_X19_Y16; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~156'
    Info: 130: + IC(0.061 ns) + CELL(0.125 ns) = 36.911 ns; Loc. = LAB_X19_Y16; Fanout = 54; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~159'
    Info: 131: + IC(0.628 ns) + CELL(0.357 ns) = 37.896 ns; Loc. = LAB_X21_Y17; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[451]~27127'
    Info: 132: + IC(0.348 ns) + CELL(0.309 ns) = 38.553 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~121'
    Info: 133: + IC(0.000 ns) + CELL(0.035 ns) = 38.588 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~125'
    Info: 134: + IC(0.000 ns) + CELL(0.035 ns) = 38.623 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~129'
    Info: 135: + IC(0.000 ns) + CELL(0.035 ns) = 38.658 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~133'
    Info: 136: + IC(0.000 ns) + CELL(0.035 ns) = 38.693 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~137'
    Info: 137: + IC(0.132 ns) + CELL(0.035 ns) = 38.860 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~141'
    Info: 138: + IC(0.000 ns) + CELL(0.035 ns) = 38.895 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~145'
    Info: 139: + IC(0.000 ns) + CELL(0.035 ns) = 38.930 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~149'
    Info: 140: + IC(0.000 ns) + CELL(0.035 ns) = 38.965 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~153'
    Info: 141: + IC(0.000 ns) + CELL(0.035 ns) = 39.000 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~157'
    Info: 142: + IC(0.000 ns) + CELL(0.035 ns) = 39.035 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~161'
    Info: 143: + IC(0.000 ns) + CELL(0.035 ns) = 39.070 ns; Loc. = LAB_X21_Y16; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~165'
    Info: 144: + IC(0.000 ns) + CELL(0.125 ns) = 39.195 ns; Loc. = LAB_X21_Y16; Fanout = 41; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~168'
    Info: 145: + IC(0.920 ns) + CELL(0.272 ns) = 40.387 ns; Loc. = LAB_X19_Y17; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[483]~27142'
    Info: 146: + IC(0.711 ns) + CELL(0.309 ns) = 41.407 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~126'
    Info: 147: + IC(0.000 ns) + CELL(0.035 ns) = 41.442 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~130'
    Info: 148: + IC(0.000 ns) + CELL(0.035 ns) = 41.477 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~134'
    Info: 149: + IC(0.000 ns) + CELL(0.035 ns) = 41.512 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~138'
    Info: 150: + IC(0.000 ns) + CELL(0.035 ns) = 41.547 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~142'
    Info: 151: + IC(0.165 ns) + CELL(0.035 ns) = 41.747 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~146'
    Info: 152: + IC(0.000 ns) + CELL(0.035 ns) = 41.782 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~150'
    Info: 153: + IC(0.000 ns) + CELL(0.035 ns) = 41.817 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~154'
    Info: 154: + IC(0.000 ns) + CELL(0.035 ns) = 41.852 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~158'
    Info: 155: + IC(0.000 ns) + CELL(0.035 ns) = 41.887 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~162'
    Info: 156: + IC(0.000 ns) + CELL(0.035 ns) = 41.922 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~166'
    Info: 157: + IC(0.000 ns) + CELL(0.035 ns) = 41.957 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~170'
    Info: 158: + IC(0.000 ns) + CELL(0.035 ns) = 41.992 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~174'
    Info: 159: + IC(0.061 ns) + CELL(0.125 ns) = 42.178 ns; Loc. = LAB_X22_Y16; Fanout = 61; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~177'
    Info: 160: + IC(0.444 ns) + CELL(0.357 ns) = 42.979 ns; Loc. = LAB_X23_Y18; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[515]~27158'
    Info: 161: + IC(0.348 ns) + CELL(0.309 ns) = 43.636 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~131'
    Info: 162: + IC(0.000 ns) + CELL(0.035 ns) = 43.671 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~135'
    Info: 163: + IC(0.000 ns) + CELL(0.035 ns) = 43.706 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~139'
    Info: 164: + IC(0.000 ns) + CELL(0.035 ns) = 43.741 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~143'
    Info: 165: + IC(0.000 ns) + CELL(0.035 ns) = 43.776 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~147'
    Info: 166: + IC(0.132 ns) + CELL(0.035 ns) = 43.943 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~151'
    Info: 167: + IC(0.000 ns) + CELL(0.035 ns) = 43.978 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~155'
    Info: 168: + IC(0.000 ns) + CELL(0.035 ns) = 44.013 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~159'
    Info: 169: + IC(0.000 ns) + CELL(0.035 ns) = 44.048 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~163'
    Info: 170: + IC(0.000 ns) + CELL(0.035 ns) = 44.083 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~167'
    Info: 171: + IC(0.000 ns) + CELL(0.035 ns) = 44.118 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~171'
    Info: 172: + IC(0.000 ns) + CELL(0.035 ns) = 44.153 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~175'
    Info: 173: + IC(0.000 ns) + CELL(0.035 ns) = 44.188 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~179'
    Info: 174: + IC(0.088 ns) + CELL(0.035 ns) = 44.311 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~183'
    Info: 175: + IC(0.000 ns) + CELL(0.125 ns) = 44.436 ns; Loc. = LAB_X23_Y17; Fanout = 45; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~186'
    Info: 176: + IC(0.921 ns) + CELL(0.272 ns) = 45.629 ns; Loc. = LAB_X26_Y16; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[547]~27175'
    Info: 177: + IC(0.748 ns) + CELL(0.309 ns) = 46.686 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~136'
    Info: 178: + IC(0.000 ns) + CELL(0.035 ns) = 46.721 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~140'
    Info: 179: + IC(0.000 ns) + CELL(0.035 ns) = 46.756 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~144'
    Info: 180: + IC(0.000 ns) + CELL(0.035 ns) = 46.791 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~148'
    Info: 181: + IC(0.000 ns) + CELL(0.035 ns) = 46.826 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~152'
    Info: 182: + IC(0.132 ns) + CELL(0.035 ns) = 46.993 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~156'
    Info: 183: + IC(0.000 ns) + CELL(0.035 ns) = 47.028 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~160'
    Info: 184: + IC(0.000 ns) + CELL(0.035 ns) = 47.063 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~164'
    Info: 185: + IC(0.000 ns) + CELL(0.035 ns) = 47.098 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~168'
    Info: 186: + IC(0.000 ns) + CELL(0.035 ns) = 47.133 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~172'
    Info: 187: + IC(0.000 ns) + CELL(0.035 ns) = 47.168 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~176'
    Info: 188: + IC(0.000 ns) + CELL(0.035 ns) = 47.203 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~180'
    Info: 189: + IC(0.000 ns) + CELL(0.035 ns) = 47.238 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~184'
    Info: 190: + IC(0.088 ns) + CELL(0.035 ns) = 47.361 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~188'
    Info: 191: + IC(0.000 ns) + CELL(0.035 ns) = 47.396 ns; Loc. = LAB_X26_Y17; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~192'
    Info: 192: + IC(0.000 ns) + CELL(0.125 ns) = 47.521 ns; Loc. = LAB_X26_Y17; Fanout = 68; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~195'
    Info: 193: + IC(0.417 ns) + CELL(0.357 ns) = 48.295 ns; Loc. = LAB_X26_Y18; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[579]~27193'
    Info: 194: + IC(0.442 ns) + CELL(0.309 ns) = 49.046 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~141'
    Info: 195: + IC(0.000 ns) + CELL(0.035 ns) = 49.081 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~145'
    Info: 196: + IC(0.000 ns) + CELL(0.035 ns) = 49.116 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~149'
    Info: 197: + IC(0.000 ns) + CELL(0.035 ns) = 49.151 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~153'
    Info: 198: + IC(0.000 ns) + CELL(0.035 ns) = 49.186 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~157'
    Info: 199: + IC(0.000 ns) + CELL(0.035 ns) = 49.221 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~161'
    Info: 200: + IC(0.000 ns) + CELL(0.035 ns) = 49.256 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~165'
    Info: 201: + IC(0.165 ns) + CELL(0.035 ns) = 49.456 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~169'
    Info: 202: + IC(0.000 ns) + CELL(0.035 ns) = 49.491 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~173'
    Info: 203: + IC(0.000 ns) + CELL(0.035 ns) = 49.526 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~177'
    Info: 204: + IC(0.000 ns) + CELL(0.035 ns) = 49.561 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~181'
    Info: 205: + IC(0.000 ns) + CELL(0.035 ns) = 49.596 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~185'
    Info: 206: + IC(0.000 ns) + CELL(0.035 ns) = 49.631 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~189'
    Info: 207: + IC(0.000 ns) + CELL(0.035 ns) = 49.666 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~193'
    Info: 208: + IC(0.000 ns) + CELL(0.035 ns) = 49.701 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~197'
    Info: 209: + IC(0.061 ns) + CELL(0.035 ns) = 49.797 ns; Loc. = LAB_X27_Y17; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~201'
    Info: 210: + IC(0.000 ns) + CELL(0.125 ns) = 49.922 ns; Loc. = LAB_X27_Y17; Fanout = 49; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~204'
    Info: 211: + IC(0.430 ns) + CELL(0.378 ns) = 50.730 ns; Loc. = LAB_X26_Y14; Fanout = 25; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[627]'
    Info: 212: + IC(0.654 ns) + CELL(0.154 ns) = 51.538 ns; Loc. = LAB_X25_Y17; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[623]~27200'
    Info: 213: + IC(0.755 ns) + CELL(0.309 ns) = 52.602 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~194'
    Info: 214: + IC(0.000 ns) + CELL(0.035 ns) = 52.637 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~198'
    Info: 215: + IC(0.000 ns) + CELL(0.035 ns) = 52.672 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~202'
    Info: 216: + IC(0.088 ns) + CELL(0.035 ns) = 52.795 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~206'
    Info: 217: + IC(0.000 ns) + CELL(0.035 ns) = 52.830 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~210'
    Info: 218: + IC(0.000 ns) + CELL(0.125 ns) = 52.955 ns; Loc. = LAB_X26_Y14; Fanout = 75; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~213'
    Info: 219: + IC(0.444 ns) + CELL(0.357 ns) = 53.756 ns; Loc. = LAB_X27_Y16; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[643]~27232'
    Info: 220: + IC(0.348 ns) + CELL(0.309 ns) = 54.413 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~151'
    Info: 221: + IC(0.000 ns) + CELL(0.035 ns) = 54.448 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~155'
    Info: 222: + IC(0.000 ns) + CELL(0.035 ns) = 54.483 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~159'
    Info: 223: + IC(0.165 ns) + CELL(0.035 ns) = 54.683 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~163'
    Info: 224: + IC(0.000 ns) + CELL(0.035 ns) = 54.718 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~167'
    Info: 225: + IC(0.000 ns) + CELL(0.035 ns) = 54.753 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~171'
    Info: 226: + IC(0.000 ns) + CELL(0.035 ns) = 54.788 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~175'
    Info: 227: + IC(0.000 ns) + CELL(0.035 ns) = 54.823 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~179'
    Info: 228: + IC(0.000 ns) + CELL(0.035 ns) = 54.858 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~183'
    Info: 229: + IC(0.000 ns) + CELL(0.035 ns) = 54.893 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~187'
    Info: 230: + IC(0.000 ns) + CELL(0.035 ns) = 54.928 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~191'
    Info: 231: + IC(0.173 ns) + CELL(0.035 ns) = 55.136 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~195'
    Info: 232: + IC(0.000 ns) + CELL(0.035 ns) = 55.171 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~199'
    Info: 233: + IC(0.000 ns) + CELL(0.035 ns) = 55.206 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~203'
    Info: 234: + IC(0.000 ns) + CELL(0.035 ns) = 55.241 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~207'
    Info: 235: + IC(0.000 ns) + CELL(0.035 ns) = 55.276 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~211'
    Info: 236: + IC(0.000 ns) + CELL(0.035 ns) = 55.311 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~215'
    Info: 237: + IC(0.000 ns) + CELL(0.035 ns) = 55.346 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~219'
    Info: 238: + IC(0.000 ns) + CELL(0.125 ns) = 55.471 ns; Loc. = LAB_X27_Y14; Fanout = 53; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~222'
    Info: 239: + IC(0.947 ns) + CELL(0.272 ns) = 56.690 ns; Loc. = LAB_X29_Y16; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[675]~27253'
    Info: 240: + IC(0.348 ns) + CELL(0.309 ns) = 57.347 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~156'
    Info: 241: + IC(0.000 ns) + CELL(0.035 ns) = 57.382 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~160'
    Info: 242: + IC(0.000 ns) + CELL(0.035 ns) = 57.417 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~164'
    Info: 243: + IC(0.142 ns) + CELL(0.035 ns) = 57.594 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~168'
    Info: 244: + IC(0.000 ns) + CELL(0.035 ns) = 57.629 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~172'
    Info: 245: + IC(0.000 ns) + CELL(0.035 ns) = 57.664 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~176'
    Info: 246: + IC(0.000 ns) + CELL(0.035 ns) = 57.699 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~180'
    Info: 247: + IC(0.000 ns) + CELL(0.035 ns) = 57.734 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~184'
    Info: 248: + IC(0.000 ns) + CELL(0.035 ns) = 57.769 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~188'
    Info: 249: + IC(0.000 ns) + CELL(0.035 ns) = 57.804 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~192'
    Info: 250: + IC(0.000 ns) + CELL(0.035 ns) = 57.839 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~196'
    Info: 251: + IC(0.132 ns) + CELL(0.035 ns) = 58.006 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~200'
    Info: 252: + IC(0.000 ns) + CELL(0.035 ns) = 58.041 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~204'
    Info: 253: + IC(0.000 ns) + CELL(0.035 ns) = 58.076 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~208'
    Info: 254: + IC(0.000 ns) + CELL(0.035 ns) = 58.111 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~212'
    Info: 255: + IC(0.000 ns) + CELL(0.035 ns) = 58.146 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~216'
    Info: 256: + IC(0.000 ns) + CELL(0.035 ns) = 58.181 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~220'
    Info: 257: + IC(0.000 ns) + CELL(0.035 ns) = 58.216 ns; Loc. = LAB_X29_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~224'
    Info: 258: + IC(0.000 ns) + CELL(0.035 ns) = 58.251 ns; Loc. = LAB_X29_Y14; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~228'
    Info: 259: + IC(0.088 ns) + CELL(0.125 ns) = 58.464 ns; Loc. = LAB_X29_Y14; Fanout = 55; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~231'
    Info: 260: + IC(0.454 ns) + CELL(0.357 ns) = 59.275 ns; Loc. = LAB_X29_Y16; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[707]~27275'
    Info: 261: + IC(0.451 ns) + CELL(0.309 ns) = 60.035 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~161'
    Info: 262: + IC(0.000 ns) + CELL(0.035 ns) = 60.070 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~165'
    Info: 263: + IC(0.000 ns) + CELL(0.035 ns) = 60.105 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~169'
    Info: 264: + IC(0.165 ns) + CELL(0.035 ns) = 60.305 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~173'
    Info: 265: + IC(0.000 ns) + CELL(0.035 ns) = 60.340 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~177'
    Info: 266: + IC(0.000 ns) + CELL(0.035 ns) = 60.375 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~181'
    Info: 267: + IC(0.000 ns) + CELL(0.035 ns) = 60.410 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~185'
    Info: 268: + IC(0.000 ns) + CELL(0.035 ns) = 60.445 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~189'
    Info: 269: + IC(0.000 ns) + CELL(0.035 ns) = 60.480 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~193'
    Info: 270: + IC(0.000 ns) + CELL(0.035 ns) = 60.515 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~197'
    Info: 271: + IC(0.000 ns) + CELL(0.035 ns) = 60.550 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~201'
    Info: 272: + IC(0.173 ns) + CELL(0.035 ns) = 60.758 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~205'
    Info: 273: + IC(0.000 ns) + CELL(0.035 ns) = 60.793 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~209'
    Info: 274: + IC(0.000 ns) + CELL(0.035 ns) = 60.828 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~213'
    Info: 275: + IC(0.000 ns) + CELL(0.035 ns) = 60.863 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~217'
    Info: 276: + IC(0.000 ns) + CELL(0.035 ns) = 60.898 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~221'
    Info: 277: + IC(0.000 ns) + CELL(0.035 ns) = 60.933 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~225'
    Info: 278: + IC(0.000 ns) + CELL(0.035 ns) = 60.968 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~229'
    Info: 279: + IC(0.000 ns) + CELL(0.035 ns) = 61.003 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~233'
    Info: 280: + IC(0.061 ns) + CELL(0.035 ns) = 61.099 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~237'
    Info: 281: + IC(0.000 ns) + CELL(0.125 ns) = 61.224 ns; Loc. = LAB_X30_Y14; Fanout = 57; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~240'
    Info: 282: + IC(0.396 ns) + CELL(0.378 ns) = 61.998 ns; Loc. = LAB_X31_Y13; Fanout = 30; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[759]'
    Info: 283: + IC(0.731 ns) + CELL(0.272 ns) = 63.001 ns; Loc. = LAB_X35_Y12; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[759]~27278'
    Info: 284: + IC(0.950 ns) + CELL(0.309 ns) = 64.260 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~246'
    Info: 285: + IC(0.000 ns) + CELL(0.125 ns) = 64.385 ns; Loc. = LAB_X31_Y13; Fanout = 59; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~249'
    Info: 286: + IC(0.451 ns) + CELL(0.357 ns) = 65.193 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[771]~27322'
    Info: 287: + IC(0.951 ns) + CELL(0.309 ns) = 66.453 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~171'
    Info: 288: + IC(0.000 ns) + CELL(0.035 ns) = 66.488 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~175'
    Info: 289: + IC(0.000 ns) + CELL(0.035 ns) = 66.523 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~179'
    Info: 290: + IC(0.165 ns) + CELL(0.035 ns) = 66.723 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~183'
    Info: 291: + IC(0.000 ns) + CELL(0.035 ns) = 66.758 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~187'
    Info: 292: + IC(0.000 ns) + CELL(0.035 ns) = 66.793 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~191'
    Info: 293: + IC(0.000 ns) + CELL(0.035 ns) = 66.828 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~195'
    Info: 294: + IC(0.000 ns) + CELL(0.035 ns) = 66.863 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~199'
    Info: 295: + IC(0.000 ns) + CELL(0.035 ns) = 66.898 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~203'
    Info: 296: + IC(0.000 ns) + CELL(0.035 ns) = 66.933 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~207'
    Info: 297: + IC(0.000 ns) + CELL(0.035 ns) = 66.968 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~211'
    Info: 298: + IC(0.173 ns) + CELL(0.035 ns) = 67.176 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~215'
    Info: 299: + IC(0.000 ns) + CELL(0.035 ns) = 67.211 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~219'
    Info: 300: + IC(0.000 ns) + CELL(0.035 ns) = 67.246 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~223'
    Info: 301: + IC(0.000 ns) + CELL(0.035 ns) = 67.281 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~227'
    Info: 302: + IC(0.000 ns) + CELL(0.035 ns) = 67.316 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~231'
    Info: 303: + IC(0.000 ns) + CELL(0.035 ns) = 67.351 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~235'
    Info: 304: + IC(0.000 ns) + CELL(0.035 ns) = 67.386 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~239'
    Info: 305: + IC(0.000 ns) + CELL(0.035 ns) = 67.421 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~243'
    Info: 306: + IC(0.173 ns) + CELL(0.035 ns) = 67.629 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~247'
    Info: 307: + IC(0.000 ns) + CELL(0.035 ns) = 67.664 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~251'
    Info: 308: + IC(0.000 ns) + CELL(0.035 ns) = 67.699 ns; Loc. = LAB_X35_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~255'
    Info: 309: + IC(0.000 ns) + CELL(0.125 ns) = 67.824 ns; Loc. = LAB_X35_Y12; Fanout = 61; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~258'
    Info: 310: + IC(0.396 ns) + CELL(0.378 ns) = 68.598 ns; Loc. = LAB_X34_Y13; Fanout = 33; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[825]'
    Info: 311: + IC(0.702 ns) + CELL(0.272 ns) = 69.572 ns; Loc. = LAB_X31_Y12; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[821]~27329'
    Info: 312: + IC(0.921 ns) + CELL(0.309 ns) = 70.802 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~248'
    Info: 313: + IC(0.132 ns) + CELL(0.035 ns) = 70.969 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~252'
    Info: 314: + IC(0.000 ns) + CELL(0.035 ns) = 71.004 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~256'
    Info: 315: + IC(0.000 ns) + CELL(0.035 ns) = 71.039 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~260'
    Info: 316: + IC(0.000 ns) + CELL(0.035 ns) = 71.074 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~264'
    Info: 317: + IC(0.000 ns) + CELL(0.125 ns) = 71.199 ns; Loc. = LAB_X34_Y12; Fanout = 63; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~267'
    Info: 318: + IC(0.023 ns) + CELL(0.378 ns) = 71.600 ns; Loc. = LAB_X34_Y12; Fanout = 34; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[858]'
    Info: 319: + IC(0.758 ns) + CELL(0.272 ns) = 72.630 ns; Loc. = LAB_X30_Y10; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[853]~27355'
    Info: 320: + IC(0.954 ns) + CELL(0.309 ns) = 73.893 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~253'
    Info: 321: + IC(0.173 ns) + CELL(0.035 ns) = 74.101 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~257'
    Info: 322: + IC(0.000 ns) + CELL(0.035 ns) = 74.136 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~261'
    Info: 323: + IC(0.000 ns) + CELL(0.035 ns) = 74.171 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~265'
    Info: 324: + IC(0.000 ns) + CELL(0.035 ns) = 74.206 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~269'
    Info: 325: + IC(0.000 ns) + CELL(0.035 ns) = 74.241 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~273'
    Info: 326: + IC(0.000 ns) + CELL(0.125 ns) = 74.366 ns; Loc. = LAB_X33_Y12; Fanout = 65; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~276'
    Info: 327: + IC(0.451 ns) + CELL(0.357 ns) = 75.174 ns; Loc. = LAB_X34_Y15; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[867]~27400'
    Info: 328: + IC(0.977 ns) + CELL(0.309 ns) = 76.460 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~186'
    Info: 329: + IC(0.000 ns) + CELL(0.035 ns) = 76.495 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~190'
    Info: 330: + IC(0.000 ns) + CELL(0.035 ns) = 76.530 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~194'
    Info: 331: + IC(0.165 ns) + CELL(0.035 ns) = 76.730 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~198'
    Info: 332: + IC(0.000 ns) + CELL(0.035 ns) = 76.765 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~202'
    Info: 333: + IC(0.000 ns) + CELL(0.035 ns) = 76.800 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~206'
    Info: 334: + IC(0.000 ns) + CELL(0.035 ns) = 76.835 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~210'
    Info: 335: + IC(0.000 ns) + CELL(0.035 ns) = 76.870 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~214'
    Info: 336: + IC(0.000 ns) + CELL(0.035 ns) = 76.905 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~218'
    Info: 337: + IC(0.000 ns) + CELL(0.035 ns) = 76.940 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~222'
    Info: 338: + IC(0.000 ns) + CELL(0.035 ns) = 76.975 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~226'
    Info: 339: + IC(0.173 ns) + CELL(0.035 ns) = 77.183 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~230'
    Info: 340: + IC(0.000 ns) + CELL(0.035 ns) = 77.218 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~234'
    Info: 341: + IC(0.000 ns) + CELL(0.035 ns) = 77.253 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~238'
    Info: 342: + IC(0.000 ns) + CELL(0.035 ns) = 77.288 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~242'
    Info: 343: + IC(0.000 ns) + CELL(0.035 ns) = 77.323 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~246'
    Info: 344: + IC(0.000 ns) + CELL(0.035 ns) = 77.358 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~250'
    Info: 345: + IC(0.000 ns) + CELL(0.035 ns) = 77.393 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~254'
    Info: 346: + IC(0.000 ns) + CELL(0.035 ns) = 77.428 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~258'
    Info: 347: + IC(0.173 ns) + CELL(0.035 ns) = 77.636 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~262'
    Info: 348: + IC(0.000 ns) + CELL(0.035 ns) = 77.671 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~266'
    Info: 349: + IC(0.000 ns) + CELL(0.035 ns) = 77.706 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~270'
    Info: 350: + IC(0.000 ns) + CELL(0.035 ns) = 77.741 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~274'
    Info: 351: + IC(0.000 ns) + CELL(0.035 ns) = 77.776 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~278'
    Info: 352: + IC(0.000 ns) + CELL(0.035 ns) = 77.811 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~282'
    Info: 353: + IC(0.000 ns) + CELL(0.125 ns) = 77.936 ns; Loc. = LAB_X30_Y10; Fanout = 67; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~285'
    Info: 354: + IC(0.927 ns) + CELL(0.357 ns) = 79.220 ns; Loc. = LAB_X33_Y15; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[899]~27428'
    Info: 355: + IC(0.977 ns) + CELL(0.309 ns) = 80.506 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~191'
    Info: 356: + IC(0.000 ns) + CELL(0.035 ns) = 80.541 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~195'
    Info: 357: + IC(0.000 ns) + CELL(0.035 ns) = 80.576 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~199'
    Info: 358: + IC(0.142 ns) + CELL(0.035 ns) = 80.753 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~203'
    Info: 359: + IC(0.000 ns) + CELL(0.035 ns) = 80.788 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~207'
    Info: 360: + IC(0.000 ns) + CELL(0.035 ns) = 80.823 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~211'
    Info: 361: + IC(0.000 ns) + CELL(0.035 ns) = 80.858 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~215'
    Info: 362: + IC(0.000 ns) + CELL(0.035 ns) = 80.893 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~219'
    Info: 363: + IC(0.000 ns) + CELL(0.035 ns) = 80.928 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~223'
    Info: 364: + IC(0.000 ns) + CELL(0.035 ns) = 80.963 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~227'
    Info: 365: + IC(0.000 ns) + CELL(0.035 ns) = 80.998 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~231'
    Info: 366: + IC(0.142 ns) + CELL(0.035 ns) = 81.175 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~235'
    Info: 367: + IC(0.000 ns) + CELL(0.035 ns) = 81.210 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~239'
    Info: 368: + IC(0.000 ns) + CELL(0.035 ns) = 81.245 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~243'
    Info: 369: + IC(0.000 ns) + CELL(0.035 ns) = 81.280 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~247'
    Info: 370: + IC(0.000 ns) + CELL(0.035 ns) = 81.315 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~251'
    Info: 371: + IC(0.000 ns) + CELL(0.035 ns) = 81.350 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~255'
    Info: 372: + IC(0.000 ns) + CELL(0.035 ns) = 81.385 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~259'
    Info: 373: + IC(0.000 ns) + CELL(0.035 ns) = 81.420 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~263'
    Info: 374: + IC(0.132 ns) + CELL(0.035 ns) = 81.587 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~267'
    Info: 375: + IC(0.000 ns) + CELL(0.035 ns) = 81.622 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~271'
    Info: 376: + IC(0.000 ns) + CELL(0.035 ns) = 81.657 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~275'
    Info: 377: + IC(0.000 ns) + CELL(0.035 ns) = 81.692 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~279'
    Info: 378: + IC(0.000 ns) + CELL(0.035 ns) = 81.727 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~283'
    Info: 379: + IC(0.000 ns) + CELL(0.035 ns) = 81.762 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~287'
    Info: 380: + IC(0.000 ns) + CELL(0.035 ns) = 81.797 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~291'
    Info: 381: + IC(0.000 ns) + CELL(0.125 ns) = 81.922 ns; Loc. = LAB_X29_Y10; Fanout = 69; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~294'
    Info: 382: + IC(0.660 ns) + CELL(0.357 ns) = 82.939 ns; Loc. = LAB_X26_Y13; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[931]~27457'
    Info: 383: + IC(0.442 ns) + CELL(0.309 ns) = 83.690 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~196'
    Info: 384: + IC(0.000 ns) + CELL(0.035 ns) = 83.725 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~200'
    Info: 385: + IC(0.000 ns) + CELL(0.035 ns) = 83.760 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~204'
    Info: 386: + IC(0.165 ns) + CELL(0.035 ns) = 83.960 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~208'
    Info: 387: + IC(0.000 ns) + CELL(0.035 ns) = 83.995 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~212'
    Info: 388: + IC(0.000 ns) + CELL(0.035 ns) = 84.030 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~216'
    Info: 389: + IC(0.000 ns) + CELL(0.035 ns) = 84.065 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~220'
    Info: 390: + IC(0.000 ns) + CELL(0.035 ns) = 84.100 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~224'
    Info: 391: + IC(0.000 ns) + CELL(0.035 ns) = 84.135 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~228'
    Info: 392: + IC(0.000 ns) + CELL(0.035 ns) = 84.170 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~232'
    Info: 393: + IC(0.000 ns) + CELL(0.035 ns) = 84.205 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~236'
    Info: 394: + IC(0.173 ns) + CELL(0.035 ns) = 84.413 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~240'
    Info: 395: + IC(0.000 ns) + CELL(0.035 ns) = 84.448 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~244'
    Info: 396: + IC(0.000 ns) + CELL(0.035 ns) = 84.483 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~248'
    Info: 397: + IC(0.000 ns) + CELL(0.035 ns) = 84.518 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~252'
    Info: 398: + IC(0.000 ns) + CELL(0.035 ns) = 84.553 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~256'
    Info: 399: + IC(0.000 ns) + CELL(0.035 ns) = 84.588 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~260'
    Info: 400: + IC(0.000 ns) + CELL(0.035 ns) = 84.623 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~264'
    Info: 401: + IC(0.000 ns) + CELL(0.035 ns) = 84.658 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~268'
    Info: 402: + IC(0.173 ns) + CELL(0.035 ns) = 84.866 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~272'
    Info: 403: + IC(0.000 ns) + CELL(0.035 ns) = 84.901 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~276'
    Info: 404: + IC(0.000 ns) + CELL(0.035 ns) = 84.936 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~280'
    Info: 405: + IC(0.000 ns) + CELL(0.035 ns) = 84.971 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~284'
    Info: 406: + IC(0.000 ns) + CELL(0.035 ns) = 85.006 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~288'
    Info: 407: + IC(0.000 ns) + CELL(0.035 ns) = 85.041 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~292'
    Info: 408: + IC(0.000 ns) + CELL(0.035 ns) = 85.076 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~296'
    Info: 409: + IC(0.000 ns) + CELL(0.035 ns) = 85.111 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~300'
    Info: 410: + IC(0.061 ns) + CELL(0.125 ns) = 85.297 ns; Loc. = LAB_X27_Y10; Fanout = 48; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~303'
    Info: 411: + IC(0.129 ns) + CELL(0.272 ns) = 85.698 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[963]~27487'
    Info: 412: + IC(0.755 ns) + CELL(0.309 ns) = 86.762 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~194'
    Info: 413: + IC(0.000 ns) + CELL(0.035 ns) = 86.797 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~198'
    Info: 414: + IC(0.000 ns) + CELL(0.035 ns) = 86.832 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~202'
    Info: 415: + IC(0.142 ns) + CELL(0.035 ns) = 87.009 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~206'
    Info: 416: + IC(0.000 ns) + CELL(0.035 ns) = 87.044 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~210'
    Info: 417: + IC(0.000 ns) + CELL(0.035 ns) = 87.079 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~214'
    Info: 418: + IC(0.000 ns) + CELL(0.035 ns) = 87.114 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~218'
    Info: 419: + IC(0.000 ns) + CELL(0.035 ns) = 87.149 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~222'
    Info: 420: + IC(0.000 ns) + CELL(0.035 ns) = 87.184 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~226'
    Info: 421: + IC(0.000 ns) + CELL(0.035 ns) = 87.219 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~230'
    Info: 422: + IC(0.000 ns) + CELL(0.035 ns) = 87.254 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~234'
    Info: 423: + IC(0.142 ns) + CELL(0.035 ns) = 87.431 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~238'
    Info: 424: + IC(0.000 ns) + CELL(0.035 ns) = 87.466 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~242'
    Info: 425: + IC(0.000 ns) + CELL(0.035 ns) = 87.501 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~246'
    Info: 426: + IC(0.000 ns) + CELL(0.035 ns) = 87.536 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~250'
    Info: 427: + IC(0.000 ns) + CELL(0.035 ns) = 87.571 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~254'
    Info: 428: + IC(0.000 ns) + CELL(0.035 ns) = 87.606 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~258'
    Info: 429: + IC(0.000 ns) + CELL(0.035 ns) = 87.641 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~262'
    Info: 430: + IC(0.000 ns) + CELL(0.035 ns) = 87.676 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~266'
    Info: 431: + IC(0.132 ns) + CELL(0.035 ns) = 87.843 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~270'
    Info: 432: + IC(0.000 ns) + CELL(0.035 ns) = 87.878 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~274'
    Info: 433: + IC(0.000 ns) + CELL(0.035 ns) = 87.913 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~278'
    Info: 434: + IC(0.000 ns) + CELL(0.035 ns) = 87.948 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~282'
    Info: 435: + IC(0.000 ns) + CELL(0.035 ns) = 87.983 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~286'
    Info: 436: + IC(0.000 ns) + CELL(0.035 ns) = 88.018 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~290'
    Info: 437: + IC(0.000 ns) + CELL(0.035 ns) = 88.053 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~294'
    Info: 438: + IC(0.000 ns) + CELL(0.035 ns) = 88.088 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~298'
    Info: 439: + IC(0.088 ns) + CELL(0.035 ns) = 88.211 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~302'
    Info: 440: + IC(0.000 ns) + CELL(0.125 ns) = 88.336 ns; Loc. = LAB_X26_Y10; Fanout = 3; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~305'
    Info: 441: + IC(0.735 ns) + CELL(0.350 ns) = 89.421 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~194'
    Info: 442: + IC(0.000 ns) + CELL(0.035 ns) = 89.456 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~198'
    Info: 443: + IC(0.000 ns) + CELL(0.035 ns) = 89.491 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~202'
    Info: 444: + IC(0.000 ns) + CELL(0.035 ns) = 89.526 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~206'
    Info: 445: + IC(0.000 ns) + CELL(0.035 ns) = 89.561 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~210'
    Info: 446: + IC(0.000 ns) + CELL(0.035 ns) = 89.596 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~214'
    Info: 447: + IC(0.000 ns) + CELL(0.035 ns) = 89.631 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~218'
    Info: 448: + IC(0.000 ns) + CELL(0.035 ns) = 89.666 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~222'
    Info: 449: + IC(0.142 ns) + CELL(0.035 ns) = 89.843 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~226'
    Info: 450: + IC(0.000 ns) + CELL(0.035 ns) = 89.878 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~230'
    Info: 451: + IC(0.000 ns) + CELL(0.125 ns) = 90.003 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|lpm_divide:Div0|lpm_divide_puo:auto_generated|abs_divider_4dg:divider|op_1~233'
    Info: 452: + IC(0.847 ns) + CELL(0.378 ns) = 91.228 ns; Loc. = LAB_X15_Y13; Fanout = 1; COMB Node = 'DATA_PATH:inst7|ALU:ULA|R[10]~40870'
    Info: 453: + IC(0.247 ns) + CELL(0.154 ns) = 91.629 ns; Loc. = LAB_X15_Y13; Fanout = 12; COMB Node = 'DATA_PATH:inst7|ALU:ULA|R[10]~40871'
    Info: 454: + IC(1.292 ns) + CELL(0.378 ns) = 93.299 ns; Loc. = LAB_X31_Y12; Fanout = 3; COMB Node = 'DATA_PATH:inst7|Deslocador:inst1|C~1435'
    Info: 455: + IC(1.371 ns) + CELL(0.272 ns) = 94.942 ns; Loc. = LAB_X11_Y12; Fanout = 5; COMB Node = 'DATA_PATH:inst7|Deslocador:inst1|C~1436'
    Info: 456: + IC(0.478 ns) + CELL(0.357 ns) = 95.777 ns; Loc. = LAB_X10_Y16; Fanout = 4; COMB Node = 'DATA_PATH:inst7|Deslocador:inst1|C~1439'
    Info: 457: + IC(0.469 ns) + CELL(0.357 ns) = 96.603 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'DATA_PATH:inst7|Deslocador:inst1|R[6]~9500'
    Info: 458: + IC(0.782 ns) + CELL(0.272 ns) = 97.657 ns; Loc. = LAB_X13_Y8; Fanout = 5; COMB Node = 'DATA_PATH:inst7|Deslocador:inst1|R[6]~9502'
    Info: 459: + IC(1.510 ns) + CELL(0.357 ns) = 99.524 ns; Loc. = LAB_X21_Y18; Fanout = 6; COMB Node = 'DATA_PATH:inst7|Registrador:H|guarda~1207'
    Info: 460: + IC(0.928 ns) + CELL(0.155 ns) = 100.607 ns; Loc. = LAB_X19_Y19; Fanout = 3; REG Node = 'DATA_PATH:inst7|Registrador:LV|guarda[6]'
    Info: Total cell delay = 41.064 ns ( 40.82 % )
    Info: Total interconnect delay = 59.543 ns ( 59.18 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 12% of the available device resources
    Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:23
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Duplicated 92 combinational logic cells to improve design speed or routability
Info: Duplicated 52 registered logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 304 output pins without output pin load capacitance assignment
    Info: Pin "A[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_RAM[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Write" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "enaPC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ReadMEM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Z" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JAM[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JAM[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JAM[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "MBR2MPC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "NEX_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_MBR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Out_PC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMAR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMemMDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outMPC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[38]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[37]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[36]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin NEX_ADDR[8] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file C:/Users/Thiago/Desktop/DescricaoIP/MIC/MIC2.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 309 megabytes
    Info: Processing ended: Fri Nov 19 11:30:02 2010
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Thiago/Desktop/DescricaoIP/MIC/MIC2.fit.smsg.


