verilog work "transmitter.v"
verilog work "reciever.v"
verilog work "receiver_sampler.v"
verilog work "PLL_9_6M.v"
verilog work "clk_divide.v"
verilog work "top_direct_send.v"
