// Seed: 2934555032
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  parameter id_3 = 1;
  assign id_4 = id_1 == id_3;
  assign id_3 = id_3;
  assign id_3 = -1;
  assign module_1.type_8 = 0;
  tri1 id_5 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    input wire id_9,
    input uwire id_10,
    input logic id_11,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input wor id_19
);
  logic [7:0] id_21;
  module_0 modCall_1 (
      id_19,
      id_13
  );
  assign #1 id_15 = id_3;
  wire id_22;
  initial begin : LABEL_0
    id_21[-1'b0] <= id_11;
  end
  assign id_7 = id_3;
endmodule
