
wheel_speed_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003208  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08003348  08003348  00004348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003364  08003364  00005010  2**0
                  CONTENTS
  4 .ARM          00000008  08003364  08003364  00004364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800336c  0800336c  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800336c  0800336c  0000436c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003370  08003370  00004370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003374  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  20000010  08003384  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  08003384  00005158  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000082a2  00000000  00000000  00005039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001786  00000000  00000000  0000d2db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  0000ea68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000074c  00000000  00000000  0000f400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013bd4  00000000  00000000  0000fb4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009587  00000000  00000000  00023720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007eeb8  00000000  00000000  0002cca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000abb5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002880  00000000  00000000  000abba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000ae424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000010 	.word	0x20000010
 800015c:	00000000 	.word	0x00000000
 8000160:	08003330 	.word	0x08003330

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000014 	.word	0x20000014
 800017c:	08003330 	.word	0x08003330

08000180 <__aeabi_dmul>:
 8000180:	b570      	push	{r4, r5, r6, lr}
 8000182:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000186:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800018a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800018e:	bf1d      	ittte	ne
 8000190:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000194:	ea94 0f0c 	teqne	r4, ip
 8000198:	ea95 0f0c 	teqne	r5, ip
 800019c:	f000 f8de 	bleq	800035c <__aeabi_dmul+0x1dc>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea81 0603 	eor.w	r6, r1, r3
 80001a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001b2:	bf18      	it	ne
 80001b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80001bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001c0:	d038      	beq.n	8000234 <__aeabi_dmul+0xb4>
 80001c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001c6:	f04f 0500 	mov.w	r5, #0
 80001ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001d6:	f04f 0600 	mov.w	r6, #0
 80001da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001de:	f09c 0f00 	teq	ip, #0
 80001e2:	bf18      	it	ne
 80001e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001f4:	d204      	bcs.n	8000200 <__aeabi_dmul+0x80>
 80001f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001fa:	416d      	adcs	r5, r5
 80001fc:	eb46 0606 	adc.w	r6, r6, r6
 8000200:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000204:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000208:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800020c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000210:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000214:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000218:	bf88      	it	hi
 800021a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800021e:	d81e      	bhi.n	800025e <__aeabi_dmul+0xde>
 8000220:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000224:	bf08      	it	eq
 8000226:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800022a:	f150 0000 	adcs.w	r0, r0, #0
 800022e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000232:	bd70      	pop	{r4, r5, r6, pc}
 8000234:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000238:	ea46 0101 	orr.w	r1, r6, r1
 800023c:	ea40 0002 	orr.w	r0, r0, r2
 8000240:	ea81 0103 	eor.w	r1, r1, r3
 8000244:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000248:	bfc2      	ittt	gt
 800024a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800024e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000252:	bd70      	popgt	{r4, r5, r6, pc}
 8000254:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000258:	f04f 0e00 	mov.w	lr, #0
 800025c:	3c01      	subs	r4, #1
 800025e:	f300 80ab 	bgt.w	80003b8 <__aeabi_dmul+0x238>
 8000262:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000266:	bfde      	ittt	le
 8000268:	2000      	movle	r0, #0
 800026a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800026e:	bd70      	pople	{r4, r5, r6, pc}
 8000270:	f1c4 0400 	rsb	r4, r4, #0
 8000274:	3c20      	subs	r4, #32
 8000276:	da35      	bge.n	80002e4 <__aeabi_dmul+0x164>
 8000278:	340c      	adds	r4, #12
 800027a:	dc1b      	bgt.n	80002b4 <__aeabi_dmul+0x134>
 800027c:	f104 0414 	add.w	r4, r4, #20
 8000280:	f1c4 0520 	rsb	r5, r4, #32
 8000284:	fa00 f305 	lsl.w	r3, r0, r5
 8000288:	fa20 f004 	lsr.w	r0, r0, r4
 800028c:	fa01 f205 	lsl.w	r2, r1, r5
 8000290:	ea40 0002 	orr.w	r0, r0, r2
 8000294:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000298:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800029c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a0:	fa21 f604 	lsr.w	r6, r1, r4
 80002a4:	eb42 0106 	adc.w	r1, r2, r6
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 040c 	rsb	r4, r4, #12
 80002b8:	f1c4 0520 	rsb	r5, r4, #32
 80002bc:	fa00 f304 	lsl.w	r3, r0, r4
 80002c0:	fa20 f005 	lsr.w	r0, r0, r5
 80002c4:	fa01 f204 	lsl.w	r2, r1, r4
 80002c8:	ea40 0002 	orr.w	r0, r0, r2
 80002cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002dc:	bf08      	it	eq
 80002de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f1c4 0520 	rsb	r5, r4, #32
 80002e8:	fa00 f205 	lsl.w	r2, r0, r5
 80002ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80002f0:	fa20 f304 	lsr.w	r3, r0, r4
 80002f4:	fa01 f205 	lsl.w	r2, r1, r5
 80002f8:	ea43 0302 	orr.w	r3, r3, r2
 80002fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000300:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000304:	fa21 f204 	lsr.w	r2, r1, r4
 8000308:	ea20 0002 	bic.w	r0, r0, r2
 800030c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000310:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000314:	bf08      	it	eq
 8000316:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800031a:	bd70      	pop	{r4, r5, r6, pc}
 800031c:	f094 0f00 	teq	r4, #0
 8000320:	d10f      	bne.n	8000342 <__aeabi_dmul+0x1c2>
 8000322:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000326:	0040      	lsls	r0, r0, #1
 8000328:	eb41 0101 	adc.w	r1, r1, r1
 800032c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000330:	bf08      	it	eq
 8000332:	3c01      	subeq	r4, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1a6>
 8000336:	ea41 0106 	orr.w	r1, r1, r6
 800033a:	f095 0f00 	teq	r5, #0
 800033e:	bf18      	it	ne
 8000340:	4770      	bxne	lr
 8000342:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000346:	0052      	lsls	r2, r2, #1
 8000348:	eb43 0303 	adc.w	r3, r3, r3
 800034c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000350:	bf08      	it	eq
 8000352:	3d01      	subeq	r5, #1
 8000354:	d0f7      	beq.n	8000346 <__aeabi_dmul+0x1c6>
 8000356:	ea43 0306 	orr.w	r3, r3, r6
 800035a:	4770      	bx	lr
 800035c:	ea94 0f0c 	teq	r4, ip
 8000360:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000364:	bf18      	it	ne
 8000366:	ea95 0f0c 	teqne	r5, ip
 800036a:	d00c      	beq.n	8000386 <__aeabi_dmul+0x206>
 800036c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000370:	bf18      	it	ne
 8000372:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000376:	d1d1      	bne.n	800031c <__aeabi_dmul+0x19c>
 8000378:	ea81 0103 	eor.w	r1, r1, r3
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000380:	f04f 0000 	mov.w	r0, #0
 8000384:	bd70      	pop	{r4, r5, r6, pc}
 8000386:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800038a:	bf06      	itte	eq
 800038c:	4610      	moveq	r0, r2
 800038e:	4619      	moveq	r1, r3
 8000390:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000394:	d019      	beq.n	80003ca <__aeabi_dmul+0x24a>
 8000396:	ea94 0f0c 	teq	r4, ip
 800039a:	d102      	bne.n	80003a2 <__aeabi_dmul+0x222>
 800039c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003a0:	d113      	bne.n	80003ca <__aeabi_dmul+0x24a>
 80003a2:	ea95 0f0c 	teq	r5, ip
 80003a6:	d105      	bne.n	80003b4 <__aeabi_dmul+0x234>
 80003a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003ac:	bf1c      	itt	ne
 80003ae:	4610      	movne	r0, r2
 80003b0:	4619      	movne	r1, r3
 80003b2:	d10a      	bne.n	80003ca <__aeabi_dmul+0x24a>
 80003b4:	ea81 0103 	eor.w	r1, r1, r3
 80003b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd70      	pop	{r4, r5, r6, pc}
 80003ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003d2:	bd70      	pop	{r4, r5, r6, pc}

080003d4 <__aeabi_drsub>:
 80003d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003d8:	e002      	b.n	80003e0 <__adddf3>
 80003da:	bf00      	nop

080003dc <__aeabi_dsub>:
 80003dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003e0 <__adddf3>:
 80003e0:	b530      	push	{r4, r5, lr}
 80003e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ea:	ea94 0f05 	teq	r4, r5
 80003ee:	bf08      	it	eq
 80003f0:	ea90 0f02 	teqeq	r0, r2
 80003f4:	bf1f      	itttt	ne
 80003f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000402:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000406:	f000 80e2 	beq.w	80005ce <__adddf3+0x1ee>
 800040a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800040e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000412:	bfb8      	it	lt
 8000414:	426d      	neglt	r5, r5
 8000416:	dd0c      	ble.n	8000432 <__adddf3+0x52>
 8000418:	442c      	add	r4, r5
 800041a:	ea80 0202 	eor.w	r2, r0, r2
 800041e:	ea81 0303 	eor.w	r3, r1, r3
 8000422:	ea82 0000 	eor.w	r0, r2, r0
 8000426:	ea83 0101 	eor.w	r1, r3, r1
 800042a:	ea80 0202 	eor.w	r2, r0, r2
 800042e:	ea81 0303 	eor.w	r3, r1, r3
 8000432:	2d36      	cmp	r5, #54	@ 0x36
 8000434:	bf88      	it	hi
 8000436:	bd30      	pophi	{r4, r5, pc}
 8000438:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800043c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000440:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000444:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x70>
 800044a:	4240      	negs	r0, r0
 800044c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000450:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000454:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000458:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800045c:	d002      	beq.n	8000464 <__adddf3+0x84>
 800045e:	4252      	negs	r2, r2
 8000460:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000464:	ea94 0f05 	teq	r4, r5
 8000468:	f000 80a7 	beq.w	80005ba <__adddf3+0x1da>
 800046c:	f1a4 0401 	sub.w	r4, r4, #1
 8000470:	f1d5 0e20 	rsbs	lr, r5, #32
 8000474:	db0d      	blt.n	8000492 <__adddf3+0xb2>
 8000476:	fa02 fc0e 	lsl.w	ip, r2, lr
 800047a:	fa22 f205 	lsr.w	r2, r2, r5
 800047e:	1880      	adds	r0, r0, r2
 8000480:	f141 0100 	adc.w	r1, r1, #0
 8000484:	fa03 f20e 	lsl.w	r2, r3, lr
 8000488:	1880      	adds	r0, r0, r2
 800048a:	fa43 f305 	asr.w	r3, r3, r5
 800048e:	4159      	adcs	r1, r3
 8000490:	e00e      	b.n	80004b0 <__adddf3+0xd0>
 8000492:	f1a5 0520 	sub.w	r5, r5, #32
 8000496:	f10e 0e20 	add.w	lr, lr, #32
 800049a:	2a01      	cmp	r2, #1
 800049c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004a0:	bf28      	it	cs
 80004a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004a6:	fa43 f305 	asr.w	r3, r3, r5
 80004aa:	18c0      	adds	r0, r0, r3
 80004ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004b4:	d507      	bpl.n	80004c6 <__adddf3+0xe6>
 80004b6:	f04f 0e00 	mov.w	lr, #0
 80004ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80004be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004ca:	d31b      	bcc.n	8000504 <__adddf3+0x124>
 80004cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004d0:	d30c      	bcc.n	80004ec <__adddf3+0x10c>
 80004d2:	0849      	lsrs	r1, r1, #1
 80004d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004dc:	f104 0401 	add.w	r4, r4, #1
 80004e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004e8:	f080 809a 	bcs.w	8000620 <__adddf3+0x240>
 80004ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004f0:	bf08      	it	eq
 80004f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004f6:	f150 0000 	adcs.w	r0, r0, #0
 80004fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004fe:	ea41 0105 	orr.w	r1, r1, r5
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000508:	4140      	adcs	r0, r0
 800050a:	eb41 0101 	adc.w	r1, r1, r1
 800050e:	3c01      	subs	r4, #1
 8000510:	bf28      	it	cs
 8000512:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000516:	d2e9      	bcs.n	80004ec <__adddf3+0x10c>
 8000518:	f091 0f00 	teq	r1, #0
 800051c:	bf04      	itt	eq
 800051e:	4601      	moveq	r1, r0
 8000520:	2000      	moveq	r0, #0
 8000522:	fab1 f381 	clz	r3, r1
 8000526:	bf08      	it	eq
 8000528:	3320      	addeq	r3, #32
 800052a:	f1a3 030b 	sub.w	r3, r3, #11
 800052e:	f1b3 0220 	subs.w	r2, r3, #32
 8000532:	da0c      	bge.n	800054e <__adddf3+0x16e>
 8000534:	320c      	adds	r2, #12
 8000536:	dd08      	ble.n	800054a <__adddf3+0x16a>
 8000538:	f102 0c14 	add.w	ip, r2, #20
 800053c:	f1c2 020c 	rsb	r2, r2, #12
 8000540:	fa01 f00c 	lsl.w	r0, r1, ip
 8000544:	fa21 f102 	lsr.w	r1, r1, r2
 8000548:	e00c      	b.n	8000564 <__adddf3+0x184>
 800054a:	f102 0214 	add.w	r2, r2, #20
 800054e:	bfd8      	it	le
 8000550:	f1c2 0c20 	rsble	ip, r2, #32
 8000554:	fa01 f102 	lsl.w	r1, r1, r2
 8000558:	fa20 fc0c 	lsr.w	ip, r0, ip
 800055c:	bfdc      	itt	le
 800055e:	ea41 010c 	orrle.w	r1, r1, ip
 8000562:	4090      	lslle	r0, r2
 8000564:	1ae4      	subs	r4, r4, r3
 8000566:	bfa2      	ittt	ge
 8000568:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800056c:	4329      	orrge	r1, r5
 800056e:	bd30      	popge	{r4, r5, pc}
 8000570:	ea6f 0404 	mvn.w	r4, r4
 8000574:	3c1f      	subs	r4, #31
 8000576:	da1c      	bge.n	80005b2 <__adddf3+0x1d2>
 8000578:	340c      	adds	r4, #12
 800057a:	dc0e      	bgt.n	800059a <__adddf3+0x1ba>
 800057c:	f104 0414 	add.w	r4, r4, #20
 8000580:	f1c4 0220 	rsb	r2, r4, #32
 8000584:	fa20 f004 	lsr.w	r0, r0, r4
 8000588:	fa01 f302 	lsl.w	r3, r1, r2
 800058c:	ea40 0003 	orr.w	r0, r0, r3
 8000590:	fa21 f304 	lsr.w	r3, r1, r4
 8000594:	ea45 0103 	orr.w	r1, r5, r3
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f1c4 040c 	rsb	r4, r4, #12
 800059e:	f1c4 0220 	rsb	r2, r4, #32
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 f304 	lsl.w	r3, r1, r4
 80005aa:	ea40 0003 	orr.w	r0, r0, r3
 80005ae:	4629      	mov	r1, r5
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	fa21 f004 	lsr.w	r0, r1, r4
 80005b6:	4629      	mov	r1, r5
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	f094 0f00 	teq	r4, #0
 80005be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005c2:	bf06      	itte	eq
 80005c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005c8:	3401      	addeq	r4, #1
 80005ca:	3d01      	subne	r5, #1
 80005cc:	e74e      	b.n	800046c <__adddf3+0x8c>
 80005ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005d2:	bf18      	it	ne
 80005d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005d8:	d029      	beq.n	800062e <__adddf3+0x24e>
 80005da:	ea94 0f05 	teq	r4, r5
 80005de:	bf08      	it	eq
 80005e0:	ea90 0f02 	teqeq	r0, r2
 80005e4:	d005      	beq.n	80005f2 <__adddf3+0x212>
 80005e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ea:	bf04      	itt	eq
 80005ec:	4619      	moveq	r1, r3
 80005ee:	4610      	moveq	r0, r2
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	ea91 0f03 	teq	r1, r3
 80005f6:	bf1e      	ittt	ne
 80005f8:	2100      	movne	r1, #0
 80005fa:	2000      	movne	r0, #0
 80005fc:	bd30      	popne	{r4, r5, pc}
 80005fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000602:	d105      	bne.n	8000610 <__adddf3+0x230>
 8000604:	0040      	lsls	r0, r0, #1
 8000606:	4149      	adcs	r1, r1
 8000608:	bf28      	it	cs
 800060a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800060e:	bd30      	pop	{r4, r5, pc}
 8000610:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000614:	bf3c      	itt	cc
 8000616:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800061a:	bd30      	popcc	{r4, r5, pc}
 800061c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000620:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000624:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000628:	f04f 0000 	mov.w	r0, #0
 800062c:	bd30      	pop	{r4, r5, pc}
 800062e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000632:	bf1a      	itte	ne
 8000634:	4619      	movne	r1, r3
 8000636:	4610      	movne	r0, r2
 8000638:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800063c:	bf1c      	itt	ne
 800063e:	460b      	movne	r3, r1
 8000640:	4602      	movne	r2, r0
 8000642:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000646:	bf06      	itte	eq
 8000648:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800064c:	ea91 0f03 	teqeq	r1, r3
 8000650:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	bf00      	nop

08000658 <__aeabi_ui2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066c:	f04f 0500 	mov.w	r5, #0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e750      	b.n	8000518 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_i2d>:
 8000678:	f090 0f00 	teq	r0, #0
 800067c:	bf04      	itt	eq
 800067e:	2100      	moveq	r1, #0
 8000680:	4770      	bxeq	lr
 8000682:	b530      	push	{r4, r5, lr}
 8000684:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000688:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800068c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000690:	bf48      	it	mi
 8000692:	4240      	negmi	r0, r0
 8000694:	f04f 0100 	mov.w	r1, #0
 8000698:	e73e      	b.n	8000518 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_f2d>:
 800069c:	0042      	lsls	r2, r0, #1
 800069e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006aa:	bf1f      	itttt	ne
 80006ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006b8:	4770      	bxne	lr
 80006ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006be:	bf08      	it	eq
 80006c0:	4770      	bxeq	lr
 80006c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006c6:	bf04      	itt	eq
 80006c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006cc:	4770      	bxeq	lr
 80006ce:	b530      	push	{r4, r5, lr}
 80006d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	e71c      	b.n	8000518 <__adddf3+0x138>
 80006de:	bf00      	nop

080006e0 <__aeabi_ul2d>:
 80006e0:	ea50 0201 	orrs.w	r2, r0, r1
 80006e4:	bf08      	it	eq
 80006e6:	4770      	bxeq	lr
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	f04f 0500 	mov.w	r5, #0
 80006ee:	e00a      	b.n	8000706 <__aeabi_l2d+0x16>

080006f0 <__aeabi_l2d>:
 80006f0:	ea50 0201 	orrs.w	r2, r0, r1
 80006f4:	bf08      	it	eq
 80006f6:	4770      	bxeq	lr
 80006f8:	b530      	push	{r4, r5, lr}
 80006fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006fe:	d502      	bpl.n	8000706 <__aeabi_l2d+0x16>
 8000700:	4240      	negs	r0, r0
 8000702:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000706:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800070a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000712:	f43f aed8 	beq.w	80004c6 <__adddf3+0xe6>
 8000716:	f04f 0203 	mov.w	r2, #3
 800071a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800071e:	bf18      	it	ne
 8000720:	3203      	addne	r2, #3
 8000722:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000726:	bf18      	it	ne
 8000728:	3203      	addne	r2, #3
 800072a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800072e:	f1c2 0320 	rsb	r3, r2, #32
 8000732:	fa00 fc03 	lsl.w	ip, r0, r3
 8000736:	fa20 f002 	lsr.w	r0, r0, r2
 800073a:	fa01 fe03 	lsl.w	lr, r1, r3
 800073e:	ea40 000e 	orr.w	r0, r0, lr
 8000742:	fa21 f102 	lsr.w	r1, r1, r2
 8000746:	4414      	add	r4, r2
 8000748:	e6bd      	b.n	80004c6 <__adddf3+0xe6>
 800074a:	bf00      	nop

0800074c <__aeabi_d2uiz>:
 800074c:	004a      	lsls	r2, r1, #1
 800074e:	d211      	bcs.n	8000774 <__aeabi_d2uiz+0x28>
 8000750:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000754:	d211      	bcs.n	800077a <__aeabi_d2uiz+0x2e>
 8000756:	d50d      	bpl.n	8000774 <__aeabi_d2uiz+0x28>
 8000758:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800075c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000760:	d40e      	bmi.n	8000780 <__aeabi_d2uiz+0x34>
 8000762:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000766:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800076a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800076e:	fa23 f002 	lsr.w	r0, r3, r2
 8000772:	4770      	bx	lr
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	4770      	bx	lr
 800077a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800077e:	d102      	bne.n	8000786 <__aeabi_d2uiz+0x3a>
 8000780:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000784:	4770      	bx	lr
 8000786:	f04f 0000 	mov.w	r0, #0
 800078a:	4770      	bx	lr

0800078c <__aeabi_uldivmod>:
 800078c:	b953      	cbnz	r3, 80007a4 <__aeabi_uldivmod+0x18>
 800078e:	b94a      	cbnz	r2, 80007a4 <__aeabi_uldivmod+0x18>
 8000790:	2900      	cmp	r1, #0
 8000792:	bf08      	it	eq
 8000794:	2800      	cmpeq	r0, #0
 8000796:	bf1c      	itt	ne
 8000798:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800079c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80007a0:	f000 b968 	b.w	8000a74 <__aeabi_idiv0>
 80007a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80007a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007ac:	f000 f806 	bl	80007bc <__udivmoddi4>
 80007b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007b8:	b004      	add	sp, #16
 80007ba:	4770      	bx	lr

080007bc <__udivmoddi4>:
 80007bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007c0:	9d08      	ldr	r5, [sp, #32]
 80007c2:	460c      	mov	r4, r1
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d14e      	bne.n	8000866 <__udivmoddi4+0xaa>
 80007c8:	4694      	mov	ip, r2
 80007ca:	458c      	cmp	ip, r1
 80007cc:	4686      	mov	lr, r0
 80007ce:	fab2 f282 	clz	r2, r2
 80007d2:	d962      	bls.n	800089a <__udivmoddi4+0xde>
 80007d4:	b14a      	cbz	r2, 80007ea <__udivmoddi4+0x2e>
 80007d6:	f1c2 0320 	rsb	r3, r2, #32
 80007da:	4091      	lsls	r1, r2
 80007dc:	fa20 f303 	lsr.w	r3, r0, r3
 80007e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e4:	4319      	orrs	r1, r3
 80007e6:	fa00 fe02 	lsl.w	lr, r0, r2
 80007ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	fb07 1114 	mls	r1, r7, r4, r1
 80007f6:	fa1f f68c 	uxth.w	r6, ip
 80007fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000802:	fb04 f106 	mul.w	r1, r4, r6
 8000806:	4299      	cmp	r1, r3
 8000808:	d90a      	bls.n	8000820 <__udivmoddi4+0x64>
 800080a:	eb1c 0303 	adds.w	r3, ip, r3
 800080e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000812:	f080 8110 	bcs.w	8000a36 <__udivmoddi4+0x27a>
 8000816:	4299      	cmp	r1, r3
 8000818:	f240 810d 	bls.w	8000a36 <__udivmoddi4+0x27a>
 800081c:	3c02      	subs	r4, #2
 800081e:	4463      	add	r3, ip
 8000820:	1a59      	subs	r1, r3, r1
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	fb00 f606 	mul.w	r6, r0, r6
 800082e:	fa1f f38e 	uxth.w	r3, lr
 8000832:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000836:	429e      	cmp	r6, r3
 8000838:	d90a      	bls.n	8000850 <__udivmoddi4+0x94>
 800083a:	eb1c 0303 	adds.w	r3, ip, r3
 800083e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000842:	f080 80fa 	bcs.w	8000a3a <__udivmoddi4+0x27e>
 8000846:	429e      	cmp	r6, r3
 8000848:	f240 80f7 	bls.w	8000a3a <__udivmoddi4+0x27e>
 800084c:	4463      	add	r3, ip
 800084e:	3802      	subs	r0, #2
 8000850:	2100      	movs	r1, #0
 8000852:	1b9b      	subs	r3, r3, r6
 8000854:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000858:	b11d      	cbz	r5, 8000862 <__udivmoddi4+0xa6>
 800085a:	40d3      	lsrs	r3, r2
 800085c:	2200      	movs	r2, #0
 800085e:	e9c5 3200 	strd	r3, r2, [r5]
 8000862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000866:	428b      	cmp	r3, r1
 8000868:	d905      	bls.n	8000876 <__udivmoddi4+0xba>
 800086a:	b10d      	cbz	r5, 8000870 <__udivmoddi4+0xb4>
 800086c:	e9c5 0100 	strd	r0, r1, [r5]
 8000870:	2100      	movs	r1, #0
 8000872:	4608      	mov	r0, r1
 8000874:	e7f5      	b.n	8000862 <__udivmoddi4+0xa6>
 8000876:	fab3 f183 	clz	r1, r3
 800087a:	2900      	cmp	r1, #0
 800087c:	d146      	bne.n	800090c <__udivmoddi4+0x150>
 800087e:	42a3      	cmp	r3, r4
 8000880:	d302      	bcc.n	8000888 <__udivmoddi4+0xcc>
 8000882:	4290      	cmp	r0, r2
 8000884:	f0c0 80ee 	bcc.w	8000a64 <__udivmoddi4+0x2a8>
 8000888:	1a86      	subs	r6, r0, r2
 800088a:	eb64 0303 	sbc.w	r3, r4, r3
 800088e:	2001      	movs	r0, #1
 8000890:	2d00      	cmp	r5, #0
 8000892:	d0e6      	beq.n	8000862 <__udivmoddi4+0xa6>
 8000894:	e9c5 6300 	strd	r6, r3, [r5]
 8000898:	e7e3      	b.n	8000862 <__udivmoddi4+0xa6>
 800089a:	2a00      	cmp	r2, #0
 800089c:	f040 808f 	bne.w	80009be <__udivmoddi4+0x202>
 80008a0:	eba1 040c 	sub.w	r4, r1, ip
 80008a4:	2101      	movs	r1, #1
 80008a6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008aa:	fa1f f78c 	uxth.w	r7, ip
 80008ae:	fbb4 f6f8 	udiv	r6, r4, r8
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	fb07 f006 	mul.w	r0, r7, r6
 80008ba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008c2:	4298      	cmp	r0, r3
 80008c4:	d908      	bls.n	80008d8 <__udivmoddi4+0x11c>
 80008c6:	eb1c 0303 	adds.w	r3, ip, r3
 80008ca:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80008ce:	d202      	bcs.n	80008d6 <__udivmoddi4+0x11a>
 80008d0:	4298      	cmp	r0, r3
 80008d2:	f200 80cb 	bhi.w	8000a6c <__udivmoddi4+0x2b0>
 80008d6:	4626      	mov	r6, r4
 80008d8:	1a1c      	subs	r4, r3, r0
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	fb00 f707 	mul.w	r7, r0, r7
 80008e6:	fa1f f38e 	uxth.w	r3, lr
 80008ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ee:	429f      	cmp	r7, r3
 80008f0:	d908      	bls.n	8000904 <__udivmoddi4+0x148>
 80008f2:	eb1c 0303 	adds.w	r3, ip, r3
 80008f6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80008fa:	d202      	bcs.n	8000902 <__udivmoddi4+0x146>
 80008fc:	429f      	cmp	r7, r3
 80008fe:	f200 80ae 	bhi.w	8000a5e <__udivmoddi4+0x2a2>
 8000902:	4620      	mov	r0, r4
 8000904:	1bdb      	subs	r3, r3, r7
 8000906:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800090a:	e7a5      	b.n	8000858 <__udivmoddi4+0x9c>
 800090c:	f1c1 0720 	rsb	r7, r1, #32
 8000910:	408b      	lsls	r3, r1
 8000912:	fa22 fc07 	lsr.w	ip, r2, r7
 8000916:	ea4c 0c03 	orr.w	ip, ip, r3
 800091a:	fa24 f607 	lsr.w	r6, r4, r7
 800091e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000922:	fbb6 f8f9 	udiv	r8, r6, r9
 8000926:	fa1f fe8c 	uxth.w	lr, ip
 800092a:	fb09 6618 	mls	r6, r9, r8, r6
 800092e:	fa20 f307 	lsr.w	r3, r0, r7
 8000932:	408c      	lsls	r4, r1
 8000934:	fa00 fa01 	lsl.w	sl, r0, r1
 8000938:	fb08 f00e 	mul.w	r0, r8, lr
 800093c:	431c      	orrs	r4, r3
 800093e:	0c23      	lsrs	r3, r4, #16
 8000940:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000944:	4298      	cmp	r0, r3
 8000946:	fa02 f201 	lsl.w	r2, r2, r1
 800094a:	d90a      	bls.n	8000962 <__udivmoddi4+0x1a6>
 800094c:	eb1c 0303 	adds.w	r3, ip, r3
 8000950:	f108 36ff 	add.w	r6, r8, #4294967295	@ 0xffffffff
 8000954:	f080 8081 	bcs.w	8000a5a <__udivmoddi4+0x29e>
 8000958:	4298      	cmp	r0, r3
 800095a:	d97e      	bls.n	8000a5a <__udivmoddi4+0x29e>
 800095c:	f1a8 0802 	sub.w	r8, r8, #2
 8000960:	4463      	add	r3, ip
 8000962:	1a1e      	subs	r6, r3, r0
 8000964:	fbb6 f3f9 	udiv	r3, r6, r9
 8000968:	fb09 6613 	mls	r6, r9, r3, r6
 800096c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000970:	b2a4      	uxth	r4, r4
 8000972:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000976:	45a6      	cmp	lr, r4
 8000978:	d908      	bls.n	800098c <__udivmoddi4+0x1d0>
 800097a:	eb1c 0404 	adds.w	r4, ip, r4
 800097e:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000982:	d266      	bcs.n	8000a52 <__udivmoddi4+0x296>
 8000984:	45a6      	cmp	lr, r4
 8000986:	d964      	bls.n	8000a52 <__udivmoddi4+0x296>
 8000988:	3b02      	subs	r3, #2
 800098a:	4464      	add	r4, ip
 800098c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000990:	fba0 8302 	umull	r8, r3, r0, r2
 8000994:	eba4 040e 	sub.w	r4, r4, lr
 8000998:	429c      	cmp	r4, r3
 800099a:	46c6      	mov	lr, r8
 800099c:	461e      	mov	r6, r3
 800099e:	d350      	bcc.n	8000a42 <__udivmoddi4+0x286>
 80009a0:	d04d      	beq.n	8000a3e <__udivmoddi4+0x282>
 80009a2:	b155      	cbz	r5, 80009ba <__udivmoddi4+0x1fe>
 80009a4:	ebba 030e 	subs.w	r3, sl, lr
 80009a8:	eb64 0406 	sbc.w	r4, r4, r6
 80009ac:	fa04 f707 	lsl.w	r7, r4, r7
 80009b0:	40cb      	lsrs	r3, r1
 80009b2:	431f      	orrs	r7, r3
 80009b4:	40cc      	lsrs	r4, r1
 80009b6:	e9c5 7400 	strd	r7, r4, [r5]
 80009ba:	2100      	movs	r1, #0
 80009bc:	e751      	b.n	8000862 <__udivmoddi4+0xa6>
 80009be:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c2:	f1c2 0320 	rsb	r3, r2, #32
 80009c6:	40d9      	lsrs	r1, r3
 80009c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009cc:	fa20 f303 	lsr.w	r3, r0, r3
 80009d0:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d4:	fbb1 f0f8 	udiv	r0, r1, r8
 80009d8:	fb08 1110 	mls	r1, r8, r0, r1
 80009dc:	4094      	lsls	r4, r2
 80009de:	431c      	orrs	r4, r3
 80009e0:	fa1f f78c 	uxth.w	r7, ip
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x248>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29a>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29a>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0a:	fb08 3311 	mls	r3, r8, r1, r3
 8000a0e:	b2a4      	uxth	r4, r4
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x272>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x292>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x292>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e73b      	b.n	80008ae <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f2      	b.n	8000820 <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e708      	b.n	8000850 <__udivmoddi4+0x94>
 8000a3e:	45c2      	cmp	sl, r8
 8000a40:	d2af      	bcs.n	80009a2 <__udivmoddi4+0x1e6>
 8000a42:	ebb8 0e02 	subs.w	lr, r8, r2
 8000a46:	eb63 060c 	sbc.w	r6, r3, ip
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a9      	b.n	80009a2 <__udivmoddi4+0x1e6>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x272>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e79a      	b.n	800098c <__udivmoddi4+0x1d0>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x248>
 8000a5a:	46b0      	mov	r8, r6
 8000a5c:	e781      	b.n	8000962 <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74f      	b.n	8000904 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e711      	b.n	8000890 <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e732      	b.n	80008d8 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <set_speed>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_speed(unsigned short dc_right, unsigned short dc_left) {
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	80fb      	strh	r3, [r7, #6]
 8000a84:	4613      	mov	r3, r2
 8000a86:	80bb      	strh	r3, [r7, #4]
	DC_RIGHT = dc_right;
 8000a88:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab4 <set_speed+0x3c>)
 8000a8a:	88fb      	ldrh	r3, [r7, #6]
 8000a8c:	8013      	strh	r3, [r2, #0]
	DC_LEFT = dc_left;
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab8 <set_speed+0x40>)
 8000a90:	88bb      	ldrh	r3, [r7, #4]
 8000a92:	8013      	strh	r3, [r2, #0]
	TIM2->CCR3 = DC_LEFT;
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <set_speed+0x40>)
 8000a96:	881a      	ldrh	r2, [r3, #0]
 8000a98:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a9c:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM2->CCR4 = DC_RIGHT;
 8000a9e:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <set_speed+0x3c>)
 8000aa0:	881a      	ldrh	r2, [r3, #0]
 8000aa2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aa6:	641a      	str	r2, [r3, #64]	@ 0x40

}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	20000140 	.word	0x20000140
 8000ab8:	20000142 	.word	0x20000142

08000abc <turn_direction>:

void turn_direction() {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	if (movement_direction == FORWARD) {
 8000ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b30 <turn_direction+0x74>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d10e      	bne.n	8000ae6 <turn_direction+0x2a>
		GPIOB->BSRR = (1 << 13);
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b34 <turn_direction+0x78>)
 8000aca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ace:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR = (1 << 12);
 8000ad0:	4b18      	ldr	r3, [pc, #96]	@ (8000b34 <turn_direction+0x78>)
 8000ad2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ad6:	619a      	str	r2, [r3, #24]
		movement_direction = BACKWARDS;
 8000ad8:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <turn_direction+0x74>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	701a      	strb	r2, [r3, #0]
		MAX_DC = 0;
 8000ade:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <turn_direction+0x7c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	801a      	strh	r2, [r3, #0]
		GPIOB->BSRR = (1 << 13) << 16;
		GPIOB->BSRR = (1 << 12) << 16;
		movement_direction = FORWARD;
		MAX_DC=100;
	}
}
 8000ae4:	e021      	b.n	8000b2a <turn_direction+0x6e>
	} else if (movement_direction == BACKWARDS) {
 8000ae6:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <turn_direction+0x74>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d10b      	bne.n	8000b06 <turn_direction+0x4a>
		set_speed(MAX_DC, MAX_DC);
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <turn_direction+0x7c>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	4a11      	ldr	r2, [pc, #68]	@ (8000b38 <turn_direction+0x7c>)
 8000af4:	8812      	ldrh	r2, [r2, #0]
 8000af6:	4611      	mov	r1, r2
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ffbd 	bl	8000a78 <set_speed>
		movement_direction = STOPPED;
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <turn_direction+0x74>)
 8000b00:	2202      	movs	r2, #2
 8000b02:	701a      	strb	r2, [r3, #0]
}
 8000b04:	e011      	b.n	8000b2a <turn_direction+0x6e>
	} else if (movement_direction == STOPPED) {
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <turn_direction+0x74>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	d10d      	bne.n	8000b2a <turn_direction+0x6e>
		GPIOB->BSRR = (1 << 13) << 16;
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <turn_direction+0x78>)
 8000b10:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000b14:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR = (1 << 12) << 16;
 8000b16:	4b07      	ldr	r3, [pc, #28]	@ (8000b34 <turn_direction+0x78>)
 8000b18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b1c:	619a      	str	r2, [r3, #24]
		movement_direction = FORWARD;
 8000b1e:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <turn_direction+0x74>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
		MAX_DC=100;
 8000b24:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <turn_direction+0x7c>)
 8000b26:	2264      	movs	r2, #100	@ 0x64
 8000b28:	801a      	strh	r2, [r3, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000152 	.word	0x20000152
 8000b34:	40020400 	.word	0x40020400
 8000b38:	20000000 	.word	0x20000000

08000b3c <setup_wheels>:
void setup_wheels() {
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

	GPIOB->MODER |= (1 << (11 * 2 + 1));
 8000b40:	4b25      	ldr	r3, [pc, #148]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a24      	ldr	r2, [pc, #144]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b4a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1 << 11 * 2);
 8000b4c:	4b22      	ldr	r3, [pc, #136]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a21      	ldr	r2, [pc, #132]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b52:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000b56:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(0xF << 12);
 8000b58:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5c:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000b62:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1 << 12);
 8000b64:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b68:	4a1b      	ldr	r2, [pc, #108]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b6a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b6e:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->MODER |= (1 << (10 * 2 + 1));  // Poner bit 21 en 1
 8000b70:	4b19      	ldr	r3, [pc, #100]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a18      	ldr	r2, [pc, #96]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b76:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b7a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1 << (10 * 2));    // Poner bit 20 en 0
 8000b7c:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a15      	ldr	r2, [pc, #84]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b82:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000b86:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(0xF << 8);
 8000b88:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8c:	4a12      	ldr	r2, [pc, #72]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b8e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000b92:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1 << 8);
 8000b94:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <setup_wheels+0x9c>)
 8000b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9e:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->MODER &= ~(1 << (13 * 2 + 1));
 8000ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <setup_wheels+0x9c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd8 <setup_wheels+0x9c>)
 8000ba6:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000baa:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1 << 13 * 2);
 8000bac:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <setup_wheels+0x9c>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a09      	ldr	r2, [pc, #36]	@ (8000bd8 <setup_wheels+0x9c>)
 8000bb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000bb6:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(1 << (12 * 2 + 1));
 8000bb8:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <setup_wheels+0x9c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a06      	ldr	r2, [pc, #24]	@ (8000bd8 <setup_wheels+0x9c>)
 8000bbe:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000bc2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1 << 12 * 2);
 8000bc4:	4b04      	ldr	r3, [pc, #16]	@ (8000bd8 <setup_wheels+0x9c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a03      	ldr	r2, [pc, #12]	@ (8000bd8 <setup_wheels+0x9c>)
 8000bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bce:	6013      	str	r3, [r2, #0]

}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	40020400 	.word	0x40020400

08000bdc <setup_pwm>:

void setup_pwm() {
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

	TIM2->CR1 = 0x0080; // ARPE = 1 -> Is PWM; CEN = 0; Counter OFF
 8000be0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	601a      	str	r2, [r3, #0]
	TIM2->CR2 = 0x0000; // Always 0 in this course
 8000be8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bec:	2200      	movs	r2, #0
 8000bee:	605a      	str	r2, [r3, #4]
	TIM2->SMCR = 0x0000; // Always 0 in this course
 8000bf0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
	TIM2->PSC = 32000; // Pre-scaler=32000 -> f_counter=32000000/32000 = 1000 steps/second
 8000bf8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000bfc:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000c00:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->CNT = 0; // Initialize counter to 0
 8000c02:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c06:	2200      	movs	r2, #0
 8000c08:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->ARR = 99;   // 100 niveles (0-99) -> 100 Hz PWM con 1% de resolución
 8000c0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c0e:	2263      	movs	r2, #99	@ 0x63
 8000c10:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->CCR3 = MAX_DC;  // 50% duty cycle
 8000c12:	4b18      	ldr	r3, [pc, #96]	@ (8000c74 <setup_pwm+0x98>)
 8000c14:	881a      	ldrh	r2, [r3, #0]
 8000c16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c1a:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM2->CCR4 = MAX_DC;
 8000c1c:	4b15      	ldr	r3, [pc, #84]	@ (8000c74 <setup_pwm+0x98>)
 8000c1e:	881a      	ldrh	r2, [r3, #0]
 8000c20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c24:	641a      	str	r2, [r3, #64]	@ 0x40
	TIM2->DIER = 0x0000; // No IRQ when counting is finished -> CCyIE = 0
 8000c26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
	// Output mode
	TIM2->CCMR2 = 0x6868; // CCyS = 0 (TOC, PWM)
 8000c2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c32:	f646 0268 	movw	r2, #26728	@ 0x6868
 8000c36:	61da      	str	r2, [r3, #28]
	// OCyM = 110 (PWM starting in 1)
	// OCyPE = 1 (with preload)
	TIM2->CCER = 0x1100; // CCyP = 0 (always in PWM)
 8000c38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c3c:	f44f 5288 	mov.w	r2, #4352	@ 0x1100
 8000c40:	621a      	str	r2, [r3, #32]
	// CCyE = 1 (hardware output activated)
	// Counter enabling
	TIM2->EGR |= 0x0001; // UG = 1 -> Generate update event
 8000c42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c46:	695b      	ldr	r3, [r3, #20]
 8000c48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6153      	str	r3, [r2, #20]
	TIM2->CR1 |= 0x0001; // CEN = 1 -> Start counter
 8000c52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6013      	str	r3, [r2, #0]
	TIM2->SR = 0; // Counter flags cleared
 8000c62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000000 	.word	0x20000000

08000c78 <BUZZ>:
//		 GPIOB -> BSRR = (1<<8)<<16;
//		 	 estado = false;
//	 }
//}

void BUZZ() {
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
	if (close) {
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <BUZZ+0x44>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d003      	beq.n	8000c8c <BUZZ+0x14>
//			 TOGGLE_3V();
		TIM4->CCMR2 = 0x0030;
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <BUZZ+0x48>)
 8000c86:	2230      	movs	r2, #48	@ 0x30
 8000c88:	61da      	str	r2, [r3, #28]
 8000c8a:	e00a      	b.n	8000ca2 <BUZZ+0x2a>
//		set_speed(50, 50);

	} else if (too_close) {
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <BUZZ+0x4c>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d003      	beq.n	8000c9c <BUZZ+0x24>
//			  GPIOB -> BSRR = (1<<8);
		TIM4->CCMR2 = 0x0050;
 8000c94:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <BUZZ+0x48>)
 8000c96:	2250      	movs	r2, #80	@ 0x50
 8000c98:	61da      	str	r2, [r3, #28]
 8000c9a:	e002      	b.n	8000ca2 <BUZZ+0x2a>
//		set_speed(20, 20);

	} else {
//			  GPIOB -> BSRR = (1<<8)<<16;
		TIM4->CCMR2 = 0x0040;
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <BUZZ+0x48>)
 8000c9e:	2240      	movs	r2, #64	@ 0x40
 8000ca0:	61da      	str	r2, [r3, #28]
//		set_speed(100, 100);

	}
	TIM2->EGR |= 0x0001; // Generate update event
 8000ca2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ca6:	695b      	ldr	r3, [r3, #20]
 8000ca8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	6153      	str	r3, [r2, #20]
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000150 	.word	0x20000150
 8000cc0:	40000800 	.word	0x40000800
 8000cc4:	20000151 	.word	0x20000151

08000cc8 <MEASSURE>:

void MEASSURE() {
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

	if (((distance_u1 / 2) < 5 && distance_u1 != 0)
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <MEASSURE+0x78>)
 8000cce:	881b      	ldrh	r3, [r3, #0]
 8000cd0:	2b09      	cmp	r3, #9
 8000cd2:	d803      	bhi.n	8000cdc <MEASSURE+0x14>
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <MEASSURE+0x78>)
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d107      	bne.n	8000cec <MEASSURE+0x24>
			|| ((distance_u2 / 2) < 5 && distance_u2 != 0)) {
 8000cdc:	4b19      	ldr	r3, [pc, #100]	@ (8000d44 <MEASSURE+0x7c>)
 8000cde:	881b      	ldrh	r3, [r3, #0]
 8000ce0:	2b09      	cmp	r3, #9
 8000ce2:	d80a      	bhi.n	8000cfa <MEASSURE+0x32>
 8000ce4:	4b17      	ldr	r3, [pc, #92]	@ (8000d44 <MEASSURE+0x7c>)
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d006      	beq.n	8000cfa <MEASSURE+0x32>
		close = false;
 8000cec:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <MEASSURE+0x80>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	701a      	strb	r2, [r3, #0]
		too_close = true;
 8000cf2:	4b16      	ldr	r3, [pc, #88]	@ (8000d4c <MEASSURE+0x84>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e01d      	b.n	8000d36 <MEASSURE+0x6e>
	} else if (((distance_u2 / 2) > 5 && (distance_u2 / 2) < 30)
 8000cfa:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <MEASSURE+0x7c>)
 8000cfc:	881b      	ldrh	r3, [r3, #0]
 8000cfe:	2b0b      	cmp	r3, #11
 8000d00:	d903      	bls.n	8000d0a <MEASSURE+0x42>
 8000d02:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <MEASSURE+0x7c>)
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	2b3b      	cmp	r3, #59	@ 0x3b
 8000d08:	d907      	bls.n	8000d1a <MEASSURE+0x52>
			|| ((distance_u1 / 2) > 5 && (distance_u1 / 2) < 30)) {
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <MEASSURE+0x78>)
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	2b0b      	cmp	r3, #11
 8000d10:	d90a      	bls.n	8000d28 <MEASSURE+0x60>
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <MEASSURE+0x78>)
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	2b3b      	cmp	r3, #59	@ 0x3b
 8000d18:	d806      	bhi.n	8000d28 <MEASSURE+0x60>
		close = true;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <MEASSURE+0x80>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	701a      	strb	r2, [r3, #0]
		too_close = false;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <MEASSURE+0x84>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e006      	b.n	8000d36 <MEASSURE+0x6e>
	} else {
		close = false;
 8000d28:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <MEASSURE+0x80>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
		too_close = false;
 8000d2e:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <MEASSURE+0x84>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]
	}
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000148 	.word	0x20000148
 8000d44:	2000014e 	.word	0x2000014e
 8000d48:	20000150 	.word	0x20000150
 8000d4c:	20000151 	.word	0x20000151

08000d50 <START_COUNTER_3>:

void START_COUNTER_3() {
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
	// Enabling the counter
	// Clear all flags

	TIM3->SR = 0;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <START_COUNTER_3+0x38>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]
	TIM3->EGR |= (1 << 0);		// UG = 1 -> Update event
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <START_COUNTER_3+0x38>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d88 <START_COUNTER_3+0x38>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= 0x0001;		// CEN = 1 -> Starting CNT
 8000d66:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <START_COUNTER_3+0x38>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a07      	ldr	r2, [pc, #28]	@ (8000d88 <START_COUNTER_3+0x38>)
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	6013      	str	r3, [r2, #0]

	// Enabling IRQ source for TIM3 in NVIC (position 29)
	NVIC->ISER[0] |= (1 << 29);
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <START_COUNTER_3+0x3c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a05      	ldr	r2, [pc, #20]	@ (8000d8c <START_COUNTER_3+0x3c>)
 8000d78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d7c:	6013      	str	r3, [r2, #0]

}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bc80      	pop	{r7}
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40000400 	.word	0x40000400
 8000d8c:	e000e100 	.word	0xe000e100

08000d90 <START_COUNTER_2>:

void START_COUNTER_2() {
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
	// Enabling the counter
	TIM4->SR = 0;
 8000d94:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <START_COUNTER_2+0x2c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
	//	TIM2->EGR |= (1<<0);		// UG = 1 -> Update event
	TIM4->CR1 |= 0x0001;		// CEN = 1 -> Starting CNT
 8000d9a:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <START_COUNTER_2+0x2c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a07      	ldr	r2, [pc, #28]	@ (8000dbc <START_COUNTER_2+0x2c>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6013      	str	r3, [r2, #0]

	// Enabling IRQ source for TIM3 in NVIC (position 29)
	NVIC->ISER[0] |= (1 << 30);
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <START_COUNTER_2+0x30>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a05      	ldr	r2, [pc, #20]	@ (8000dc0 <START_COUNTER_2+0x30>)
 8000dac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000db0:	6013      	str	r3, [r2, #0]

}
 8000db2:	bf00      	nop
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40000800 	.word	0x40000800
 8000dc0:	e000e100 	.word	0xe000e100
 8000dc4:	00000000 	.word	0x00000000

08000dc8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0

//	Channel 2
	if ((TIM3->SR & (1 << 2)) != 0) {
 8000dcc:	4b42      	ldr	r3, [pc, #264]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	f003 0304 	and.w	r3, r3, #4
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d02e      	beq.n	8000e36 <TIM3_IRQHandler+0x6e>
		// If rising edge
		if ((GPIOC->IDR & 0x80) != 0) {
 8000dd8:	4b40      	ldr	r3, [pc, #256]	@ (8000edc <TIM3_IRQHandler+0x114>)
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d005      	beq.n	8000df0 <TIM3_IRQHandler+0x28>
			relative_init_u1 = TIM3->CCR2;
 8000de4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000de8:	b29a      	uxth	r2, r3
 8000dea:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee0 <TIM3_IRQHandler+0x118>)
 8000dec:	801a      	strh	r2, [r3, #0]
 8000dee:	e01c      	b.n	8000e2a <TIM3_IRQHandler+0x62>
		} else {
			pulse_time_u1 = TIM3->CCR2 - relative_init_u1;
 8000df0:	4b39      	ldr	r3, [pc, #228]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee0 <TIM3_IRQHandler+0x118>)
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	b29a      	uxth	r2, r3
 8000dfe:	4b39      	ldr	r3, [pc, #228]	@ (8000ee4 <TIM3_IRQHandler+0x11c>)
 8000e00:	801a      	strh	r2, [r3, #0]
			distance_u1 = 0.034 * pulse_time_u1;
 8000e02:	4b38      	ldr	r3, [pc, #224]	@ (8000ee4 <TIM3_IRQHandler+0x11c>)
 8000e04:	881b      	ldrh	r3, [r3, #0]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fc36 	bl	8000678 <__aeabi_i2d>
 8000e0c:	a330      	add	r3, pc, #192	@ (adr r3, 8000ed0 <TIM3_IRQHandler+0x108>)
 8000e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e12:	f7ff f9b5 	bl	8000180 <__aeabi_dmul>
 8000e16:	4602      	mov	r2, r0
 8000e18:	460b      	mov	r3, r1
 8000e1a:	4610      	mov	r0, r2
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	f7ff fc95 	bl	800074c <__aeabi_d2uiz>
 8000e22:	4603      	mov	r3, r0
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	4b30      	ldr	r3, [pc, #192]	@ (8000ee8 <TIM3_IRQHandler+0x120>)
 8000e28:	801a      	strh	r2, [r3, #0]
		}

		TIM3->SR &= ~(0x0004);
 8000e2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e2c:	691b      	ldr	r3, [r3, #16]
 8000e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e30:	f023 0304 	bic.w	r3, r3, #4
 8000e34:	6113      	str	r3, [r2, #16]
	}

// CHANNEL 4
	if ((TIM3->SR & (1 << 4)) != 0) {
 8000e36:	4b28      	ldr	r3, [pc, #160]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e38:	691b      	ldr	r3, [r3, #16]
 8000e3a:	f003 0310 	and.w	r3, r3, #16
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d02e      	beq.n	8000ea0 <TIM3_IRQHandler+0xd8>
		// If rising edge
		if ((GPIOC->IDR & 0x200) != 0) {
 8000e42:	4b26      	ldr	r3, [pc, #152]	@ (8000edc <TIM3_IRQHandler+0x114>)
 8000e44:	691b      	ldr	r3, [r3, #16]
 8000e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d005      	beq.n	8000e5a <TIM3_IRQHandler+0x92>
			relative_init_u2 = TIM3->CCR4;
 8000e4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e52:	b29a      	uxth	r2, r3
 8000e54:	4b25      	ldr	r3, [pc, #148]	@ (8000eec <TIM3_IRQHandler+0x124>)
 8000e56:	801a      	strh	r2, [r3, #0]
 8000e58:	e01c      	b.n	8000e94 <TIM3_IRQHandler+0xcc>
		} else {
			pulse_time_u2 = TIM3->CCR4 - relative_init_u2;
 8000e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	4b22      	ldr	r3, [pc, #136]	@ (8000eec <TIM3_IRQHandler+0x124>)
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	4b21      	ldr	r3, [pc, #132]	@ (8000ef0 <TIM3_IRQHandler+0x128>)
 8000e6a:	801a      	strh	r2, [r3, #0]
			distance_u2 = 0.034 * pulse_time_u2;
 8000e6c:	4b20      	ldr	r3, [pc, #128]	@ (8000ef0 <TIM3_IRQHandler+0x128>)
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff fc01 	bl	8000678 <__aeabi_i2d>
 8000e76:	a316      	add	r3, pc, #88	@ (adr r3, 8000ed0 <TIM3_IRQHandler+0x108>)
 8000e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e7c:	f7ff f980 	bl	8000180 <__aeabi_dmul>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	4610      	mov	r0, r2
 8000e86:	4619      	mov	r1, r3
 8000e88:	f7ff fc60 	bl	800074c <__aeabi_d2uiz>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	b29a      	uxth	r2, r3
 8000e90:	4b18      	ldr	r3, [pc, #96]	@ (8000ef4 <TIM3_IRQHandler+0x12c>)
 8000e92:	801a      	strh	r2, [r3, #0]
		}
		TIM3->SR &= ~(0x0010);
 8000e94:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e96:	691b      	ldr	r3, [r3, #16]
 8000e98:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000e9a:	f023 0310 	bic.w	r3, r3, #16
 8000e9e:	6113      	str	r3, [r2, #16]
	}

//  Channel 1
	if ((TIM3->SR & (1 << 1)) != 0) {
 8000ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000ea2:	691b      	ldr	r3, [r3, #16]
 8000ea4:	f003 0302 	and.w	r3, r3, #2
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00d      	beq.n	8000ec8 <TIM3_IRQHandler+0x100>
		GPIOC->BSRR = (1 << 6) << 16;
 8000eac:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <TIM3_IRQHandler+0x114>)
 8000eae:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000eb2:	619a      	str	r2, [r3, #24]
		GPIOC->BSRR = (1 << 8) << 16;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <TIM3_IRQHandler+0x114>)
 8000eb6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000eba:	619a      	str	r2, [r3, #24]

		TIM3->SR &= ~(0x0002);
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000ebe:	691b      	ldr	r3, [r3, #16]
 8000ec0:	4a05      	ldr	r2, [pc, #20]	@ (8000ed8 <TIM3_IRQHandler+0x110>)
 8000ec2:	f023 0302 	bic.w	r3, r3, #2
 8000ec6:	6113      	str	r3, [r2, #16]
	}
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	f3af 8000 	nop.w
 8000ed0:	b020c49c 	.word	0xb020c49c
 8000ed4:	3fa16872 	.word	0x3fa16872
 8000ed8:	40000400 	.word	0x40000400
 8000edc:	40020800 	.word	0x40020800
 8000ee0:	20000144 	.word	0x20000144
 8000ee4:	20000146 	.word	0x20000146
 8000ee8:	20000148 	.word	0x20000148
 8000eec:	2000014a 	.word	0x2000014a
 8000ef0:	2000014c 	.word	0x2000014c
 8000ef4:	2000014e 	.word	0x2000014e

08000ef8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

	if ((TIM4->SR & 0x0008) != 0) {
 8000efc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <TIM4_IRQHandler+0x38>)
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	f003 0308 	and.w	r3, r3, #8
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d010      	beq.n	8000f2a <TIM4_IRQHandler+0x32>
		BUZZ();
 8000f08:	f7ff feb6 	bl	8000c78 <BUZZ>

		GPIOC->BSRR = (1 << 6);
 8000f0c:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <TIM4_IRQHandler+0x3c>)
 8000f0e:	2240      	movs	r2, #64	@ 0x40
 8000f10:	619a      	str	r2, [r3, #24]
		GPIOC->BSRR = (1 << 8);
 8000f12:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <TIM4_IRQHandler+0x3c>)
 8000f14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f18:	619a      	str	r2, [r3, #24]

		START_COUNTER_3();
 8000f1a:	f7ff ff19 	bl	8000d50 <START_COUNTER_3>
		TIM4->SR &= ~(0x0008);
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <TIM4_IRQHandler+0x38>)
 8000f20:	691b      	ldr	r3, [r3, #16]
 8000f22:	4a03      	ldr	r2, [pc, #12]	@ (8000f30 <TIM4_IRQHandler+0x38>)
 8000f24:	f023 0308 	bic.w	r3, r3, #8
 8000f28:	6113      	str	r3, [r2, #16]
	}
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40000800 	.word	0x40000800
 8000f34:	40020800 	.word	0x40020800

08000f38 <INIT_TIM3>:

void INIT_TIM3() {
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
	// Internal clock selection: CR1, CR2, SMRC
	TIM3->CR1 = 0x0000; // ARPE = 0 -> Not periodic
 8000f3c:	4b16      	ldr	r3, [pc, #88]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
						// CEN = 0; Counter off
	//------------------------------------------
	// DO NOT TOUCH
	TIM3->CR2 = 0x0000; // Always 0x0000 in this subject
 8000f42:	4b15      	ldr	r3, [pc, #84]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
	TIM3->SMCR = 0x0000; // Always 0x0000 in this subject
 8000f48:	4b13      	ldr	r3, [pc, #76]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
	TIM3->ARR = 0xFFFF;   // Recommended value = FFFF
 8000f4e:	4b12      	ldr	r3, [pc, #72]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f54:	62da      	str	r2, [r3, #44]	@ 0x2c

	//-------------------------------------------
	// Setting up the counter functionality: PSC, CNT, ARR y CCRx
	TIM3->PSC = 31; // Preescaler=32 -> F_counter=32000000/32 = 1000000 steps/second
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f58:	221f      	movs	r2, #31
 8000f5a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->CNT = 0;	   // Initial value for CNT
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM3->CCR1 = 11;	//11 steps = 11us
 8000f62:	4b0d      	ldr	r3, [pc, #52]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f64:	220b      	movs	r2, #11
 8000f66:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR3 = 0xFFFF;
 8000f68:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
	// IRQ or no-IRQ selection: DIER
	// Usar el DIER para desenmascarar los canales
	// IRQ for channels 4,3,1
	TIM3->DIER = 0x0016;
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f72:	2216      	movs	r2, #22
 8000f74:	60da      	str	r2, [r3, #12]

	// Counter output mode
	TIM3->CCMR1 = 0x0100;
 8000f76:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f7c:	619a      	str	r2, [r3, #24]
	TIM3->CCMR2 = 0x0100;
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f84:	61da      	str	r2, [r3, #28]

	TIM3->CCER = 0xB0B0;
 8000f86:	4b04      	ldr	r3, [pc, #16]	@ (8000f98 <INIT_TIM3+0x60>)
 8000f88:	f24b 02b0 	movw	r2, #45232	@ 0xb0b0
 8000f8c:	621a      	str	r2, [r3, #32]

}
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40000400 	.word	0x40000400

08000f9c <INIT_TIM4>:

void INIT_TIM4() {
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

	// Internal clock selection: CR1, CR2, SMRC
	TIM4->CR1 = 0x0080; // ARPE = 1 it is periodic
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <INIT_TIM4+0x50>)
 8000fa2:	2280      	movs	r2, #128	@ 0x80
 8000fa4:	601a      	str	r2, [r3, #0]
						// CEN = 0; Counter off
	//------------------------------------------
	// DO NOT TOUCH
	TIM4->CR2 = 0x0000; // Always 0x0000 in this subject
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <INIT_TIM4+0x50>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	605a      	str	r2, [r3, #4]
	TIM4->SMCR = 0x0000; // Always 0x0000 in this subject
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <INIT_TIM4+0x50>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
	TIM4->ARR = 1000;   // Recommended value = FFFF
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <INIT_TIM4+0x50>)
 8000fb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fb8:	62da      	str	r2, [r3, #44]	@ 0x2c

	//-------------------------------------------
	// Setting up the counter functionality: PSC, CNT, ARR y CCRx
	TIM4->PSC = 3199; // Preescaler=3200 -> F_counter=32000000/3200 = 10000 steps/second
 8000fba:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <INIT_TIM4+0x50>)
 8000fbc:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8000fc0:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM4->CNT = 0;	   // Initial value for CNT
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <INIT_TIM4+0x50>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM4->CCR3 = 1000;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <INIT_TIM4+0x50>)
 8000fca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fce:	63da      	str	r2, [r3, #60]	@ 0x3c

	// IRQ or no-IRQ selection: DIER
	TIM4->DIER = 0x0008;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <INIT_TIM4+0x50>)
 8000fd2:	2208      	movs	r2, #8
 8000fd4:	60da      	str	r2, [r3, #12]
	TIM4->CCMR2 = 0x0000;
 8000fd6:	4b05      	ldr	r3, [pc, #20]	@ (8000fec <INIT_TIM4+0x50>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	61da      	str	r2, [r3, #28]
	TIM4->CCER = 0x0100;
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <INIT_TIM4+0x50>)
 8000fde:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fe2:	621a      	str	r2, [r3, #32]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	40000800 	.word	0x40000800

08000ff0 <INIT_3V_OUTPUT>:

void INIT_3V_OUTPUT() {
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	GPIOB->MODER |= (1 << (8 * 2 + 1));
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a0c      	ldr	r2, [pc, #48]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 8000ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ffe:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1 << (8 * 2));
 8001000:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a09      	ldr	r2, [pc, #36]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 8001006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800100a:	6013      	str	r3, [r2, #0]

	GPIOB->AFR[1] &= ~(0xF << (0)); // Limpiar completamente los bits de AF para PB8
 800100c:	4b07      	ldr	r3, [pc, #28]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 800100e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001010:	4a06      	ldr	r2, [pc, #24]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 8001012:	f023 030f 	bic.w	r3, r3, #15
 8001016:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (2 << (0));  // AF2 para TIM4_CH2 (revisa la hoja de datos)
 8001018:	4b04      	ldr	r3, [pc, #16]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 800101a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800101c:	4a03      	ldr	r2, [pc, #12]	@ (800102c <INIT_3V_OUTPUT+0x3c>)
 800101e:	f043 0302 	orr.w	r3, r3, #2
 8001022:	6253      	str	r3, [r2, #36]	@ 0x24

}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr
 800102c:	40020400 	.word	0x40020400

08001030 <INIT_TRIGG_ECHO>:

void INIT_TRIGG_ECHO() {
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	// PC6 as output for TIM3CH1 (DO)

	GPIOC->MODER &= ~(1 << (2 * 6 + 1)); // MODER = 01 (DO) for PC6
 8001034:	4b25      	ldr	r3, [pc, #148]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a24      	ldr	r2, [pc, #144]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800103a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800103e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1 << (2 * 6));
 8001040:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001046:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800104a:	6013      	str	r3, [r2, #0]

	// PC7 as output for TIM3CH2 (AF)
	GPIOC->MODER |= (1 << (2 * 7 + 1));
 800104c:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a1e      	ldr	r2, [pc, #120]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001056:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1 << (2 * 7));
 8001058:	4b1c      	ldr	r3, [pc, #112]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a1b      	ldr	r2, [pc, #108]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800105e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001062:	6013      	str	r3, [r2, #0]

	GPIOC->AFR[0] &= ~(0xF << (7 * 4)); // Limpiar completamente los bits de AF para PC7
 8001064:	4b19      	ldr	r3, [pc, #100]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001066:	6a1b      	ldr	r3, [r3, #32]
 8001068:	4a18      	ldr	r2, [pc, #96]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800106a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800106e:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |= (2 << (7 * 4)); // AF2 para TIM3_CH2 (revisa la hoja de datos)
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001072:	6a1b      	ldr	r3, [r3, #32]
 8001074:	4a15      	ldr	r2, [pc, #84]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001076:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800107a:	6213      	str	r3, [r2, #32]

	GPIOC->MODER &= ~(1 << (2 * 8 + 1)); // MODER = 01 (DO) for PC8
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a12      	ldr	r2, [pc, #72]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001082:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001086:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1 << (2 * 8));
 8001088:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a0f      	ldr	r2, [pc, #60]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800108e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001092:	6013      	str	r3, [r2, #0]

	// PC9 as output for TIM3CH4 (AF)
	GPIOC->MODER |= (1 << (2 * 9 + 1));
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0c      	ldr	r2, [pc, #48]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 800109a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800109e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1 << (2 * 9));
 80010a0:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a09      	ldr	r2, [pc, #36]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 80010a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010aa:	6013      	str	r3, [r2, #0]

	GPIOC->AFR[1] &= ~(0xF << (1 * 4)); // Limpiar completamente los bits de AF para PC9
 80010ac:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 80010ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b0:	4a06      	ldr	r2, [pc, #24]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 80010b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010b6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOC->AFR[1] |= (2 << (1 * 4)); // AF2 para TIM3_CH4 (revisa la hoja de datos)
 80010b8:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 80010ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010bc:	4a03      	ldr	r2, [pc, #12]	@ (80010cc <INIT_TRIGG_ECHO+0x9c>)
 80010be:	f043 0320 	orr.w	r3, r3, #32
 80010c2:	6253      	str	r3, [r2, #36]	@ 0x24

}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr
 80010cc:	40020800 	.word	0x40020800

080010d0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80010d4:	f000 fb59 	bl	800178a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80010d8:	f000 f822 	bl	8001120 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80010dc:	f000 f9b6 	bl	800144c <MX_GPIO_Init>
	MX_ADC_Init();
 80010e0:	f000 f86c 	bl	80011bc <MX_ADC_Init>
	MX_TS_Init();
 80010e4:	f000 f9ac 	bl	8001440 <MX_TS_Init>
	MX_TIM2_Init();
 80010e8:	f000 f8c2 	bl	8001270 <MX_TIM2_Init>
	MX_TIM3_Init();
 80010ec:	f000 f90c 	bl	8001308 <MX_TIM3_Init>
	MX_TIM4_Init();
 80010f0:	f000 f958 	bl	80013a4 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	INIT_TRIGG_ECHO();
 80010f4:	f7ff ff9c 	bl	8001030 <INIT_TRIGG_ECHO>
	INIT_3V_OUTPUT();
 80010f8:	f7ff ff7a 	bl	8000ff0 <INIT_3V_OUTPUT>
	INIT_TIM4();
 80010fc:	f7ff ff4e 	bl	8000f9c <INIT_TIM4>
	INIT_TIM3();
 8001100:	f7ff ff1a 	bl	8000f38 <INIT_TIM3>
	START_COUNTER_2();
 8001104:	f7ff fe44 	bl	8000d90 <START_COUNTER_2>
	setup_wheels();
 8001108:	f7ff fd18 	bl	8000b3c <setup_wheels>


	setup_pwm();
 800110c:	f7ff fd66 	bl	8000bdc <setup_pwm>

	turn_direction();
 8001110:	f7ff fcd4 	bl	8000abc <turn_direction>
	turn_direction();
 8001114:	f7ff fcd2 	bl	8000abc <turn_direction>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		MEASSURE();
 8001118:	f7ff fdd6 	bl	8000cc8 <MEASSURE>
 800111c:	e7fc      	b.n	8001118 <main+0x48>
	...

08001120 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b092      	sub	sp, #72	@ 0x48
 8001124:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	2234      	movs	r2, #52	@ 0x34
 800112c:	2100      	movs	r1, #0
 800112e:	4618      	mov	r0, r3
 8001130:	f002 f8d2 	bl	80032d8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001134:	463b      	mov	r3, r7
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
 8001140:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001142:	4b1d      	ldr	r3, [pc, #116]	@ (80011b8 <SystemClock_Config+0x98>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800114a:	4a1b      	ldr	r2, [pc, #108]	@ (80011b8 <SystemClock_Config+0x98>)
 800114c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001150:	6013      	str	r3, [r2, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001152:	2302      	movs	r3, #2
 8001154:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001156:	2301      	movs	r3, #1
 8001158:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800115a:	2310      	movs	r3, #16
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115e:	2302      	movs	r3, #2
 8001160:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001162:	2300      	movs	r3, #0
 8001164:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001166:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800116a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800116c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001170:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4618      	mov	r0, r3
 8001178:	f001 f888 	bl	800228c <HAL_RCC_OscConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0x66>
		Error_Handler();
 8001182:	f000 f9f1 	bl	8001568 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001186:	230f      	movs	r3, #15
 8001188:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118a:	2303      	movs	r3, #3
 800118c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800119a:	463b      	mov	r3, r7
 800119c:	2101      	movs	r1, #1
 800119e:	4618      	mov	r0, r3
 80011a0:	f001 fba4 	bl	80028ec <HAL_RCC_ClockConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0x8e>
		Error_Handler();
 80011aa:	f000 f9dd 	bl	8001568 <Error_Handler>
	}
}
 80011ae:	bf00      	nop
 80011b0:	3748      	adds	r7, #72	@ 0x48
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40007000 	.word	0x40007000

080011bc <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 80011cc:	4b26      	ldr	r3, [pc, #152]	@ (8001268 <MX_ADC_Init+0xac>)
 80011ce:	4a27      	ldr	r2, [pc, #156]	@ (800126c <MX_ADC_Init+0xb0>)
 80011d0:	601a      	str	r2, [r3, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011d2:	4b25      	ldr	r3, [pc, #148]	@ (8001268 <MX_ADC_Init+0xac>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80011d8:	4b23      	ldr	r3, [pc, #140]	@ (8001268 <MX_ADC_Init+0xac>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011de:	4b22      	ldr	r3, [pc, #136]	@ (8001268 <MX_ADC_Init+0xac>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e4:	4b20      	ldr	r3, [pc, #128]	@ (8001268 <MX_ADC_Init+0xac>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	611a      	str	r2, [r3, #16]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001268 <MX_ADC_Init+0xac>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	615a      	str	r2, [r3, #20]
	hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80011f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001268 <MX_ADC_Init+0xac>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80011f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <MX_ADC_Init+0xac>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80011fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001268 <MX_ADC_Init+0xac>)
 80011fe:	2200      	movs	r2, #0
 8001200:	621a      	str	r2, [r3, #32]
	hadc.Init.ContinuousConvMode = DISABLE;
 8001202:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <MX_ADC_Init+0xac>)
 8001204:	2200      	movs	r2, #0
 8001206:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc.Init.NbrOfConversion = 1;
 800120a:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <MX_ADC_Init+0xac>)
 800120c:	2201      	movs	r2, #1
 800120e:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001210:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <MX_ADC_Init+0xac>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8001218:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <MX_ADC_Init+0xac>)
 800121a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800121e:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001220:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <MX_ADC_Init+0xac>)
 8001222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001226:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001228:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <MX_ADC_Init+0xac>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8001230:	480d      	ldr	r0, [pc, #52]	@ (8001268 <MX_ADC_Init+0xac>)
 8001232:	f000 fb19 	bl	8001868 <HAL_ADC_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC_Init+0x84>
		Error_Handler();
 800123c:	f000 f994 	bl	8001568 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001240:	2304      	movs	r3, #4
 8001242:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001244:	2301      	movs	r3, #1
 8001246:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	4619      	mov	r1, r3
 8001250:	4805      	ldr	r0, [pc, #20]	@ (8001268 <MX_ADC_Init+0xac>)
 8001252:	f000 fc4f 	bl	8001af4 <HAL_ADC_ConfigChannel>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_ADC_Init+0xa4>
		Error_Handler();
 800125c:	f000 f984 	bl	8001568 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	2000002c 	.word	0x2000002c
 800126c:	40012400 	.word	0x40012400

08001270 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001284:	463b      	mov	r3, r7
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800128c:	4b1d      	ldr	r3, [pc, #116]	@ (8001304 <MX_TIM2_Init+0x94>)
 800128e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001292:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001294:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <MX_TIM2_Init+0x94>)
 8001296:	2200      	movs	r2, #0
 8001298:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800129a:	4b1a      	ldr	r3, [pc, #104]	@ (8001304 <MX_TIM2_Init+0x94>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 80012a0:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012a6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a8:	4b16      	ldr	r3, [pc, #88]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ae:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80012b4:	4813      	ldr	r0, [pc, #76]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012b6:	f001 fdad 	bl	8002e14 <HAL_TIM_Base_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM2_Init+0x54>
		Error_Handler();
 80012c0:	f000 f952 	bl	8001568 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80012ca:	f107 0308 	add.w	r3, r7, #8
 80012ce:	4619      	mov	r1, r3
 80012d0:	480c      	ldr	r0, [pc, #48]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012d2:	f001 fdde 	bl	8002e92 <HAL_TIM_ConfigClockSource>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_TIM2_Init+0x70>
		Error_Handler();
 80012dc:	f000 f944 	bl	8001568 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e0:	2300      	movs	r3, #0
 80012e2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80012e8:	463b      	mov	r3, r7
 80012ea:	4619      	mov	r1, r3
 80012ec:	4805      	ldr	r0, [pc, #20]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012ee:	f001 ff95 	bl	800321c <HAL_TIMEx_MasterConfigSynchronization>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 80012f8:	f000 f936 	bl	8001568 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000080 	.word	0x20000080

08001308 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800131c:	463b      	mov	r3, r7
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001324:	4b1d      	ldr	r3, [pc, #116]	@ (800139c <MX_TIM3_Init+0x94>)
 8001326:	4a1e      	ldr	r2, [pc, #120]	@ (80013a0 <MX_TIM3_Init+0x98>)
 8001328:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800132a:	4b1c      	ldr	r3, [pc, #112]	@ (800139c <MX_TIM3_Init+0x94>)
 800132c:	2200      	movs	r2, #0
 800132e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001330:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <MX_TIM3_Init+0x94>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001336:	4b19      	ldr	r3, [pc, #100]	@ (800139c <MX_TIM3_Init+0x94>)
 8001338:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800133c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <MX_TIM3_Init+0x94>)
 8001340:	2200      	movs	r2, #0
 8001342:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001344:	4b15      	ldr	r3, [pc, #84]	@ (800139c <MX_TIM3_Init+0x94>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800134a:	4814      	ldr	r0, [pc, #80]	@ (800139c <MX_TIM3_Init+0x94>)
 800134c:	f001 fd62 	bl	8002e14 <HAL_TIM_Base_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_TIM3_Init+0x52>
		Error_Handler();
 8001356:	f000 f907 	bl	8001568 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800135a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001360:	f107 0308 	add.w	r3, r7, #8
 8001364:	4619      	mov	r1, r3
 8001366:	480d      	ldr	r0, [pc, #52]	@ (800139c <MX_TIM3_Init+0x94>)
 8001368:	f001 fd93 	bl	8002e92 <HAL_TIM_ConfigClockSource>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001372:	f000 f8f9 	bl	8001568 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800137e:	463b      	mov	r3, r7
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	@ (800139c <MX_TIM3_Init+0x94>)
 8001384:	f001 ff4a 	bl	800321c <HAL_TIMEx_MasterConfigSynchronization>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 800138e:	f000 f8eb 	bl	8001568 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200000c0 	.word	0x200000c0
 80013a0:	40000400 	.word	0x40000400

080013a4 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80013b8:	463b      	mov	r3, r7
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80013c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013c2:	4a1e      	ldr	r2, [pc, #120]	@ (800143c <MX_TIM4_Init+0x98>)
 80013c4:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 80013d2:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013d8:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013da:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e0:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 80013e6:	4814      	ldr	r0, [pc, #80]	@ (8001438 <MX_TIM4_Init+0x94>)
 80013e8:	f001 fd14 	bl	8002e14 <HAL_TIM_Base_Init>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM4_Init+0x52>
		Error_Handler();
 80013f2:	f000 f8b9 	bl	8001568 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013fa:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80013fc:	f107 0308 	add.w	r3, r7, #8
 8001400:	4619      	mov	r1, r3
 8001402:	480d      	ldr	r0, [pc, #52]	@ (8001438 <MX_TIM4_Init+0x94>)
 8001404:	f001 fd45 	bl	8002e92 <HAL_TIM_ConfigClockSource>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM4_Init+0x6e>
		Error_Handler();
 800140e:	f000 f8ab 	bl	8001568 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001412:	2300      	movs	r3, #0
 8001414:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800141a:	463b      	mov	r3, r7
 800141c:	4619      	mov	r1, r3
 800141e:	4806      	ldr	r0, [pc, #24]	@ (8001438 <MX_TIM4_Init+0x94>)
 8001420:	f001 fefc 	bl	800321c <HAL_TIMEx_MasterConfigSynchronization>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 800142a:	f000 f89d 	bl	8001568 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000100 	.word	0x20000100
 800143c:	40000800 	.word	0x40000800

08001440 <MX_TS_Init>:
/**
 * @brief TS Initialization Function
 * @param None
 * @retval None
 */
static void MX_TS_Init(void) {
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
	/* USER CODE END TS_Init 1 */
	/* USER CODE BEGIN TS_Init 2 */

	/* USER CODE END TS_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b088      	sub	sp, #32
 8001450:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
 8001460:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001462:	4b3d      	ldr	r3, [pc, #244]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	4a3c      	ldr	r2, [pc, #240]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001468:	f043 0304 	orr.w	r3, r3, #4
 800146c:	61d3      	str	r3, [r2, #28]
 800146e:	4b3a      	ldr	r3, [pc, #232]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	f003 0304 	and.w	r3, r3, #4
 8001476:	60bb      	str	r3, [r7, #8]
 8001478:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	4b37      	ldr	r3, [pc, #220]	@ (8001558 <MX_GPIO_Init+0x10c>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	4a36      	ldr	r2, [pc, #216]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	61d3      	str	r3, [r2, #28]
 8001486:	4b34      	ldr	r3, [pc, #208]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	4b31      	ldr	r3, [pc, #196]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	4a30      	ldr	r2, [pc, #192]	@ (8001558 <MX_GPIO_Init+0x10c>)
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	61d3      	str	r3, [r2, #28]
 800149e:	4b2e      	ldr	r3, [pc, #184]	@ (8001558 <MX_GPIO_Init+0x10c>)
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD4_Pin | LD3_Pin, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	21c0      	movs	r1, #192	@ 0xc0
 80014ae:	482b      	ldr	r0, [pc, #172]	@ (800155c <MX_GPIO_Init+0x110>)
 80014b0:	f000 fed4 	bl	800225c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : SEG14_Pin SEG15_Pin SEG16_Pin SEG17_Pin
	 SEG18_Pin SEG19_Pin SEG20_Pin SEG21_Pin
	 SEG22_Pin SEG23_Pin */
	GPIO_InitStruct.Pin = SEG14_Pin | SEG15_Pin | SEG16_Pin | SEG17_Pin
 80014b4:	f640 73cf 	movw	r3, #4047	@ 0xfcf
 80014b8:	60fb      	str	r3, [r7, #12]
			| SEG18_Pin | SEG19_Pin | SEG20_Pin | SEG21_Pin | SEG22_Pin
			| SEG23_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ba:	2302      	movs	r3, #2
 80014bc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80014c6:	230b      	movs	r3, #11
 80014c8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ca:	f107 030c 	add.w	r3, r7, #12
 80014ce:	4619      	mov	r1, r3
 80014d0:	4823      	ldr	r0, [pc, #140]	@ (8001560 <MX_GPIO_Init+0x114>)
 80014d2:	f000 fd43 	bl	8001f5c <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80014d6:	2301      	movs	r3, #1
 80014d8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014da:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80014de:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 030c 	add.w	r3, r7, #12
 80014e8:	4619      	mov	r1, r3
 80014ea:	481e      	ldr	r0, [pc, #120]	@ (8001564 <MX_GPIO_Init+0x118>)
 80014ec:	f000 fd36 	bl	8001f5c <HAL_GPIO_Init>

	/*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin COM0_Pin
	 COM1_Pin COM2_Pin SEG12_Pin */
	GPIO_InitStruct.Pin = SEG0_Pin | SEG1_Pin | SEG2_Pin | COM0_Pin | COM1_Pin
 80014f0:	f248 730e 	movw	r3, #34574	@ 0x870e
 80014f4:	60fb      	str	r3, [r7, #12]
			| COM2_Pin | SEG12_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001502:	230b      	movs	r3, #11
 8001504:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 030c 	add.w	r3, r7, #12
 800150a:	4619      	mov	r1, r3
 800150c:	4815      	ldr	r0, [pc, #84]	@ (8001564 <MX_GPIO_Init+0x118>)
 800150e:	f000 fd25 	bl	8001f5c <HAL_GPIO_Init>

	/*Configure GPIO pins : SEG6_Pin SEG7_Pin SEG8_Pin SEG9_Pin
	 SEG10_Pin SEG11_Pin SEG3_Pin SEG4_Pin
	 SEG5_Pin SEG13_Pin COM3_Pin */
	GPIO_InitStruct.Pin = SEG6_Pin | SEG7_Pin | SEG8_Pin | SEG9_Pin | SEG10_Pin
 8001512:	f64f 7338 	movw	r3, #65336	@ 0xff38
 8001516:	60fb      	str	r3, [r7, #12]
			| SEG11_Pin | SEG3_Pin | SEG4_Pin | SEG5_Pin | SEG13_Pin | COM3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001518:	2302      	movs	r3, #2
 800151a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001524:	230b      	movs	r3, #11
 8001526:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	4619      	mov	r1, r3
 800152e:	480b      	ldr	r0, [pc, #44]	@ (800155c <MX_GPIO_Init+0x110>)
 8001530:	f000 fd14 	bl	8001f5c <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin;
 8001534:	23c0      	movs	r3, #192	@ 0xc0
 8001536:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	4619      	mov	r1, r3
 800154a:	4804      	ldr	r0, [pc, #16]	@ (800155c <MX_GPIO_Init+0x110>)
 800154c:	f000 fd06 	bl	8001f5c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001550:	bf00      	nop
 8001552:	3720      	adds	r7, #32
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	40020400 	.word	0x40020400
 8001560:	40020800 	.word	0x40020800
 8001564:	40020000 	.word	0x40020000

08001568 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156c:	b672      	cpsid	i
}
 800156e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <Error_Handler+0x8>

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800157a:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <HAL_MspInit+0x5c>)
 800157c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800157e:	4a14      	ldr	r2, [pc, #80]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001580:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001584:	6253      	str	r3, [r2, #36]	@ 0x24
 8001586:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	4a0e      	ldr	r2, [pc, #56]	@ (80015d0 <HAL_MspInit+0x5c>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6213      	str	r3, [r2, #32]
 800159e:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <HAL_MspInit+0x5c>)
 80015a0:	6a1b      	ldr	r3, [r3, #32]
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <HAL_MspInit+0x5c>)
 80015ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ae:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <HAL_MspInit+0x5c>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b4:	6253      	str	r3, [r2, #36]	@ 0x24
 80015b6:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <HAL_MspInit+0x5c>)
 80015b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015c2:	2007      	movs	r0, #7
 80015c4:	f000 fc96 	bl	8001ef4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c8:	bf00      	nop
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40023800 	.word	0x40023800

080015d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a15      	ldr	r2, [pc, #84]	@ (8001648 <HAL_ADC_MspInit+0x74>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d123      	bne.n	800163e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <HAL_ADC_MspInit+0x78>)
 80015f8:	6a1b      	ldr	r3, [r3, #32]
 80015fa:	4a14      	ldr	r2, [pc, #80]	@ (800164c <HAL_ADC_MspInit+0x78>)
 80015fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001600:	6213      	str	r3, [r2, #32]
 8001602:	4b12      	ldr	r3, [pc, #72]	@ (800164c <HAL_ADC_MspInit+0x78>)
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160e:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <HAL_ADC_MspInit+0x78>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <HAL_ADC_MspInit+0x78>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	61d3      	str	r3, [r2, #28]
 800161a:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <HAL_ADC_MspInit+0x78>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 8001626:	2310      	movs	r3, #16
 8001628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800162a:	2303      	movs	r3, #3
 800162c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	4805      	ldr	r0, [pc, #20]	@ (8001650 <HAL_ADC_MspInit+0x7c>)
 800163a:	f000 fc8f 	bl	8001f5c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	@ 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40012400 	.word	0x40012400
 800164c:	40023800 	.word	0x40023800
 8001650:	40020000 	.word	0x40020000

08001654 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001654:	b480      	push	{r7}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001664:	d10c      	bne.n	8001680 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001666:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 8001668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800166a:	4a19      	ldr	r2, [pc, #100]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6253      	str	r3, [r2, #36]	@ 0x24
 8001672:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 8001674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800167e:	e022      	b.n	80016c6 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a13      	ldr	r2, [pc, #76]	@ (80016d4 <HAL_TIM_Base_MspInit+0x80>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d10c      	bne.n	80016a4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 800168c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168e:	4a10      	ldr	r2, [pc, #64]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 8001690:	f043 0302 	orr.w	r3, r3, #2
 8001694:	6253      	str	r3, [r2, #36]	@ 0x24
 8001696:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 8001698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	693b      	ldr	r3, [r7, #16]
}
 80016a2:	e010      	b.n	80016c6 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a0b      	ldr	r2, [pc, #44]	@ (80016d8 <HAL_TIM_Base_MspInit+0x84>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d10b      	bne.n	80016c6 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016ae:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 80016b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b2:	4a07      	ldr	r2, [pc, #28]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 80016b4:	f043 0304 	orr.w	r3, r3, #4
 80016b8:	6253      	str	r3, [r2, #36]	@ 0x24
 80016ba:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <HAL_TIM_Base_MspInit+0x7c>)
 80016bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016be:	f003 0304 	and.w	r3, r3, #4
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
}
 80016c6:	bf00      	nop
 80016c8:	371c      	adds	r7, #28
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40000400 	.word	0x40000400
 80016d8:	40000800 	.word	0x40000800

080016dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <NMI_Handler+0x4>

080016e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <HardFault_Handler+0x4>

080016ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <MemManage_Handler+0x4>

080016f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <BusFault_Handler+0x4>

080016fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <UsageFault_Handler+0x4>

08001704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800172c:	f000 f880 	bl	8001830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <Reset_Handler>:
Reset_Handler:


/* Call the clock system initialization function.*/

    bl  SystemInit
 8001740:	f7ff fff8 	bl	8001734 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001744:	480b      	ldr	r0, [pc, #44]	@ (8001774 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001746:	490c      	ldr	r1, [pc, #48]	@ (8001778 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001748:	4a0c      	ldr	r2, [pc, #48]	@ (800177c <LoopFillZerobss+0x16>)
  movs r3, #0
 800174a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800174c:	e002      	b.n	8001754 <LoopCopyDataInit>

0800174e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001750:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001752:	3304      	adds	r3, #4

08001754 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001754:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001756:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001758:	d3f9      	bcc.n	800174e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175a:	4a09      	ldr	r2, [pc, #36]	@ (8001780 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800175c:	4c09      	ldr	r4, [pc, #36]	@ (8001784 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001760:	e001      	b.n	8001766 <LoopFillZerobss>

08001762 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001762:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001764:	3204      	adds	r2, #4

08001766 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001766:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001768:	d3fb      	bcc.n	8001762 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800176a:	f001 fdbd 	bl	80032e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800176e:	f7ff fcaf 	bl	80010d0 <main>
  bx lr
 8001772:	4770      	bx	lr
  ldr r0, =_sdata
 8001774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001778:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800177c:	08003374 	.word	0x08003374
  ldr r2, =_sbss
 8001780:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001784:	20000158 	.word	0x20000158

08001788 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001788:	e7fe      	b.n	8001788 <ADC1_IRQHandler>

0800178a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001790:	2300      	movs	r3, #0
 8001792:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001794:	2003      	movs	r0, #3
 8001796:	f000 fbad 	bl	8001ef4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800179a:	2000      	movs	r0, #0
 800179c:	f000 f80e 	bl	80017bc <HAL_InitTick>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d002      	beq.n	80017ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	71fb      	strb	r3, [r7, #7]
 80017aa:	e001      	b.n	80017b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017ac:	f7ff fee2 	bl	8001574 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017b0:	79fb      	ldrb	r3, [r7, #7]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017c4:	2300      	movs	r3, #0
 80017c6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80017c8:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_InitTick+0x68>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d022      	beq.n	8001816 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80017d0:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <HAL_InitTick+0x6c>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <HAL_InitTick+0x68>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80017e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 fbac 	bl	8001f42 <HAL_SYSTICK_Config>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10f      	bne.n	8001810 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2b0f      	cmp	r3, #15
 80017f4:	d809      	bhi.n	800180a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f6:	2200      	movs	r2, #0
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017fe:	f000 fb84 	bl	8001f0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <HAL_InitTick+0x70>)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	e007      	b.n	800181a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	73fb      	strb	r3, [r7, #15]
 800180e:	e004      	b.n	800181a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	e001      	b.n	800181a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800181a:	7bfb      	ldrb	r3, [r7, #15]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	2000000c 	.word	0x2000000c
 8001828:	20000004 	.word	0x20000004
 800182c:	20000008 	.word	0x20000008

08001830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001834:	4b05      	ldr	r3, [pc, #20]	@ (800184c <HAL_IncTick+0x1c>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b05      	ldr	r3, [pc, #20]	@ (8001850 <HAL_IncTick+0x20>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4413      	add	r3, r2
 800183e:	4a03      	ldr	r2, [pc, #12]	@ (800184c <HAL_IncTick+0x1c>)
 8001840:	6013      	str	r3, [r2, #0]
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000154 	.word	0x20000154
 8001850:	2000000c 	.word	0x2000000c

08001854 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return uwTick;
 8001858:	4b02      	ldr	r3, [pc, #8]	@ (8001864 <HAL_GetTick+0x10>)
 800185a:	681b      	ldr	r3, [r3, #0]
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	20000154 	.word	0x20000154

08001868 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08e      	sub	sp, #56	@ 0x38
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e127      	b.n	8001ad8 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001892:	2b00      	cmp	r3, #0
 8001894:	d115      	bne.n	80018c2 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a4:	4b8e      	ldr	r3, [pc, #568]	@ (8001ae0 <HAL_ADC_Init+0x278>)
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	4a8d      	ldr	r2, [pc, #564]	@ (8001ae0 <HAL_ADC_Init+0x278>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6213      	str	r3, [r2, #32]
 80018b0:	4b8b      	ldr	r3, [pc, #556]	@ (8001ae0 <HAL_ADC_Init+0x278>)
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff fe89 	bl	80015d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c6:	f003 0310 	and.w	r3, r3, #16
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f040 80ff 	bne.w	8001ace <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018d8:	f023 0302 	bic.w	r3, r3, #2
 80018dc:	f043 0202 	orr.w	r2, r3, #2
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80018e4:	4b7f      	ldr	r3, [pc, #508]	@ (8001ae4 <HAL_ADC_Init+0x27c>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	497c      	ldr	r1, [pc, #496]	@ (8001ae4 <HAL_ADC_Init+0x27c>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80018fe:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001906:	4619      	mov	r1, r3
 8001908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800190c:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	6a3b      	ldr	r3, [r7, #32]
 8001910:	fa93 f3a3 	rbit	r3, r3
 8001914:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	fab3 f383 	clz	r3, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001922:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001928:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001930:	4619      	mov	r1, r3
 8001932:	2302      	movs	r3, #2
 8001934:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001938:	fa93 f3a3 	rbit	r3, r3
 800193c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	fab3 f383 	clz	r3, r3
 8001944:	b2db      	uxtb	r3, r3
 8001946:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800194a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800194c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800194e:	4313      	orrs	r3, r2
 8001950:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001956:	2b10      	cmp	r3, #16
 8001958:	d007      	beq.n	800196a <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001962:	4313      	orrs	r3, r2
 8001964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001966:	4313      	orrs	r3, r2
 8001968:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001974:	2b40      	cmp	r3, #64	@ 0x40
 8001976:	d04f      	beq.n	8001a18 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800197e:	4313      	orrs	r3, r2
 8001980:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800198a:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6912      	ldr	r2, [r2, #16]
 8001990:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8001994:	d003      	beq.n	800199e <HAL_ADC_Init+0x136>
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6912      	ldr	r2, [r2, #16]
 800199a:	2a01      	cmp	r2, #1
 800199c:	d102      	bne.n	80019a4 <HAL_ADC_Init+0x13c>
 800199e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019a2:	e000      	b.n	80019a6 <HAL_ADC_Init+0x13e>
 80019a4:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80019a6:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80019a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019aa:	4313      	orrs	r3, r2
 80019ac:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d125      	bne.n	8001a04 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d114      	bne.n	80019ec <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	3b01      	subs	r3, #1
 80019c8:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80019cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	fa92 f2a2 	rbit	r2, r2
 80019d4:	617a      	str	r2, [r7, #20]
  return result;
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	fab2 f282 	clz	r2, r2
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	4093      	lsls	r3, r2
 80019e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019e6:	4313      	orrs	r3, r2
 80019e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80019ea:	e00b      	b.n	8001a04 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f0:	f043 0220 	orr.w	r2, r3, #32
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019fc:	f043 0201 	orr.w	r2, r3, #1
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	4b37      	ldr	r3, [pc, #220]	@ (8001ae8 <HAL_ADC_Init+0x280>)
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a14:	430b      	orrs	r3, r1
 8001a16:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	4b33      	ldr	r3, [pc, #204]	@ (8001aec <HAL_ADC_Init+0x284>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	6812      	ldr	r2, [r2, #0]
 8001a26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001a28:	430b      	orrs	r3, r1
 8001a2a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a34:	d003      	beq.n	8001a3e <HAL_ADC_Init+0x1d6>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d119      	bne.n	8001a72 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a44:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 8001a52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	fa92 f2a2 	rbit	r2, r2
 8001a5a:	60fa      	str	r2, [r7, #12]
  return result;
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	fab2 f282 	clz	r2, r2
 8001a62:	b2d2      	uxtb	r2, r2
 8001a64:	fa03 f202 	lsl.w	r2, r3, r2
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a70:	e007      	b.n	8001a82 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 8001a80:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <HAL_ADC_Init+0x288>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d10b      	bne.n	8001aaa <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9c:	f023 0303 	bic.w	r3, r3, #3
 8001aa0:	f043 0201 	orr.w	r2, r3, #1
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001aa8:	e014      	b.n	8001ad4 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	f023 0312 	bic.w	r3, r3, #18
 8001ab2:	f043 0210 	orr.w	r2, r3, #16
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001abe:	f043 0201 	orr.w	r2, r3, #1
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001acc:	e002      	b.n	8001ad4 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ad4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3738      	adds	r7, #56	@ 0x38
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40012700 	.word	0x40012700
 8001ae8:	fcfc16ff 	.word	0xfcfc16ff
 8001aec:	c0fff18d 	.word	0xc0fff18d
 8001af0:	bf80fffe 	.word	0xbf80fffe

08001af4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d101      	bne.n	8001b14 <HAL_ADC_ConfigChannel+0x20>
 8001b10:	2302      	movs	r3, #2
 8001b12:	e134      	b.n	8001d7e <HAL_ADC_ConfigChannel+0x28a>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b06      	cmp	r3, #6
 8001b22:	d81c      	bhi.n	8001b5e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	3b05      	subs	r3, #5
 8001b36:	221f      	movs	r2, #31
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	4019      	ands	r1, r3
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	6818      	ldr	r0, [r3, #0]
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3b05      	subs	r3, #5
 8001b50:	fa00 f203 	lsl.w	r2, r0, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b5c:	e07e      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b0c      	cmp	r3, #12
 8001b64:	d81c      	bhi.n	8001ba0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	3b23      	subs	r3, #35	@ 0x23
 8001b78:	221f      	movs	r2, #31
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	4019      	ands	r1, r3
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	6818      	ldr	r0, [r3, #0]
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4413      	add	r3, r2
 8001b90:	3b23      	subs	r3, #35	@ 0x23
 8001b92:	fa00 f203 	lsl.w	r2, r0, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b9e:	e05d      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b12      	cmp	r3, #18
 8001ba6:	d81c      	bhi.n	8001be2 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	3b41      	subs	r3, #65	@ 0x41
 8001bba:	221f      	movs	r2, #31
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	4019      	ands	r1, r3
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	6818      	ldr	r0, [r3, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4413      	add	r3, r2
 8001bd2:	3b41      	subs	r3, #65	@ 0x41
 8001bd4:	fa00 f203 	lsl.w	r2, r0, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	639a      	str	r2, [r3, #56]	@ 0x38
 8001be0:	e03c      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b18      	cmp	r3, #24
 8001be8:	d81c      	bhi.n	8001c24 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	3b5f      	subs	r3, #95	@ 0x5f
 8001bfc:	221f      	movs	r2, #31
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	4019      	ands	r1, r3
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	6818      	ldr	r0, [r3, #0]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	3b5f      	subs	r3, #95	@ 0x5f
 8001c16:	fa00 f203 	lsl.w	r2, r0, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c22:	e01b      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	3b7d      	subs	r3, #125	@ 0x7d
 8001c36:	221f      	movs	r2, #31
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	4019      	ands	r1, r3
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3b7d      	subs	r3, #125	@ 0x7d
 8001c50:	fa00 f203 	lsl.w	r2, r0, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b09      	cmp	r3, #9
 8001c62:	d81a      	bhi.n	8001c9a <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6959      	ldr	r1, [r3, #20]
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	4413      	add	r3, r2
 8001c74:	2207      	movs	r2, #7
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	4019      	ands	r1, r3
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	6898      	ldr	r0, [r3, #8]
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	615a      	str	r2, [r3, #20]
 8001c98:	e042      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b13      	cmp	r3, #19
 8001ca0:	d81c      	bhi.n	8001cdc <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	6919      	ldr	r1, [r3, #16]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3b1e      	subs	r3, #30
 8001cb4:	2207      	movs	r2, #7
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	4019      	ands	r1, r3
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6898      	ldr	r0, [r3, #8]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	4413      	add	r3, r2
 8001ccc:	3b1e      	subs	r3, #30
 8001cce:	fa00 f203 	lsl.w	r2, r0, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	611a      	str	r2, [r3, #16]
 8001cda:	e021      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b1a      	cmp	r3, #26
 8001ce2:	d81c      	bhi.n	8001d1e <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68d9      	ldr	r1, [r3, #12]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3b3c      	subs	r3, #60	@ 0x3c
 8001cf6:	2207      	movs	r2, #7
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	4019      	ands	r1, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	6898      	ldr	r0, [r3, #8]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	3b3c      	subs	r3, #60	@ 0x3c
 8001d10:	fa00 f203 	lsl.w	r2, r0, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	60da      	str	r2, [r3, #12]
 8001d1c:	e000      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001d1e:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b10      	cmp	r3, #16
 8001d26:	d003      	beq.n	8001d30 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d2c:	2b11      	cmp	r3, #17
 8001d2e:	d121      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001d30:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_ADC_ConfigChannel+0x294>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d11b      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001d3c:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <HAL_ADC_ConfigChannel+0x294>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	4a11      	ldr	r2, [pc, #68]	@ (8001d88 <HAL_ADC_ConfigChannel+0x294>)
 8001d42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d46:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b10      	cmp	r3, #16
 8001d4e:	d111      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001d50:	4b0e      	ldr	r3, [pc, #56]	@ (8001d8c <HAL_ADC_ConfigChannel+0x298>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0e      	ldr	r2, [pc, #56]	@ (8001d90 <HAL_ADC_ConfigChannel+0x29c>)
 8001d56:	fba2 2303 	umull	r2, r3, r2, r3
 8001d5a:	0c9a      	lsrs	r2, r3, #18
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001d66:	e002      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f9      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr
 8001d88:	40012700 	.word	0x40012700
 8001d8c:	20000004 	.word	0x20000004
 8001d90:	431bde83 	.word	0x431bde83

08001d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001db0:	4013      	ands	r3, r2
 8001db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dc6:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	60d3      	str	r3, [r2, #12]
}
 8001dcc:	bf00      	nop
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de0:	4b04      	ldr	r3, [pc, #16]	@ (8001df4 <__NVIC_GetPriorityGrouping+0x18>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 0307 	and.w	r3, r3, #7
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	db0a      	blt.n	8001e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	490c      	ldr	r1, [pc, #48]	@ (8001e44 <__NVIC_SetPriority+0x4c>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	0112      	lsls	r2, r2, #4
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e20:	e00a      	b.n	8001e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4908      	ldr	r1, [pc, #32]	@ (8001e48 <__NVIC_SetPriority+0x50>)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	3b04      	subs	r3, #4
 8001e30:	0112      	lsls	r2, r2, #4
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	440b      	add	r3, r1
 8001e36:	761a      	strb	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000e100 	.word	0xe000e100
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	@ 0x24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f1c3 0307 	rsb	r3, r3, #7
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	bf28      	it	cs
 8001e6a:	2304      	movcs	r3, #4
 8001e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3304      	adds	r3, #4
 8001e72:	2b06      	cmp	r3, #6
 8001e74:	d902      	bls.n	8001e7c <NVIC_EncodePriority+0x30>
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3b03      	subs	r3, #3
 8001e7a:	e000      	b.n	8001e7e <NVIC_EncodePriority+0x32>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	401a      	ands	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	4313      	orrs	r3, r2
         );
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3724      	adds	r7, #36	@ 0x24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ec0:	d301      	bcc.n	8001ec6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e00f      	b.n	8001ee6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef0 <SysTick_Config+0x40>)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ece:	210f      	movs	r1, #15
 8001ed0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ed4:	f7ff ff90 	bl	8001df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed8:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <SysTick_Config+0x40>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ede:	4b04      	ldr	r3, [pc, #16]	@ (8001ef0 <SysTick_Config+0x40>)
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	e000e010 	.word	0xe000e010

08001ef4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff ff49 	bl	8001d94 <__NVIC_SetPriorityGrouping>
}
 8001f02:	bf00      	nop
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	4603      	mov	r3, r0
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
 8001f16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f1c:	f7ff ff5e 	bl	8001ddc <__NVIC_GetPriorityGrouping>
 8001f20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	6978      	ldr	r0, [r7, #20]
 8001f28:	f7ff ff90 	bl	8001e4c <NVIC_EncodePriority>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f32:	4611      	mov	r1, r2
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ff5f 	bl	8001df8 <__NVIC_SetPriority>
}
 8001f3a:	bf00      	nop
 8001f3c:	3718      	adds	r7, #24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff ffb0 	bl	8001eb0 <SysTick_Config>
 8001f50:	4603      	mov	r3, r0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b087      	sub	sp, #28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001f72:	e154      	b.n	800221e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2101      	movs	r1, #1
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f80:	4013      	ands	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 8146 	beq.w	8002218 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d005      	beq.n	8001fa4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d130      	bne.n	8002006 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	68da      	ldr	r2, [r3, #12]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001fda:	2201      	movs	r2, #1
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	f003 0201 	and.w	r2, r3, #1
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	2b03      	cmp	r3, #3
 8002010:	d017      	beq.n	8002042 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	2203      	movs	r2, #3
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4313      	orrs	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0303 	and.w	r3, r3, #3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d123      	bne.n	8002096 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	08da      	lsrs	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3208      	adds	r2, #8
 8002056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	220f      	movs	r2, #15
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43db      	mvns	r3, r3
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	691a      	ldr	r2, [r3, #16]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	08da      	lsrs	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3208      	adds	r2, #8
 8002090:	6939      	ldr	r1, [r7, #16]
 8002092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	2203      	movs	r2, #3
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	4013      	ands	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f003 0203 	and.w	r2, r3, #3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f000 80a0 	beq.w	8002218 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d8:	4b58      	ldr	r3, [pc, #352]	@ (800223c <HAL_GPIO_Init+0x2e0>)
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	4a57      	ldr	r2, [pc, #348]	@ (800223c <HAL_GPIO_Init+0x2e0>)
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	6213      	str	r3, [r2, #32]
 80020e4:	4b55      	ldr	r3, [pc, #340]	@ (800223c <HAL_GPIO_Init+0x2e0>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80020f0:	4a53      	ldr	r2, [pc, #332]	@ (8002240 <HAL_GPIO_Init+0x2e4>)
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	089b      	lsrs	r3, r3, #2
 80020f6:	3302      	adds	r3, #2
 80020f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f003 0303 	and.w	r3, r3, #3
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	220f      	movs	r2, #15
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	4013      	ands	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a4b      	ldr	r2, [pc, #300]	@ (8002244 <HAL_GPIO_Init+0x2e8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d019      	beq.n	8002150 <HAL_GPIO_Init+0x1f4>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a4a      	ldr	r2, [pc, #296]	@ (8002248 <HAL_GPIO_Init+0x2ec>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d013      	beq.n	800214c <HAL_GPIO_Init+0x1f0>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a49      	ldr	r2, [pc, #292]	@ (800224c <HAL_GPIO_Init+0x2f0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d00d      	beq.n	8002148 <HAL_GPIO_Init+0x1ec>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a48      	ldr	r2, [pc, #288]	@ (8002250 <HAL_GPIO_Init+0x2f4>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d007      	beq.n	8002144 <HAL_GPIO_Init+0x1e8>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a47      	ldr	r2, [pc, #284]	@ (8002254 <HAL_GPIO_Init+0x2f8>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d101      	bne.n	8002140 <HAL_GPIO_Init+0x1e4>
 800213c:	2304      	movs	r3, #4
 800213e:	e008      	b.n	8002152 <HAL_GPIO_Init+0x1f6>
 8002140:	2305      	movs	r3, #5
 8002142:	e006      	b.n	8002152 <HAL_GPIO_Init+0x1f6>
 8002144:	2303      	movs	r3, #3
 8002146:	e004      	b.n	8002152 <HAL_GPIO_Init+0x1f6>
 8002148:	2302      	movs	r3, #2
 800214a:	e002      	b.n	8002152 <HAL_GPIO_Init+0x1f6>
 800214c:	2301      	movs	r3, #1
 800214e:	e000      	b.n	8002152 <HAL_GPIO_Init+0x1f6>
 8002150:	2300      	movs	r3, #0
 8002152:	697a      	ldr	r2, [r7, #20]
 8002154:	f002 0203 	and.w	r2, r2, #3
 8002158:	0092      	lsls	r2, r2, #2
 800215a:	4093      	lsls	r3, r2
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002162:	4937      	ldr	r1, [pc, #220]	@ (8002240 <HAL_GPIO_Init+0x2e4>)
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	089b      	lsrs	r3, r3, #2
 8002168:	3302      	adds	r3, #2
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002170:	4b39      	ldr	r3, [pc, #228]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	43db      	mvns	r3, r3
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4013      	ands	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002194:	4a30      	ldr	r2, [pc, #192]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800219a:	4b2f      	ldr	r3, [pc, #188]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4013      	ands	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021be:	4a26      	ldr	r2, [pc, #152]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021c4:	4b24      	ldr	r3, [pc, #144]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80021e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	43db      	mvns	r3, r3
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	4013      	ands	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4313      	orrs	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002212:	4a11      	ldr	r2, [pc, #68]	@ (8002258 <HAL_GPIO_Init+0x2fc>)
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	3301      	adds	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	fa22 f303 	lsr.w	r3, r2, r3
 8002228:	2b00      	cmp	r3, #0
 800222a:	f47f aea3 	bne.w	8001f74 <HAL_GPIO_Init+0x18>
  }
}
 800222e:	bf00      	nop
 8002230:	bf00      	nop
 8002232:	371c      	adds	r7, #28
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	40010000 	.word	0x40010000
 8002244:	40020000 	.word	0x40020000
 8002248:	40020400 	.word	0x40020400
 800224c:	40020800 	.word	0x40020800
 8002250:	40020c00 	.word	0x40020c00
 8002254:	40021000 	.word	0x40021000
 8002258:	40010400 	.word	0x40010400

0800225c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]
 8002268:	4613      	mov	r3, r2
 800226a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800226c:	787b      	ldrb	r3, [r7, #1]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002272:	887a      	ldrh	r2, [r7, #2]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002278:	e003      	b.n	8002282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800227a:	887b      	ldrh	r3, [r7, #2]
 800227c:	041a      	lsls	r2, r3, #16
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	619a      	str	r2, [r3, #24]
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e31d      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800229e:	4b94      	ldr	r3, [pc, #592]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 030c 	and.w	r3, r3, #12
 80022a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a8:	4b91      	ldr	r3, [pc, #580]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022b0:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d07b      	beq.n	80023b6 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	d006      	beq.n	80022d2 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b0c      	cmp	r3, #12
 80022c8:	d10f      	bne.n	80022ea <HAL_RCC_OscConfig+0x5e>
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d0:	d10b      	bne.n	80022ea <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d2:	4b87      	ldr	r3, [pc, #540]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d06a      	beq.n	80023b4 <HAL_RCC_OscConfig+0x128>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d166      	bne.n	80023b4 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e2f7      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d106      	bne.n	8002300 <HAL_RCC_OscConfig+0x74>
 80022f2:	4b7f      	ldr	r3, [pc, #508]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a7e      	ldr	r2, [pc, #504]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80022f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	e02d      	b.n	800235c <HAL_RCC_OscConfig+0xd0>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10c      	bne.n	8002322 <HAL_RCC_OscConfig+0x96>
 8002308:	4b79      	ldr	r3, [pc, #484]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a78      	ldr	r2, [pc, #480]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800230e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b76      	ldr	r3, [pc, #472]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a75      	ldr	r2, [pc, #468]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800231a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	e01c      	b.n	800235c <HAL_RCC_OscConfig+0xd0>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b05      	cmp	r3, #5
 8002328:	d10c      	bne.n	8002344 <HAL_RCC_OscConfig+0xb8>
 800232a:	4b71      	ldr	r3, [pc, #452]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a70      	ldr	r2, [pc, #448]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002330:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b6e      	ldr	r3, [pc, #440]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a6d      	ldr	r2, [pc, #436]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800233c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e00b      	b.n	800235c <HAL_RCC_OscConfig+0xd0>
 8002344:	4b6a      	ldr	r3, [pc, #424]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a69      	ldr	r2, [pc, #420]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800234a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800234e:	6013      	str	r3, [r2, #0]
 8002350:	4b67      	ldr	r3, [pc, #412]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a66      	ldr	r2, [pc, #408]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002356:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800235a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d013      	beq.n	800238c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002364:	f7ff fa76 	bl	8001854 <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800236c:	f7ff fa72 	bl	8001854 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b64      	cmp	r3, #100	@ 0x64
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e2ad      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800237e:	4b5c      	ldr	r3, [pc, #368]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f0      	beq.n	800236c <HAL_RCC_OscConfig+0xe0>
 800238a:	e014      	b.n	80023b6 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238c:	f7ff fa62 	bl	8001854 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002394:	f7ff fa5e 	bl	8001854 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b64      	cmp	r3, #100	@ 0x64
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e299      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023a6:	4b52      	ldr	r3, [pc, #328]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1f0      	bne.n	8002394 <HAL_RCC_OscConfig+0x108>
 80023b2:	e000      	b.n	80023b6 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d05a      	beq.n	8002478 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	2b04      	cmp	r3, #4
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2b0c      	cmp	r3, #12
 80023cc:	d119      	bne.n	8002402 <HAL_RCC_OscConfig+0x176>
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d116      	bne.n	8002402 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d4:	4b46      	ldr	r3, [pc, #280]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_OscConfig+0x160>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d001      	beq.n	80023ec <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e276      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ec:	4b40      	ldr	r3, [pc, #256]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	021b      	lsls	r3, r3, #8
 80023fa:	493d      	ldr	r1, [pc, #244]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002400:	e03a      	b.n	8002478 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d020      	beq.n	800244c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800240a:	4b3a      	ldr	r3, [pc, #232]	@ (80024f4 <HAL_RCC_OscConfig+0x268>)
 800240c:	2201      	movs	r2, #1
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7ff fa20 	bl	8001854 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002418:	f7ff fa1c 	bl	8001854 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e257      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800242a:	4b31      	ldr	r3, [pc, #196]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0f0      	beq.n	8002418 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002436:	4b2e      	ldr	r3, [pc, #184]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	492a      	ldr	r1, [pc, #168]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 8002446:	4313      	orrs	r3, r2
 8002448:	604b      	str	r3, [r1, #4]
 800244a:	e015      	b.n	8002478 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800244c:	4b29      	ldr	r3, [pc, #164]	@ (80024f4 <HAL_RCC_OscConfig+0x268>)
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002452:	f7ff f9ff 	bl	8001854 <HAL_GetTick>
 8002456:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002458:	e008      	b.n	800246c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800245a:	f7ff f9fb 	bl	8001854 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b02      	cmp	r3, #2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e236      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800246c:	4b20      	ldr	r3, [pc, #128]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1f0      	bne.n	800245a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0310 	and.w	r3, r3, #16
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 80b8 	beq.w	80025f6 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d170      	bne.n	800256e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800248c:	4b18      	ldr	r3, [pc, #96]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_OscConfig+0x218>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e21a      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a1a      	ldr	r2, [r3, #32]
 80024a8:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d921      	bls.n	80024f8 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 fc4b 	bl	8002d54 <RCC_SetFlashLatencyFromMSIRange>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e208      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024c8:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	4906      	ldr	r1, [pc, #24]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024da:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	061b      	lsls	r3, r3, #24
 80024e8:	4901      	ldr	r1, [pc, #4]	@ (80024f0 <HAL_RCC_OscConfig+0x264>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	604b      	str	r3, [r1, #4]
 80024ee:	e020      	b.n	8002532 <HAL_RCC_OscConfig+0x2a6>
 80024f0:	40023800 	.word	0x40023800
 80024f4:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024f8:	4b99      	ldr	r3, [pc, #612]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	4996      	ldr	r1, [pc, #600]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002506:	4313      	orrs	r3, r2
 8002508:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800250a:	4b95      	ldr	r3, [pc, #596]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	061b      	lsls	r3, r3, #24
 8002518:	4991      	ldr	r1, [pc, #580]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800251a:	4313      	orrs	r3, r2
 800251c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 fc16 	bl	8002d54 <RCC_SetFlashLatencyFromMSIRange>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e1d3      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	0b5b      	lsrs	r3, r3, #13
 8002538:	3301      	adds	r3, #1
 800253a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002542:	4a87      	ldr	r2, [pc, #540]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002544:	6892      	ldr	r2, [r2, #8]
 8002546:	0912      	lsrs	r2, r2, #4
 8002548:	f002 020f 	and.w	r2, r2, #15
 800254c:	4985      	ldr	r1, [pc, #532]	@ (8002764 <HAL_RCC_OscConfig+0x4d8>)
 800254e:	5c8a      	ldrb	r2, [r1, r2]
 8002550:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002552:	4a85      	ldr	r2, [pc, #532]	@ (8002768 <HAL_RCC_OscConfig+0x4dc>)
 8002554:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002556:	4b85      	ldr	r3, [pc, #532]	@ (800276c <HAL_RCC_OscConfig+0x4e0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff f92e 	bl	80017bc <HAL_InitTick>
 8002560:	4603      	mov	r3, r0
 8002562:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d045      	beq.n	80025f6 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800256a:	7bfb      	ldrb	r3, [r7, #15]
 800256c:	e1b5      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d029      	beq.n	80025ca <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002576:	4b7e      	ldr	r3, [pc, #504]	@ (8002770 <HAL_RCC_OscConfig+0x4e4>)
 8002578:	2201      	movs	r2, #1
 800257a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7ff f96a 	bl	8001854 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002584:	f7ff f966 	bl	8001854 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e1a1      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002596:	4b72      	ldr	r3, [pc, #456]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025a2:	4b6f      	ldr	r3, [pc, #444]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	496c      	ldr	r1, [pc, #432]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	061b      	lsls	r3, r3, #24
 80025c2:	4967      	ldr	r1, [pc, #412]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	604b      	str	r3, [r1, #4]
 80025c8:	e015      	b.n	80025f6 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025ca:	4b69      	ldr	r3, [pc, #420]	@ (8002770 <HAL_RCC_OscConfig+0x4e4>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d0:	f7ff f940 	bl	8001854 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025d8:	f7ff f93c 	bl	8001854 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e177      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80025ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d030      	beq.n	8002664 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d016      	beq.n	8002638 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260a:	4b5a      	ldr	r3, [pc, #360]	@ (8002774 <HAL_RCC_OscConfig+0x4e8>)
 800260c:	2201      	movs	r2, #1
 800260e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002610:	f7ff f920 	bl	8001854 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002618:	f7ff f91c 	bl	8001854 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e157      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800262a:	4b4d      	ldr	r3, [pc, #308]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800262c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f0      	beq.n	8002618 <HAL_RCC_OscConfig+0x38c>
 8002636:	e015      	b.n	8002664 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002638:	4b4e      	ldr	r3, [pc, #312]	@ (8002774 <HAL_RCC_OscConfig+0x4e8>)
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263e:	f7ff f909 	bl	8001854 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002646:	f7ff f905 	bl	8001854 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e140      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002658:	4b41      	ldr	r3, [pc, #260]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800265a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f0      	bne.n	8002646 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80b5 	beq.w	80027dc <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002672:	2300      	movs	r3, #0
 8002674:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002676:	4b3a      	ldr	r3, [pc, #232]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10d      	bne.n	800269e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	4b37      	ldr	r3, [pc, #220]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002686:	4a36      	ldr	r2, [pc, #216]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268c:	6253      	str	r3, [r2, #36]	@ 0x24
 800268e:	4b34      	ldr	r3, [pc, #208]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002696:	60bb      	str	r3, [r7, #8]
 8002698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800269a:	2301      	movs	r3, #1
 800269c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800269e:	4b36      	ldr	r3, [pc, #216]	@ (8002778 <HAL_RCC_OscConfig+0x4ec>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d118      	bne.n	80026dc <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026aa:	4b33      	ldr	r3, [pc, #204]	@ (8002778 <HAL_RCC_OscConfig+0x4ec>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a32      	ldr	r2, [pc, #200]	@ (8002778 <HAL_RCC_OscConfig+0x4ec>)
 80026b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026b6:	f7ff f8cd 	bl	8001854 <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026be:	f7ff f8c9 	bl	8001854 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b64      	cmp	r3, #100	@ 0x64
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e104      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d0:	4b29      	ldr	r3, [pc, #164]	@ (8002778 <HAL_RCC_OscConfig+0x4ec>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0f0      	beq.n	80026be <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d106      	bne.n	80026f2 <HAL_RCC_OscConfig+0x466>
 80026e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80026e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80026ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ee:	6353      	str	r3, [r2, #52]	@ 0x34
 80026f0:	e02d      	b.n	800274e <HAL_RCC_OscConfig+0x4c2>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10c      	bne.n	8002714 <HAL_RCC_OscConfig+0x488>
 80026fa:	4b19      	ldr	r3, [pc, #100]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 80026fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026fe:	4a18      	ldr	r2, [pc, #96]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002704:	6353      	str	r3, [r2, #52]	@ 0x34
 8002706:	4b16      	ldr	r3, [pc, #88]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270a:	4a15      	ldr	r2, [pc, #84]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800270c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002710:	6353      	str	r3, [r2, #52]	@ 0x34
 8002712:	e01c      	b.n	800274e <HAL_RCC_OscConfig+0x4c2>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b05      	cmp	r3, #5
 800271a:	d10c      	bne.n	8002736 <HAL_RCC_OscConfig+0x4aa>
 800271c:	4b10      	ldr	r3, [pc, #64]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800271e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002720:	4a0f      	ldr	r2, [pc, #60]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002722:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002726:	6353      	str	r3, [r2, #52]	@ 0x34
 8002728:	4b0d      	ldr	r3, [pc, #52]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800272a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272c:	4a0c      	ldr	r2, [pc, #48]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800272e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002732:	6353      	str	r3, [r2, #52]	@ 0x34
 8002734:	e00b      	b.n	800274e <HAL_RCC_OscConfig+0x4c2>
 8002736:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800273a:	4a09      	ldr	r2, [pc, #36]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 800273c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002740:	6353      	str	r3, [r2, #52]	@ 0x34
 8002742:	4b07      	ldr	r3, [pc, #28]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002746:	4a06      	ldr	r2, [pc, #24]	@ (8002760 <HAL_RCC_OscConfig+0x4d4>)
 8002748:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800274c:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d024      	beq.n	80027a0 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002756:	f7ff f87d 	bl	8001854 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800275c:	e019      	b.n	8002792 <HAL_RCC_OscConfig+0x506>
 800275e:	bf00      	nop
 8002760:	40023800 	.word	0x40023800
 8002764:	08003354 	.word	0x08003354
 8002768:	20000004 	.word	0x20000004
 800276c:	20000008 	.word	0x20000008
 8002770:	42470020 	.word	0x42470020
 8002774:	42470680 	.word	0x42470680
 8002778:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800277c:	f7ff f86a 	bl	8001854 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e0a3      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002792:	4b54      	ldr	r3, [pc, #336]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 8002794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002796:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0ee      	beq.n	800277c <HAL_RCC_OscConfig+0x4f0>
 800279e:	e014      	b.n	80027ca <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a0:	f7ff f858 	bl	8001854 <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027a6:	e00a      	b.n	80027be <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027a8:	f7ff f854 	bl	8001854 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e08d      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027be:	4b49      	ldr	r3, [pc, #292]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 80027c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1ee      	bne.n	80027a8 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027ca:	7ffb      	ldrb	r3, [r7, #31]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d105      	bne.n	80027dc <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d0:	4b44      	ldr	r3, [pc, #272]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 80027d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d4:	4a43      	ldr	r2, [pc, #268]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 80027d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027da:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d079      	beq.n	80028d8 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b0c      	cmp	r3, #12
 80027e8:	d056      	beq.n	8002898 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d13b      	bne.n	800286a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027f2:	4b3d      	ldr	r3, [pc, #244]	@ (80028e8 <HAL_RCC_OscConfig+0x65c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f8:	f7ff f82c 	bl	8001854 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002800:	f7ff f828 	bl	8001854 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e063      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002812:	4b34      	ldr	r3, [pc, #208]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800281e:	4b31      	ldr	r3, [pc, #196]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282e:	4319      	orrs	r1, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	430b      	orrs	r3, r1
 8002836:	492b      	ldr	r1, [pc, #172]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 8002838:	4313      	orrs	r3, r2
 800283a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800283c:	4b2a      	ldr	r3, [pc, #168]	@ (80028e8 <HAL_RCC_OscConfig+0x65c>)
 800283e:	2201      	movs	r2, #1
 8002840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002842:	f7ff f807 	bl	8001854 <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800284a:	f7ff f803 	bl	8001854 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e03e      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800285c:	4b21      	ldr	r3, [pc, #132]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x5be>
 8002868:	e036      	b.n	80028d8 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286a:	4b1f      	ldr	r3, [pc, #124]	@ (80028e8 <HAL_RCC_OscConfig+0x65c>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7fe fff0 	bl	8001854 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002878:	f7fe ffec 	bl	8001854 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e027      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800288a:	4b16      	ldr	r3, [pc, #88]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f0      	bne.n	8002878 <HAL_RCC_OscConfig+0x5ec>
 8002896:	e01f      	b.n	80028d8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289c:	2b01      	cmp	r3, #1
 800289e:	d101      	bne.n	80028a4 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e01a      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028a4:	4b0f      	ldr	r3, [pc, #60]	@ (80028e4 <HAL_RCC_OscConfig+0x658>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d10d      	bne.n	80028d4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d106      	bne.n	80028d4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d001      	beq.n	80028d8 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e000      	b.n	80028da <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3720      	adds	r7, #32
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800
 80028e8:	42470060 	.word	0x42470060

080028ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e11a      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b8f      	ldr	r3, [pc, #572]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d919      	bls.n	8002942 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d105      	bne.n	8002920 <HAL_RCC_ClockConfig+0x34>
 8002914:	4b8a      	ldr	r3, [pc, #552]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a89      	ldr	r2, [pc, #548]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 800291a:	f043 0304 	orr.w	r3, r3, #4
 800291e:	6013      	str	r3, [r2, #0]
 8002920:	4b87      	ldr	r3, [pc, #540]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f023 0201 	bic.w	r2, r3, #1
 8002928:	4985      	ldr	r1, [pc, #532]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	4313      	orrs	r3, r2
 800292e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002930:	4b83      	ldr	r3, [pc, #524]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d001      	beq.n	8002942 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e0f9      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d008      	beq.n	8002960 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800294e:	4b7d      	ldr	r3, [pc, #500]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	497a      	ldr	r1, [pc, #488]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 800295c:	4313      	orrs	r3, r2
 800295e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	f000 808e 	beq.w	8002a8a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d107      	bne.n	8002986 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002976:	4b73      	ldr	r3, [pc, #460]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d121      	bne.n	80029c6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e0d7      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b03      	cmp	r3, #3
 800298c:	d107      	bne.n	800299e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800298e:	4b6d      	ldr	r3, [pc, #436]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d115      	bne.n	80029c6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e0cb      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d107      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029a6:	4b67      	ldr	r3, [pc, #412]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d109      	bne.n	80029c6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e0bf      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80029b6:	4b63      	ldr	r3, [pc, #396]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e0b7      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f023 0203 	bic.w	r2, r3, #3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	495c      	ldr	r1, [pc, #368]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029d8:	f7fe ff3c 	bl	8001854 <HAL_GetTick>
 80029dc:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d112      	bne.n	8002a0c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e8:	f7fe ff34 	bl	8001854 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e09b      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029fe:	4b51      	ldr	r3, [pc, #324]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d1ee      	bne.n	80029e8 <HAL_RCC_ClockConfig+0xfc>
 8002a0a:	e03e      	b.n	8002a8a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d112      	bne.n	8002a3a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a16:	f7fe ff1d 	bl	8001854 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e084      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a2c:	4b45      	ldr	r3, [pc, #276]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b0c      	cmp	r3, #12
 8002a36:	d1ee      	bne.n	8002a16 <HAL_RCC_ClockConfig+0x12a>
 8002a38:	e027      	b.n	8002a8a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d11d      	bne.n	8002a7e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a42:	e00a      	b.n	8002a5a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a44:	f7fe ff06 	bl	8001854 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e06d      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a5a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 030c 	and.w	r3, r3, #12
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d1ee      	bne.n	8002a44 <HAL_RCC_ClockConfig+0x158>
 8002a66:	e010      	b.n	8002a8a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a68:	f7fe fef4 	bl	8001854 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e05b      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a7e:	4b31      	ldr	r3, [pc, #196]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 030c 	and.w	r3, r3, #12
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1ee      	bne.n	8002a68 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a8a:	4b2d      	ldr	r3, [pc, #180]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d219      	bcs.n	8002acc <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d105      	bne.n	8002aaa <HAL_RCC_ClockConfig+0x1be>
 8002a9e:	4b28      	ldr	r3, [pc, #160]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a27      	ldr	r2, [pc, #156]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002aa4:	f043 0304 	orr.w	r3, r3, #4
 8002aa8:	6013      	str	r3, [r2, #0]
 8002aaa:	4b25      	ldr	r3, [pc, #148]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f023 0201 	bic.w	r2, r3, #1
 8002ab2:	4923      	ldr	r1, [pc, #140]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aba:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <HAL_RCC_ClockConfig+0x254>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	683a      	ldr	r2, [r7, #0]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d001      	beq.n	8002acc <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e034      	b.n	8002b36 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d008      	beq.n	8002aea <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4917      	ldr	r1, [pc, #92]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d009      	beq.n	8002b0a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002af6:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	490f      	ldr	r1, [pc, #60]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b0a:	f000 f823 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	4b0c      	ldr	r3, [pc, #48]	@ (8002b44 <HAL_RCC_ClockConfig+0x258>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	091b      	lsrs	r3, r3, #4
 8002b16:	f003 030f 	and.w	r3, r3, #15
 8002b1a:	490b      	ldr	r1, [pc, #44]	@ (8002b48 <HAL_RCC_ClockConfig+0x25c>)
 8002b1c:	5ccb      	ldrb	r3, [r1, r3]
 8002b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b22:	4a0a      	ldr	r2, [pc, #40]	@ (8002b4c <HAL_RCC_ClockConfig+0x260>)
 8002b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b26:	4b0a      	ldr	r3, [pc, #40]	@ (8002b50 <HAL_RCC_ClockConfig+0x264>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fe fe46 	bl	80017bc <HAL_InitTick>
 8002b30:	4603      	mov	r3, r0
 8002b32:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b34:	7afb      	ldrb	r3, [r7, #11]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023c00 	.word	0x40023c00
 8002b44:	40023800 	.word	0x40023800
 8002b48:	08003354 	.word	0x08003354
 8002b4c:	20000004 	.word	0x20000004
 8002b50:	20000008 	.word	0x20000008

08002b54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b58:	b092      	sub	sp, #72	@ 0x48
 8002b5a:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002b5c:	4b79      	ldr	r3, [pc, #484]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	2b0c      	cmp	r3, #12
 8002b6a:	d00d      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x34>
 8002b6c:	2b0c      	cmp	r3, #12
 8002b6e:	f200 80d5 	bhi.w	8002d1c <HAL_RCC_GetSysClockFreq+0x1c8>
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d002      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0x28>
 8002b76:	2b08      	cmp	r3, #8
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_GetSysClockFreq+0x2e>
 8002b7a:	e0cf      	b.n	8002d1c <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b7c:	4b72      	ldr	r3, [pc, #456]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002b7e:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002b80:	e0da      	b.n	8002d38 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b82:	4b72      	ldr	r3, [pc, #456]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002b84:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002b86:	e0d7      	b.n	8002d38 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b8a:	0c9b      	lsrs	r3, r3, #18
 8002b8c:	f003 020f 	and.w	r2, r3, #15
 8002b90:	4b6f      	ldr	r3, [pc, #444]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002b92:	5c9b      	ldrb	r3, [r3, r2]
 8002b94:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b98:	0d9b      	lsrs	r3, r3, #22
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ba2:	4b68      	ldr	r3, [pc, #416]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d05d      	beq.n	8002c6a <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4604      	mov	r4, r0
 8002bb8:	460d      	mov	r5, r1
 8002bba:	4622      	mov	r2, r4
 8002bbc:	462b      	mov	r3, r5
 8002bbe:	f04f 0000 	mov.w	r0, #0
 8002bc2:	f04f 0100 	mov.w	r1, #0
 8002bc6:	0159      	lsls	r1, r3, #5
 8002bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bcc:	0150      	lsls	r0, r2, #5
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	4621      	mov	r1, r4
 8002bd4:	1a51      	subs	r1, r2, r1
 8002bd6:	6139      	str	r1, [r7, #16]
 8002bd8:	4629      	mov	r1, r5
 8002bda:	eb63 0301 	sbc.w	r3, r3, r1
 8002bde:	617b      	str	r3, [r7, #20]
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bec:	4659      	mov	r1, fp
 8002bee:	018b      	lsls	r3, r1, #6
 8002bf0:	4651      	mov	r1, sl
 8002bf2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bf6:	4651      	mov	r1, sl
 8002bf8:	018a      	lsls	r2, r1, #6
 8002bfa:	46d4      	mov	ip, sl
 8002bfc:	ebb2 080c 	subs.w	r8, r2, ip
 8002c00:	4659      	mov	r1, fp
 8002c02:	eb63 0901 	sbc.w	r9, r3, r1
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c1a:	4690      	mov	r8, r2
 8002c1c:	4699      	mov	r9, r3
 8002c1e:	4623      	mov	r3, r4
 8002c20:	eb18 0303 	adds.w	r3, r8, r3
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	462b      	mov	r3, r5
 8002c28:	eb49 0303 	adc.w	r3, r9, r3
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	f04f 0300 	mov.w	r3, #0
 8002c36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c3a:	4629      	mov	r1, r5
 8002c3c:	024b      	lsls	r3, r1, #9
 8002c3e:	4620      	mov	r0, r4
 8002c40:	4629      	mov	r1, r5
 8002c42:	4604      	mov	r4, r0
 8002c44:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002c48:	4601      	mov	r1, r0
 8002c4a:	024a      	lsls	r2, r1, #9
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	4619      	mov	r1, r3
 8002c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c52:	2200      	movs	r2, #0
 8002c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c5c:	f7fd fd96 	bl	800078c <__aeabi_uldivmod>
 8002c60:	4602      	mov	r2, r0
 8002c62:	460b      	mov	r3, r1
 8002c64:	4613      	mov	r3, r2
 8002c66:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c68:	e055      	b.n	8002d16 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	623b      	str	r3, [r7, #32]
 8002c70:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c72:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c76:	4642      	mov	r2, r8
 8002c78:	464b      	mov	r3, r9
 8002c7a:	f04f 0000 	mov.w	r0, #0
 8002c7e:	f04f 0100 	mov.w	r1, #0
 8002c82:	0159      	lsls	r1, r3, #5
 8002c84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c88:	0150      	lsls	r0, r2, #5
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	46c4      	mov	ip, r8
 8002c90:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002c94:	4640      	mov	r0, r8
 8002c96:	4649      	mov	r1, r9
 8002c98:	468c      	mov	ip, r1
 8002c9a:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	f04f 0300 	mov.w	r3, #0
 8002ca6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002caa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cae:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cb2:	ebb2 040a 	subs.w	r4, r2, sl
 8002cb6:	eb63 050b 	sbc.w	r5, r3, fp
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	00eb      	lsls	r3, r5, #3
 8002cc4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cc8:	00e2      	lsls	r2, r4, #3
 8002cca:	4614      	mov	r4, r2
 8002ccc:	461d      	mov	r5, r3
 8002cce:	4603      	mov	r3, r0
 8002cd0:	18e3      	adds	r3, r4, r3
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	eb45 0303 	adc.w	r3, r5, r3
 8002cda:	607b      	str	r3, [r7, #4]
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f04f 0300 	mov.w	r3, #0
 8002ce4:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ce8:	4629      	mov	r1, r5
 8002cea:	028b      	lsls	r3, r1, #10
 8002cec:	4620      	mov	r0, r4
 8002cee:	4629      	mov	r1, r5
 8002cf0:	4604      	mov	r4, r0
 8002cf2:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002cf6:	4601      	mov	r1, r0
 8002cf8:	028a      	lsls	r2, r1, #10
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d00:	2200      	movs	r2, #0
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	61fa      	str	r2, [r7, #28]
 8002d06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d0a:	f7fd fd3f 	bl	800078c <__aeabi_uldivmod>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4613      	mov	r3, r2
 8002d14:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8002d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d18:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002d1a:	e00d      	b.n	8002d38 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002d1c:	4b09      	ldr	r3, [pc, #36]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	0b5b      	lsrs	r3, r3, #13
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002d36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3748      	adds	r7, #72	@ 0x48
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d44:	40023800 	.word	0x40023800
 8002d48:	00f42400 	.word	0x00f42400
 8002d4c:	007a1200 	.word	0x007a1200
 8002d50:	08003348 	.word	0x08003348

08002d54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b087      	sub	sp, #28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002d60:	4b29      	ldr	r3, [pc, #164]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d12c      	bne.n	8002dc6 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d6c:	4b26      	ldr	r3, [pc, #152]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d005      	beq.n	8002d84 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002d78:	4b24      	ldr	r3, [pc, #144]	@ (8002e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	e016      	b.n	8002db2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d84:	4b20      	ldr	r3, [pc, #128]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d88:	4a1f      	ldr	r2, [pc, #124]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d8e:	6253      	str	r3, [r2, #36]	@ 0x24
 8002d90:	4b1d      	ldr	r3, [pc, #116]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002da4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002da6:	4b18      	ldr	r3, [pc, #96]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	4a17      	ldr	r2, [pc, #92]	@ (8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002dac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002db0:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002db8:	d105      	bne.n	8002dc6 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002dc0:	d101      	bne.n	8002dc6 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d105      	bne.n	8002dd8 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002dcc:	4b10      	ldr	r3, [pc, #64]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a0f      	ldr	r2, [pc, #60]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dd2:	f043 0304 	orr.w	r3, r3, #4
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f023 0201 	bic.w	r2, r3, #1
 8002de0:	490b      	ldr	r1, [pc, #44]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002de8:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d001      	beq.n	8002dfa <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	371c      	adds	r7, #28
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40007000 	.word	0x40007000
 8002e10:	40023c00 	.word	0x40023c00

08002e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e031      	b.n	8002e8a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d106      	bne.n	8002e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7fe fc0a 	bl	8001654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	4619      	mov	r1, r3
 8002e52:	4610      	mov	r0, r2
 8002e54:	f000 f8e4 	bl	8003020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_TIM_ConfigClockSource+0x1c>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e0b4      	b.n	8003018 <HAL_TIM_ConfigClockSource+0x186>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2202      	movs	r2, #2
 8002eba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002ecc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ed4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ee6:	d03e      	beq.n	8002f66 <HAL_TIM_ConfigClockSource+0xd4>
 8002ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eec:	f200 8087 	bhi.w	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ef4:	f000 8086 	beq.w	8003004 <HAL_TIM_ConfigClockSource+0x172>
 8002ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002efc:	d87f      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002efe:	2b70      	cmp	r3, #112	@ 0x70
 8002f00:	d01a      	beq.n	8002f38 <HAL_TIM_ConfigClockSource+0xa6>
 8002f02:	2b70      	cmp	r3, #112	@ 0x70
 8002f04:	d87b      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002f06:	2b60      	cmp	r3, #96	@ 0x60
 8002f08:	d050      	beq.n	8002fac <HAL_TIM_ConfigClockSource+0x11a>
 8002f0a:	2b60      	cmp	r3, #96	@ 0x60
 8002f0c:	d877      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002f0e:	2b50      	cmp	r3, #80	@ 0x50
 8002f10:	d03c      	beq.n	8002f8c <HAL_TIM_ConfigClockSource+0xfa>
 8002f12:	2b50      	cmp	r3, #80	@ 0x50
 8002f14:	d873      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002f16:	2b40      	cmp	r3, #64	@ 0x40
 8002f18:	d058      	beq.n	8002fcc <HAL_TIM_ConfigClockSource+0x13a>
 8002f1a:	2b40      	cmp	r3, #64	@ 0x40
 8002f1c:	d86f      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002f1e:	2b30      	cmp	r3, #48	@ 0x30
 8002f20:	d064      	beq.n	8002fec <HAL_TIM_ConfigClockSource+0x15a>
 8002f22:	2b30      	cmp	r3, #48	@ 0x30
 8002f24:	d86b      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002f26:	2b20      	cmp	r3, #32
 8002f28:	d060      	beq.n	8002fec <HAL_TIM_ConfigClockSource+0x15a>
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d867      	bhi.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d05c      	beq.n	8002fec <HAL_TIM_ConfigClockSource+0x15a>
 8002f32:	2b10      	cmp	r3, #16
 8002f34:	d05a      	beq.n	8002fec <HAL_TIM_ConfigClockSource+0x15a>
 8002f36:	e062      	b.n	8002ffe <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f48:	f000 f949 	bl	80031de <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f5a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	609a      	str	r2, [r3, #8]
      break;
 8002f64:	e04f      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f76:	f000 f932 	bl	80031de <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f88:	609a      	str	r2, [r3, #8]
      break;
 8002f8a:	e03c      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f98:	461a      	mov	r2, r3
 8002f9a:	f000 f8a9 	bl	80030f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2150      	movs	r1, #80	@ 0x50
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 f900 	bl	80031aa <TIM_ITRx_SetConfig>
      break;
 8002faa:	e02c      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fb8:	461a      	mov	r2, r3
 8002fba:	f000 f8c7 	bl	800314c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2160      	movs	r1, #96	@ 0x60
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f000 f8f0 	bl	80031aa <TIM_ITRx_SetConfig>
      break;
 8002fca:	e01c      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fd8:	461a      	mov	r2, r3
 8002fda:	f000 f889 	bl	80030f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2140      	movs	r1, #64	@ 0x40
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f000 f8e0 	bl	80031aa <TIM_ITRx_SetConfig>
      break;
 8002fea:	e00c      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4610      	mov	r0, r2
 8002ff8:	f000 f8d7 	bl	80031aa <TIM_ITRx_SetConfig>
      break;
 8002ffc:	e003      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	73fb      	strb	r3, [r7, #15]
      break;
 8003002:	e000      	b.n	8003006 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003004:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 8003016:	7bfb      	ldrb	r3, [r7, #15]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003036:	d007      	beq.n	8003048 <TIM_Base_SetConfig+0x28>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a28      	ldr	r2, [pc, #160]	@ (80030dc <TIM_Base_SetConfig+0xbc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d003      	beq.n	8003048 <TIM_Base_SetConfig+0x28>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a27      	ldr	r2, [pc, #156]	@ (80030e0 <TIM_Base_SetConfig+0xc0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d108      	bne.n	800305a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800304e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003060:	d013      	beq.n	800308a <TIM_Base_SetConfig+0x6a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a1d      	ldr	r2, [pc, #116]	@ (80030dc <TIM_Base_SetConfig+0xbc>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00f      	beq.n	800308a <TIM_Base_SetConfig+0x6a>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a1c      	ldr	r2, [pc, #112]	@ (80030e0 <TIM_Base_SetConfig+0xc0>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00b      	beq.n	800308a <TIM_Base_SetConfig+0x6a>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a1b      	ldr	r2, [pc, #108]	@ (80030e4 <TIM_Base_SetConfig+0xc4>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d007      	beq.n	800308a <TIM_Base_SetConfig+0x6a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a1a      	ldr	r2, [pc, #104]	@ (80030e8 <TIM_Base_SetConfig+0xc8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d003      	beq.n	800308a <TIM_Base_SetConfig+0x6a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a19      	ldr	r2, [pc, #100]	@ (80030ec <TIM_Base_SetConfig+0xcc>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d108      	bne.n	800309c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003090:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	4313      	orrs	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f043 0204 	orr.w	r2, r3, #4
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	601a      	str	r2, [r3, #0]
}
 80030d2:	bf00      	nop
 80030d4:	3714      	adds	r7, #20
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc80      	pop	{r7}
 80030da:	4770      	bx	lr
 80030dc:	40000400 	.word	0x40000400
 80030e0:	40000800 	.word	0x40000800
 80030e4:	40010800 	.word	0x40010800
 80030e8:	40010c00 	.word	0x40010c00
 80030ec:	40011000 	.word	0x40011000

080030f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b087      	sub	sp, #28
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6a1b      	ldr	r3, [r3, #32]
 8003106:	f023 0201 	bic.w	r2, r3, #1
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800311a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f023 030a 	bic.w	r3, r3, #10
 800312c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	4313      	orrs	r3, r2
 8003134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	621a      	str	r2, [r3, #32]
}
 8003142:	bf00      	nop
 8003144:	371c      	adds	r7, #28
 8003146:	46bd      	mov	sp, r7
 8003148:	bc80      	pop	{r7}
 800314a:	4770      	bx	lr

0800314c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	f023 0210 	bic.w	r2, r3, #16
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	699b      	ldr	r3, [r3, #24]
 800316e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	031b      	lsls	r3, r3, #12
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	4313      	orrs	r3, r2
 8003180:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003188:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	011b      	lsls	r3, r3, #4
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4313      	orrs	r3, r2
 8003192:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	621a      	str	r2, [r3, #32]
}
 80031a0:	bf00      	nop
 80031a2:	371c      	adds	r7, #28
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr

080031aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b085      	sub	sp, #20
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
 80031b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f043 0307 	orr.w	r3, r3, #7
 80031cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	609a      	str	r2, [r3, #8]
}
 80031d4:	bf00      	nop
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031de:	b480      	push	{r7}
 80031e0:	b087      	sub	sp, #28
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
 80031ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	021a      	lsls	r2, r3, #8
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	431a      	orrs	r2, r3
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	4313      	orrs	r3, r2
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	609a      	str	r2, [r3, #8]
}
 8003212:	bf00      	nop
 8003214:	371c      	adds	r7, #28
 8003216:	46bd      	mov	sp, r7
 8003218:	bc80      	pop	{r7}
 800321a:	4770      	bx	lr

0800321c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800322c:	2b01      	cmp	r3, #1
 800322e:	d101      	bne.n	8003234 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003230:	2302      	movs	r3, #2
 8003232:	e046      	b.n	80032c2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2202      	movs	r2, #2
 8003240:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800325a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003276:	d00e      	beq.n	8003296 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a13      	ldr	r2, [pc, #76]	@ (80032cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d009      	beq.n	8003296 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a12      	ldr	r2, [pc, #72]	@ (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d004      	beq.n	8003296 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a10      	ldr	r2, [pc, #64]	@ (80032d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d10c      	bne.n	80032b0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800329c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3714      	adds	r7, #20
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr
 80032cc:	40000400 	.word	0x40000400
 80032d0:	40000800 	.word	0x40000800
 80032d4:	40010800 	.word	0x40010800

080032d8 <memset>:
 80032d8:	4603      	mov	r3, r0
 80032da:	4402      	add	r2, r0
 80032dc:	4293      	cmp	r3, r2
 80032de:	d100      	bne.n	80032e2 <memset+0xa>
 80032e0:	4770      	bx	lr
 80032e2:	f803 1b01 	strb.w	r1, [r3], #1
 80032e6:	e7f9      	b.n	80032dc <memset+0x4>

080032e8 <__libc_init_array>:
 80032e8:	b570      	push	{r4, r5, r6, lr}
 80032ea:	2600      	movs	r6, #0
 80032ec:	4d0c      	ldr	r5, [pc, #48]	@ (8003320 <__libc_init_array+0x38>)
 80032ee:	4c0d      	ldr	r4, [pc, #52]	@ (8003324 <__libc_init_array+0x3c>)
 80032f0:	1b64      	subs	r4, r4, r5
 80032f2:	10a4      	asrs	r4, r4, #2
 80032f4:	42a6      	cmp	r6, r4
 80032f6:	d109      	bne.n	800330c <__libc_init_array+0x24>
 80032f8:	f000 f81a 	bl	8003330 <_init>
 80032fc:	2600      	movs	r6, #0
 80032fe:	4d0a      	ldr	r5, [pc, #40]	@ (8003328 <__libc_init_array+0x40>)
 8003300:	4c0a      	ldr	r4, [pc, #40]	@ (800332c <__libc_init_array+0x44>)
 8003302:	1b64      	subs	r4, r4, r5
 8003304:	10a4      	asrs	r4, r4, #2
 8003306:	42a6      	cmp	r6, r4
 8003308:	d105      	bne.n	8003316 <__libc_init_array+0x2e>
 800330a:	bd70      	pop	{r4, r5, r6, pc}
 800330c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003310:	4798      	blx	r3
 8003312:	3601      	adds	r6, #1
 8003314:	e7ee      	b.n	80032f4 <__libc_init_array+0xc>
 8003316:	f855 3b04 	ldr.w	r3, [r5], #4
 800331a:	4798      	blx	r3
 800331c:	3601      	adds	r6, #1
 800331e:	e7f2      	b.n	8003306 <__libc_init_array+0x1e>
 8003320:	0800336c 	.word	0x0800336c
 8003324:	0800336c 	.word	0x0800336c
 8003328:	0800336c 	.word	0x0800336c
 800332c:	08003370 	.word	0x08003370

08003330 <_init>:
 8003330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003332:	bf00      	nop
 8003334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003336:	bc08      	pop	{r3}
 8003338:	469e      	mov	lr, r3
 800333a:	4770      	bx	lr

0800333c <_fini>:
 800333c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800333e:	bf00      	nop
 8003340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003342:	bc08      	pop	{r3}
 8003344:	469e      	mov	lr, r3
 8003346:	4770      	bx	lr
