WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500109 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000109 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250110 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250110 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14413000 heartbeat IPC: 1.062 cumulative IPC: 0.6125 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 30713080 heartbeat IPC: 0.6135 cumulative IPC: 0.6132 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 47006060 heartbeat IPC: 0.6138 cumulative IPC: 0.6134 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 63172128 heartbeat IPC: 0.6186 cumulative IPC: 0.6149 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 79397282 heartbeat IPC: 0.6163 cumulative IPC: 0.6152 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 95545619 heartbeat IPC: 0.6193 cumulative IPC: 0.6159 (Simulation time: 00 hr 06 min 50 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv476.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000004 cycles: 111744808 heartbeat IPC: 0.6173 cumulative IPC: 0.6161 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 127939396 heartbeat IPC: 0.6175 cumulative IPC: 0.6163 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 144144995 heartbeat IPC: 0.6171 cumulative IPC: 0.6164 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 160338264 heartbeat IPC: 0.6175 cumulative IPC: 0.6165 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 162187893 cumulative IPC: 0.6166 (Simulation time: 00 hr 11 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 162187893 cumulative IPC: 0.6166 (Simulation time: 00 hr 11 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv476.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6166 instructions: 100000004 cycles: 162187893
CPU 0 Branch Prediction Accuracy: 70.75% MPKI: 51.93 Average ROB Occupancy at Mispredict: 3.669
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.64
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.35

LLC TOTAL        ACCESS:     632342 HIT:     624131 MISS:       8211
LLC LOAD         ACCESS:     460886 HIT:     452793 MISS:       8093
LLC RFO          ACCESS:      65023 HIT:      64987 MISS:         36
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     105876 HIT:     105876 MISS:          0
LLC TRANSLATION  ACCESS:        557 HIT:        475 MISS:         82
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 194.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27828700 HIT:   26702890 MISS:    1125810
cpu0_DTLB LOAD         ACCESS:   27828700 HIT:   26702890 MISS:    1125810
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.762 cycles
cpu0_ITLB TOTAL        ACCESS:   12067269 HIT:    9694430 MISS:    2372839
cpu0_ITLB LOAD         ACCESS:   12067269 HIT:    9694430 MISS:    2372839
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.947 cycles
cpu0_L1D TOTAL        ACCESS:   34849894 HIT:   31229563 MISS:    3620331
cpu0_L1D LOAD         ACCESS:   20845302 HIT:   18889427 MISS:    1955875
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14003842 HIT:   12340132 MISS:    1663710
cpu0_L1D TRANSLATION  ACCESS:        750 HIT:          4 MISS:        746
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.423 cycles
cpu0_L1I TOTAL        ACCESS:   13607205 HIT:    5865001 MISS:    7742204
cpu0_L1I LOAD         ACCESS:   13607205 HIT:    5865001 MISS:    7742204
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.488 cycles
cpu0_L2C TOTAL        ACCESS:    9491911 HIT:    8955268 MISS:     536643
cpu0_L2C LOAD         ACCESS:    7757106 HIT:    7296220 MISS:     460886
cpu0_L2C RFO          ACCESS:     584921 HIT:     519898 MISS:      65023
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1149138 HIT:    1138961 MISS:      10177
cpu0_L2C TRANSLATION  ACCESS:        746 HIT:        189 MISS:        557
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.62 cycles
cpu0_STLB TOTAL        ACCESS:    2118176 HIT:    2117448 MISS:        728
cpu0_STLB LOAD         ACCESS:    2118176 HIT:    2117448 MISS:        728
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 75.23 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3816
  ROW_BUFFER_MISS:       4395
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
