{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521034594975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521034594991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 14:36:34 2018 " "Processing started: Wed Mar 14 14:36:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521034594991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1521034594991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Tetris_DE1 -c Tetris_DE1 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Tetris_DE1 -c Tetris_DE1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1521034594991 ""}
{ "Info" "ISTA_SDC_FOUND" "Tetris_DE1.sdc " "Reading SDC File: 'Tetris_DE1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1521034595225 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk0\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk0\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1521034595225 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1521034595225 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 1 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PLL:pll\|altpll:altpll_component\|_clk0 " "Node  \"PLL:pll\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1521034595241 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " RESET_N " "Node  \"RESET_N\"" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1521034595241 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " RESET_N " "Node  \"RESET_N\"" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1521034595241 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RESET_N " "Node  \"RESET_N\"" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " PLL:pll\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:pll\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2348 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521034595241 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:pll\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:pll\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2348 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " RESET_N " "Node  \"RESET_N\"" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_state.DATA " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_state.DATA\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 609 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_state.DATA " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_state.DATA\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|Equal0~0 " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|Equal0~0\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2160 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb\|SRAM_WE_N~0 " "Node  \"VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb\|SRAM_WE_N~0\"" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_RAMDAC.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2134 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|new_line " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|new_line\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|x_cursor\[0\]~11 " "Node  \"VGA_Framebuffer:vga\|x_cursor\[0\]~11\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2172 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|substate.INIT " "Node  \"VGA_Framebuffer:vga\|substate.INIT\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|Equal1~2 " "Node  \"VGA_Framebuffer:vga\|Equal1~2\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 219 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2224 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|Selector3~0 " "Node  \"VGA_Framebuffer:vga\|Selector3~0\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2219 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|BLANK~0 " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|BLANK~0\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2133 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_timing~0 " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_timing~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2217 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|x_cursor\[9\]~21 " "Node  \"VGA_Framebuffer:vga\|x_cursor\[9\]~21\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2218 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_timing~0 " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_timing~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2165 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|y_cursor\[0\]~10 " "Node  \"VGA_Framebuffer:vga\|y_cursor\[0\]~10\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2226 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[5\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[5\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[9\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[9\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[9\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[9\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|Equal8~1 " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|Equal8~1\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 2147 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|state.DRAWING_LINE " "Node  \"VGA_Framebuffer:vga\|state.DRAWING_LINE\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[1\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[1\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[5\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[5\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[3\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[3\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[2\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|v_counter\[2\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[7\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[7\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|x_cursor\[2\] " "Node  \"VGA_Framebuffer:vga\|x_cursor\[2\]\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[8\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[8\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[6\] " "Node  \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\|h_counter\[6\]\"" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_NODES_INFO" " VGA_Framebuffer:vga\|x_cursor\[4\] " "Node  \"VGA_Framebuffer:vga\|x_cursor\[4\]\"" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521034595241 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1521034595241 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521034595241 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1521034595256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521034595319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 14:36:35 2018 " "Processing ended: Wed Mar 14 14:36:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521034595319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521034595319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521034595319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1521034595319 ""}
