$date
	Tue Mar  8 14:18:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_checkCF $end
$var wire 1 ! valCf $end
$var reg 64 " Out [63:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 ! CF $end
$var wire 64 $ Out [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
bx "
x!
$end
#1
0!
b1010 "
b1010 $
#3
b0 "
b0 $
#8
