Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/vijay/Desktop/Vlsi/parity/paritygen_isim_beh.exe" -prj "/home/vijay/Desktop/Vlsi/parity/paritygen_beh.prj" "work.paritygen" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/vijay/Desktop/Vlsi/parity/parity.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82932 KB
Fuse CPU Usage: 930 ms
Compiling module paritygen
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable /home/vijay/Desktop/Vlsi/parity/paritygen_isim_beh.exe
Fuse Memory Usage: 446488 KB
Fuse CPU Usage: 930 ms
GCC CPU Usage: 190 ms
