// Seed: 1537477797
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4
);
  assign id_0 = id_3 == 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    output wand  id_3,
    input  tri0  id_4
);
  supply1 id_6 = 1'b0 - 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_4,
      id_0
  );
  wire id_7;
endmodule
module module_2 (
    input supply1 id_0,
    id_4,
    input wand id_1,
    input tri id_2
);
  supply1 id_5;
  uwire id_6, id_7;
  wire id_8;
  id_9(
      id_0, id_6, 1'h0, id_5, -1, 1, id_2 / -1
  );
endmodule
