/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [13:0] celloutsig_0_48z;
  wire [8:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_52z;
  wire [7:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_62z;
  wire [10:0] celloutsig_0_64z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_20z & celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_4z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z[1] & celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_8z[2] & _00_);
  assign celloutsig_0_19z = ~(celloutsig_0_8z[2] & celloutsig_0_14z);
  assign celloutsig_0_21z = ~(celloutsig_0_17z & celloutsig_0_12z);
  assign celloutsig_0_26z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_29z = ~(celloutsig_0_18z | _00_);
  assign celloutsig_0_45z = celloutsig_0_2z | ~(_00_);
  assign celloutsig_1_1z = in_data[130] | ~(celloutsig_1_0z[0]);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_0_39z = celloutsig_0_18z ^ celloutsig_0_10z[2];
  assign celloutsig_0_74z = celloutsig_0_5z[3] ^ celloutsig_0_24z[1];
  assign celloutsig_0_0z = ~(in_data[26] ^ in_data[38]);
  assign celloutsig_0_80z = ~(celloutsig_0_42z ^ celloutsig_0_20z);
  assign celloutsig_0_18z = ~(celloutsig_0_14z ^ celloutsig_0_6z[3]);
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_10z[3:0];
  assign { _01_[3], _00_, _01_[1:0] } = _20_;
  assign celloutsig_0_40z = { celloutsig_0_6z[5:1], celloutsig_0_26z } / { 1'h1, in_data[92:89], celloutsig_0_20z };
  assign celloutsig_0_4z = in_data[19:11] / { 1'h1, in_data[15:11], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_48z = { celloutsig_0_10z[3:1], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_45z, celloutsig_0_45z } / { 1'h1, celloutsig_0_22z, celloutsig_0_30z };
  assign celloutsig_1_12z = { in_data[180:174], celloutsig_1_6z } / { 1'h1, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_36z = { celloutsig_0_24z[2:1], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_19z } >= { celloutsig_0_4z[0], celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_14z };
  assign celloutsig_0_7z = in_data[39:20] >= { celloutsig_0_4z[8:5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_2z } >= { celloutsig_1_0z[3:0], celloutsig_1_4z };
  assign celloutsig_0_25z = { celloutsig_0_10z[4:1], celloutsig_0_3z } >= { _00_, _01_[3], _00_, _01_[1:0] };
  assign celloutsig_0_9z = celloutsig_0_8z && { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_20z = { _01_[1], celloutsig_0_8z, celloutsig_0_11z } && { celloutsig_0_10z[4:1], _01_[3], _00_, _01_[1:0] };
  assign celloutsig_0_2z = ! { in_data[76:67], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_5z = in_data[74:67] % { 1'h1, in_data[67:61] };
  assign celloutsig_0_10z = { celloutsig_0_5z[3:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_6z[5], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_62z = { celloutsig_0_28z[3:2], celloutsig_0_18z, celloutsig_0_52z, celloutsig_0_36z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_35z } * { celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_38z };
  assign celloutsig_0_8z = - { celloutsig_0_5z[2:0], celloutsig_0_2z };
  assign celloutsig_1_18z = - { in_data[154:140], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_11z = - celloutsig_0_10z[2:0];
  assign celloutsig_0_22z = - { in_data[40:36], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_24z = - celloutsig_0_4z[2:0];
  assign celloutsig_0_42z = { celloutsig_0_5z[2:1], celloutsig_0_39z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_17z } !== { celloutsig_0_40z[3], celloutsig_0_31z };
  assign celloutsig_0_81z = celloutsig_0_4z[6:2] !== { celloutsig_0_64z[3:0], celloutsig_0_74z };
  assign celloutsig_1_2z = { in_data[133:130], celloutsig_1_1z } !== celloutsig_1_0z;
  assign celloutsig_0_52z = ~ celloutsig_0_48z[13:7];
  assign celloutsig_0_64z = ~ { celloutsig_0_62z[10:7], celloutsig_0_6z };
  assign celloutsig_0_17z = | { celloutsig_0_8z[2:0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_14z, _01_[3], _00_, _01_[1:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_38z = ^ { celloutsig_0_36z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_10z };
  assign celloutsig_1_19z = ^ { celloutsig_1_12z[7:2], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_30z = ^ { celloutsig_0_28z[5:2], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z[6:1], celloutsig_0_2z } ^ in_data[63:57];
  assign celloutsig_1_0z = in_data[177:173] ^ in_data[190:186];
  assign celloutsig_0_23z = { celloutsig_0_5z[1:0], celloutsig_0_12z } ^ { _00_, _01_[1:0] };
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_8z, _01_[3], _00_, _01_[1:0], celloutsig_0_29z, celloutsig_0_0z } ^ { celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_28z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_28z = celloutsig_0_4z[7:2];
  assign _01_[2] = _00_;
  assign { out_data[144:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
