#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov  6 15:24:53 2023
# Process ID: 87001
# Current directory: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1
# Command line: vivado -log u96v2_sbc_mp4d_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_mp4d_wrapper.tcl
# Log file: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/u96v2_sbc_mp4d_wrapper.vds
# Journal file: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source u96v2_sbc_mp4d_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/MPSoC4Drones/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top u96v2_sbc_mp4d_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 87040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.281 ; gain = 29.906 ; free physical = 8368 ; free virtual = 28099
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_wrapper' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/hdl/u96v2_sbc_mp4d_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:14' bound to instance 'u96v2_sbc_mp4d_i' of component 'u96v2_sbc_mp4d' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/hdl/u96v2_sbc_mp4d_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_ImageFilter_0_1' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_ImageFilter_0_1_stub.vhdl:5' bound to instance 'ImageFilter_0' of component 'u96v2_sbc_mp4d_ImageFilter_0_1' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:422]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_ImageFilter_0_1' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_ImageFilter_0_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:431]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:474]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_intc_0_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'u96v2_sbc_mp4d_axi_intc_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:494]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_intc_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_smc_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'u96v2_sbc_mp4d_axi_smc_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:518]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_smc_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_axi_smc_0_stub.vhdl:106]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_rst_ps8_0_100M_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'u96v2_sbc_mp4d_rst_ps8_0_100M_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:616]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_rst_ps8_0_100M_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconcat_0_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconcat_0_0/synth/u96v2_sbc_mp4d_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'u96v2_sbc_mp4d_xlconcat_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:629]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconcat_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconcat_0_0/synth/u96v2_sbc_mp4d_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (1#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconcat_0_0' (2#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconcat_0_0/synth/u96v2_sbc_mp4d_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconstant_0_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_0_0/synth/u96v2_sbc_mp4d_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'u96v2_sbc_mp4d_xlconstant_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:641]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconstant_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_0_0/synth/u96v2_sbc_mp4d_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (3#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconstant_0_0' (4#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_0_0/synth/u96v2_sbc_mp4d_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconstant_1_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_1_0/synth/u96v2_sbc_mp4d_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'u96v2_sbc_mp4d_xlconstant_1_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:645]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconstant_1_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_1_0/synth/u96v2_sbc_mp4d_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (4#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconstant_1_0' (5#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_1_0/synth/u96v2_sbc_mp4d_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0' declared at '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:649]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0' [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-87001-michael-Yoga-Slim-7-14ARE05/realtime/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_mp4d' (6#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_mp4d_wrapper' (7#1) [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/hdl/u96v2_sbc_mp4d_wrapper.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2746.188 ; gain = 77.812 ; free physical = 8175 ; free virtual = 27907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2764.031 ; gain = 95.656 ; free physical = 8872 ; free virtual = 28604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2764.031 ; gain = 95.656 ; free physical = 8872 ; free virtual = 28604
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.031 ; gain = 0.000 ; free physical = 8857 ; free virtual = 28589
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_intc_0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0/u96v2_sbc_mp4d_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_intc_0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_ImageFilter_0_1/u96v2_sbc_mp4d_ImageFilter_0_1/u96v2_sbc_mp4d_ImageFilter_0_1_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/ImageFilter_0'
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_ImageFilter_0_1/u96v2_sbc_mp4d_ImageFilter_0_1/u96v2_sbc_mp4d_ImageFilter_0_1_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/ImageFilter_0'
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/constrs_1/imports/src/u96v2_sbc_mp4d.xdc]
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/constrs_1/imports/src/u96v2_sbc_mp4d.xdc]
Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.891 ; gain = 0.000 ; free physical = 8839 ; free virtual = 28571
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.891 ; gain = 0.000 ; free physical = 8839 ; free virtual = 28571
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2813.891 ; gain = 145.516 ; free physical = 8893 ; free virtual = 28625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2813.891 ; gain = 145.516 ; free physical = 8893 ; free virtual = 28625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/ImageFilter_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2813.891 ; gain = 145.516 ; free physical = 8893 ; free virtual = 28625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2813.891 ; gain = 145.516 ; free physical = 8895 ; free virtual = 28628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2813.891 ; gain = 145.516 ; free physical = 8895 ; free virtual = 28631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3255.305 ; gain = 586.930 ; free physical = 8332 ; free virtual = 28068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3255.305 ; gain = 586.930 ; free physical = 8332 ; free virtual = 28068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3275.344 ; gain = 606.969 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |u96v2_sbc_mp4d_ImageFilter_0_1        |         1|
|2     |u96v2_sbc_mp4d_axi_bram_ctrl_0_0      |         1|
|3     |u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0 |         1|
|4     |u96v2_sbc_mp4d_axi_intc_0_0           |         1|
|5     |u96v2_sbc_mp4d_axi_smc_0              |         1|
|6     |u96v2_sbc_mp4d_rst_ps8_0_100M_0       |         1|
|7     |u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0    |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |u96v2_sbc_mp4d_ImageFilter_0_1_bbox        |     1|
|2     |u96v2_sbc_mp4d_axi_bram_ctrl_0_0_bbox      |     1|
|3     |u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_bbox |     1|
|4     |u96v2_sbc_mp4d_axi_intc_0_0_bbox           |     1|
|5     |u96v2_sbc_mp4d_axi_smc_0_bbox              |     1|
|6     |u96v2_sbc_mp4d_rst_ps8_0_100M_0_bbox       |     1|
|7     |u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_bbox    |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.281 ; gain = 612.906 ; free physical = 8323 ; free virtual = 28059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3281.281 ; gain = 563.047 ; free physical = 8367 ; free virtual = 28103
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.289 ; gain = 612.906 ; free physical = 8367 ; free virtual = 28103
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.289 ; gain = 0.000 ; free physical = 8364 ; free virtual = 28100
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.062 ; gain = 0.000 ; free physical = 8388 ; free virtual = 28123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3319.000 ; gain = 872.965 ; free physical = 8517 ; free virtual = 28253
INFO: [Common 17-1381] The checkpoint '/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/u96v2_sbc_mp4d_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96v2_sbc_mp4d_wrapper_utilization_synth.rpt -pb u96v2_sbc_mp4d_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 15:25:49 2023...
