# 2x4decoder-4x1mux-majority-in-verilog
Circuit simulation using verilog 
