Library, Design Unit ,Compile time , Hardware Gen ,Optimization Stg1 ,Optimization Stg2 , Peak Mem Usage, Incr Mem Usage, Hardware Gen ,Optimization Stg1 ,Optimization Stg2
work, caxi4interconnect_SlvProtocolConverter_Z7,0h:00m:01s,0h:00m:01s,-,0h:00m:00s,   151 MB,     4 MB,     4 MB,     0 MB,     0 MB
work, COREAXI4INTERCONNECT_Z2,0h:00m:03s,0h:00m:03s,-,0h:00m:00s,   151 MB,    10 MB,     7 MB,     0 MB,     3 MB
