
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1895362786500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    99637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23739.71                       # Real time elapsed on the host
host_tick_rate                               79839328                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2357751135                       # Number of instructions simulated
sim_ops                                    2365361294                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.895363                       # Number of seconds simulated
sim_ticks                                1895362786500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.976557                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297022334                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           341497003                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         33005097                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        449376342                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          41955519                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       42242445                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          286926                       # Number of indirect misses.
system.cpu0.branchPred.lookups              585295616                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3904092                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901236                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18420199                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 534903924                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59821875                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717946                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      177833755                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2141890638                       # Number of instructions committed
system.cpu0.commit.committedOps            2143797168                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3416291700                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.627522                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387352                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2378853058     69.63%     69.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    623843292     18.26%     87.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    139277902      4.08%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    141587551      4.14%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45197450      1.32%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16547673      0.48%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3608039      0.11%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7554860      0.22%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59821875      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3416291700                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43208555                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071357597                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668769257                       # Number of loads committed
system.cpu0.commit.membars                    3807641                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807647      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1187738433     55.40%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670670485     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259460979     12.10%    100.00% # Class of committed instruction
=======
final_tick                               1982611982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702528                       # Number of bytes of host memory used
host_op_rate                                   103072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22917.73                       # Real time elapsed on the host
host_tick_rate                               86509952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354567411                       # Number of instructions simulated
sim_ops                                    2362176307                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.982612                       # Number of seconds simulated
sim_ticks                                1982611982500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.923483                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              308060673                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           350373599                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         39254000                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461252362                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39345107                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39888870                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          543763                       # Number of indirect misses.
system.cpu0.branchPred.lookups              593781496                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959405                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801859                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         21707294                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554966957                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58226442                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121755836                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224524101                       # Number of instructions committed
system.cpu0.commit.committedOps            2228331243                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3646506375                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.611087                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.354342                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2559945232     70.20%     70.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    644801023     17.68%     87.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    157800542      4.33%     92.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    148300046      4.07%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     48430417      1.33%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15431693      0.42%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8659531      0.24%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4911449      0.13%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58226442      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3646506375                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44154706                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150638079                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691501413                       # Number of loads committed
system.cpu0.commit.membars                    7608876                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608882      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238593730     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695303264     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264705835     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2143797168                       # Class of committed instruction
system.cpu0.commit.refs                     930131492                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2141890638                       # Number of Instructions Simulated
system.cpu0.committedOps                   2143797168                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.754010                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.754010                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            370918303                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             14591220                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           288735330                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2363146375                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1397574915                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1655978887                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18433878                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24760521                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8080246                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228331243                       # Class of committed instruction
system.cpu0.commit.refs                     960009127                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224524101                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228331243                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.780126                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.780126                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            615587125                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             17560699                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           301814466                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2400368436                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1374362766                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1656609851                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              21722425                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             22941106                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10364720                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  585295616                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                400179088                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2058335808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12623427                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          870                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2416435859                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          315                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               66037656                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155792                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1359630264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338977853                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.643200                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3450986229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.700769                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1738900166     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1276296024     36.98%     87.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229782025      6.66%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               163553910      4.74%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32447918      0.94%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5622340      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  576297      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     510      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807039      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3450986229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      305910585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18611468                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               555611492                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.613378                       # Inst execution rate
system.cpu0.iew.exec_refs                  1040007044                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 279654217                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              312446704                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            759707130                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910568                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10250070                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           281943921                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2321610055                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            760352827                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         16105034                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2304397571                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1613612                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4106800                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18433878                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8048644                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       164531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35087861                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        70363                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13249                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     11571068                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     90937873                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20581686                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13249                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1877865                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16733603                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1008793425                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2279676633                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842020                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849424368                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606798                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2279985784                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2803177425                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1464468070                       # number of integer regfile writes
system.cpu0.ipc                              0.570122                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.570122                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810732      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1248331772     53.80%     53.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18651086      0.80%     54.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802468      0.16%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           767079476     33.06%     87.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          278827021     12.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2320502605                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                84                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2381198                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001026                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 393058     16.51%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    18      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1741346     73.13%     89.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               246772     10.36%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                  593781496                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                412193223                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2307662329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12293766                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         2362                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2444851199                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          293                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               78538356                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149947                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1331712416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         347405780                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.617397                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3678646887                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.665641                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.909811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1951483050     53.05%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1282802090     34.87%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234307015      6.37%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               166469701      4.53%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32617259      0.89%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6055188      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1105875      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     457      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806252      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3678646887                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      281285236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            21917710                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566340717                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587733                       # Inst execution rate
system.cpu0.iew.exec_refs                  1030155705                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274408059                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              525295303                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            756849722                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810778                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12162278                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276313246                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2350057831                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            755747646                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         21349155                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2327384119                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3759718                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4567781                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              21722425                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12336967                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       183275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35822257                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        78574                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14693                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7935083                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     65348309                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7805532                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14693                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1975813                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19941897                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1035776359                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2304976984                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842259                       # average fanout of values written-back
system.cpu0.iew.wb_producers                872391476                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582075                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2305096687                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2839323913                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1480817537                       # number of integer regfile writes
system.cpu0.ipc                              0.561758                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.561758                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611793      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1280561801     54.52%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650551      0.79%     55.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802425      0.16%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           766710560     32.64%     88.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271396093     11.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2348733274                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                88                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4323194                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001841                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 649842     15.03%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    18      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3262908     75.47%     90.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               410422      9.49%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2319073017                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8094499132                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2279676583                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2499434927                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2315891592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2320502605                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718463                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      177812884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           126599                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           517                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37899599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3450986229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.672417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853987                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1817047112     52.65%     52.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1109671268     32.16%     84.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          385274947     11.16%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          119422938      3.46%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17571375      0.51%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             796511      0.02%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             823214      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             225622      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             153242      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3450986229                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.617665                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2345444620                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8380649513                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2304976934                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2471797933                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2338637999                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2348733274                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419832                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121726585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           212990                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38185043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3678646887                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.638478                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.850739                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2031407870     55.22%     55.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1117549727     30.38%     85.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382218504     10.39%     95.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          128596604      3.50%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15953122      0.43%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1179413      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1176712      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             332578      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             232357      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3678646887                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.593125                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         24959813                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3184837                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           759707130                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          281943921                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3055                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3756896814                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    33828788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              334597291                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365299223                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13274419                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1415897276                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10581241                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31517                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2858362395                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350815553                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1522917181                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1644306258                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13104196                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18433878                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37503374                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               157617954                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2858362351                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        248152                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9217                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28698505                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9201                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5678061631                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4677980093                       # The number of ROB writes
system.cpu0.timesIdled                       44955551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3022                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.846887                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13622706                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14995237                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1694687                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22023618                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            663074                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         672228                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9154                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25165739                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59758                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1900991                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1425857                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20306457                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1558245                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703707                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10977292                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84482578                       # Number of instructions committed
system.cpu1.commit.committedOps              86383776                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    425156099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.203181                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.847074                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    387328051     91.10%     91.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18726417      4.40%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6756264      1.59%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6338700      1.49%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1870426      0.44%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       541718      0.13%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1781469      0.42%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       254809      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1558245      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    425156099                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              972804                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81387114                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23209238                       # Number of loads committed
system.cpu1.commit.membars                    3802067                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802067      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51318570     59.41%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25110229     29.07%     92.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6152766      7.12%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         35234378                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6882874                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           756849722                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276313246                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3959932123                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5291862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              565375071                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421167328                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25470865                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1396984799                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11906573                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                52369                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2907068767                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2386509032                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1549494554                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1642277584                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14129622                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              21722425                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52058758                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               128327222                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2907068723                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        228250                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8813                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52374771                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8805                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5938329923                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4732349020                       # The number of ROB writes
system.cpu0.timesIdled                       42025901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2856                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.907454                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17251468                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18370712                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1758922                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31215113                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            898664                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         905585                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6921                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34333263                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47171                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801578                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1360190                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29512592                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2454513                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11423143                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130043310                       # Number of instructions committed
system.cpu1.commit.committedOps             133845064                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    633029738                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.211436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.873885                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    574843867     90.81%     90.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29332061      4.63%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10219215      1.61%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9341458      1.48%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2080561      0.33%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       856500      0.14%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3501590      0.55%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       399973      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2454513      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    633029738                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456415                       # Number of function calls committed.
system.cpu1.commit.int_insts                125249617                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36886671                       # Number of loads committed
system.cpu1.commit.membars                    7603274                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603274      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77434485     57.85%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40688249     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8118912      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86383776                       # Class of committed instruction
system.cpu1.commit.refs                      31263007                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84482578                       # Number of Instructions Simulated
system.cpu1.committedOps                     86383776                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.095936                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.095936                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            361590793                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               277574                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13024373                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102760643                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17212696                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42848647                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1427319                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               728017                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4388453                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133845064                       # Class of committed instruction
system.cpu1.commit.refs                      48807173                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130043310                       # Number of Instructions Simulated
system.cpu1.committedOps                    133845064                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.902264                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.902264                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            550980103                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               416523                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16653809                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             150599210                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22755007                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51908674                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1361126                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1106452                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8391080                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   25165739                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14767207                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    408593617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               346348                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     104864245                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3392298                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058455                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17178141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14285780                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.243577                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         427467908                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.249767                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.692618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               361614711     84.59%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39825626      9.32%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15845667      3.71%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6989632      1.64%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2143061      0.50%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  586874      0.14%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  461911      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     415      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           427467908                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        3049871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1511129                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21727789                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.218084                       # Inst execution rate
system.cpu1.iew.exec_refs                    33968573                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8743157                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              319780964                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             25852373                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901962                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1511080                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9238492                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97349476                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25225416                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1366228                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             93889169                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1814854                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1993914                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1427319                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5971285                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          756441                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        23969                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2061                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3359                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2643135                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1184723                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2061                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       526108                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985021                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 50733338                       # num instructions consuming a value
system.cpu1.iew.wb_count                     92844282                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829077                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42061864                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215657                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      92883360                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118366267                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61028469                       # number of integer regfile writes
system.cpu1.ipc                              0.196235                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.196235                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802274      3.99%      3.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57026327     59.87%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27470606     28.84%     92.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6956031      7.30%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   34333263                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22511893                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    609256692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               344333                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151436794                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3519716                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053856                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24379439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18150132                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.237545                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         635395990                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.244320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.695076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               541520506     85.23%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55172240      8.68%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23552883      3.71%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10076977      1.59%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3496141      0.55%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718050      0.11%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  858813      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     369      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           635395990                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2110610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1450586                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31042422                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.222632                       # Inst execution rate
system.cpu1.iew.exec_refs                    51532298                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12341558                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              479921425                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39586849                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802370                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1488903                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12668719                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145257938                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39190740                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1278583                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            141929212                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               4049875                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2629601                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1361126                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10736439                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        42055                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          895908                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30794                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1127                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2443                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2700178                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       748217                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1127                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       486598                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        963988                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80031767                       # num instructions consuming a value
system.cpu1.iew.wb_count                    140998001                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852530                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68229452                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.221171                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141037891                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               176474922                       # number of integer regfile reads
system.cpu1.int_regfile_writes               94608818                       # number of integer regfile writes
system.cpu1.ipc                              0.203987                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203987                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603375      5.31%      5.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83740805     58.48%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43275321     30.22%     94.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8588145      6.00%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              95255397                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             143207795                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2013904                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021142                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 286703     14.24%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1557803     77.35%     91.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169394      8.41%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3832366                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026761                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 501672     13.09%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3028503     79.02%     92.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               302187      7.89%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              93467011                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         620098209                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     92844270                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        108316608                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  91645301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95255397                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704175                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10965699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           105631                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           468                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5099617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    427467908                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.222836                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.667889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          367726604     86.02%     86.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37980915      8.89%     94.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13700934      3.21%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4362026      1.02%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2660294      0.62%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             392104      0.09%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             424196      0.10%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             127016      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93819      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      427467908                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.221258                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             139436770                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         925851412                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    140997989                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156671701                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133852082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                143207795                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405856                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11412873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           207494                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           456                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4623236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    635395990                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.225384                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.675974                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          545323343     85.82%     85.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59035285      9.29%     95.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18411323      2.90%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6200874      0.98%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4787655      0.75%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             652687      0.10%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             679632      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             186133      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             119058      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      635395990                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.224637                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         12931596                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1635400                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            25852373                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9238492                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       430517779                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3360191554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339262734                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56579595                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12218673                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19355090                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2594431                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37582                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128125944                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100830488                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           65980845                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43986064                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8036565                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1427319                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23403883                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9401250                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       128125932                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32818                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               943                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24736316                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           943                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   520957804                       # The number of ROB reads
system.cpu1.rob.rob_writes                  197044280                       # The number of ROB writes
system.cpu1.timesIdled                          76739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            82.837968                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10100247                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12192775                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1127905                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17427344                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            531166                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         538607                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7441                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19452731                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35174                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901000                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           903326                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16237281                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1379954                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        7709263                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70436922                       # Number of instructions committed
system.cpu2.commit.committedOps              72338149                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    401390097                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.180219                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.812945                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    370188601     92.23%     92.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15596940      3.89%     96.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5405530      1.35%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      5088610      1.27%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1267923      0.32%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       462161      0.12%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1760456      0.44%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       239922      0.06%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1379954      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    401390097                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              817858                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67868327                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19708472                       # Number of loads committed
system.cpu2.commit.membars                    3802102                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802102      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42272885     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21609472     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4653546      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72338149                       # Class of committed instruction
system.cpu2.commit.refs                      26263030                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70436922                       # Number of Instructions Simulated
system.cpu2.committedOps                     72338149                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.751585                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.751585                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            353779004                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               234911                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9695065                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              83519519                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13385563                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30960749                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                904316                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               629624                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3940956                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23582732                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2242421                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39586849                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12668719                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       637506600                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3327700424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              516173428                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89309267                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              23452911                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25792365                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3733827                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23908                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            185634354                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             148654606                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           99749033                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55138456                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8603748                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1361126                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36902237                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10439766                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       185634342                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28378                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               681                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48394766                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           681                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   775843237                       # The number of ROB reads
system.cpu1.rob.rob_writes                  292908807                       # The number of ROB writes
system.cpu1.timesIdled                          53501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   19452731                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12447649                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    387759764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               224155                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      84634177                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                2257794                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.048017                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14081885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10631413                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.208909                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         402970588                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.214747                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.649639                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               350485931     86.98%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                30723752      7.62%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12950548      3.21%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6289058      1.56%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1834245      0.46%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  415469      0.10%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  271217      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     355      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           402970588                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2153391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              965801                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17252276                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.191725                       # Inst execution rate
system.cpu2.iew.exec_refs                    28128357                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6921097                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              311939982                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             21549031                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1901847                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           960305                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7200779                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           80039127                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21207260                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           860825                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             77672575                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1750498                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1915927                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                904316                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5744302                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        29966                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          597219                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        20643                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1189                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         3359                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1840559                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       646221                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1189                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       320050                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        645751                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43546681                       # num instructions consuming a value
system.cpu2.iew.wb_count                     77006690                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.842591                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 36692039                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.190082                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      77036543                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                97107945                       # number of integer regfile reads
system.cpu2.int_regfile_writes               51401038                       # number of integer regfile writes
system.cpu2.ipc                              0.173865                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173865                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802308      4.84%      4.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46342849     59.01%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23315057     29.69%     93.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5073035      6.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              78533400                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1970959                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.025097                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 276405     14.02%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1533907     77.83%     91.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               160643      8.15%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              76702035                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         562114168                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     77006678                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         87740984                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  74335043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 78533400                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5704084                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        7700977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           105849                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           352                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3410556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    402970588                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.194886                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.634335                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          353513538     87.73%     87.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32511335      8.07%     95.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10045859      2.49%     98.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3474816      0.86%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2482617      0.62%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             351261      0.09%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             399817      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             110536      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              80809      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      402970588                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.193850                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         12103121                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1289397                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            21549031                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7200779                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       405123979                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3385585353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              331478750                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48034429                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12455994                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15215277                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2387116                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                25879                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            103470845                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82268568                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           54864749                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 32141365                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7931419                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                904316                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             23201117                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 6830320                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       103470833                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29763                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               814                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 24152274                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           813                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   480056593                       # The number of ROB reads
system.cpu2.rob.rob_writes                  161681318                       # The number of ROB writes
system.cpu2.timesIdled                          54948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.956836                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7749448                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8247881                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           770052                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14520716                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            412912                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         417618                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4706                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15826641                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        13965                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1901002                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           574408                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13556515                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1207129                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5568840                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60940997                       # Number of instructions committed
system.cpu3.commit.committedOps              62842201                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    344197882                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.182576                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.824685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    317304704     92.19%     92.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13511998      3.93%     96.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4632143      1.35%     97.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4308623      1.25%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       868316      0.25%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       399331      0.12%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1746369      0.51%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       219269      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1207129      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    344197882                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669555                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58687601                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414370                       # Number of loads committed
system.cpu3.commit.membars                    3802072                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802072      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36012620     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315372     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711993      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62842201                       # Class of committed instruction
system.cpu3.commit.refs                      23027377                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60940997                       # Number of Instructions Simulated
system.cpu3.committedOps                     62842201                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.675516                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.675516                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            307301835                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               202866                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7456385                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70729592                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10355925                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23175123                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                574981                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               570135                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3883807                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   15826641                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10726127                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    333194781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153119                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      71200850                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1541250                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.045759                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11326264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8162360                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.205859                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         345291671                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.211717                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.648940                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               301289943     87.26%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25461048      7.37%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11120050      3.22%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5112279      1.48%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1728848      0.50%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  326763      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252500      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     229      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           345291671                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         579947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              613783                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14331092                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.193343                       # Inst execution rate
system.cpu3.iew.exec_refs                    24362408                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5797468                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              265518958                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18687461                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1902025                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           629050                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5941806                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68404600                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18564940                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           531777                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             66871938                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1737979                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2095362                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                574981                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              5850660                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        24574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          455076                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        17168                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1063                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1273091                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       328799                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           448                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       211704                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402079                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38331443                       # num instructions consuming a value
system.cpu3.iew.wb_count                     66461834                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.853635                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32721073                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.192158                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      66482370                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82840482                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44808946                       # number of integer regfile writes
system.cpu3.ipc                              0.176195                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176195                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802297      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39112928     58.03%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20575796     30.53%     94.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3912549      5.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67403715                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1931801                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028660                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 260135     13.47%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1518484     78.60%     92.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               153178      7.93%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65533203                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         482146687                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     66461822                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73967361                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62700339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67403715                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704261                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5562398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           115813                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           522                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2154685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    345291671                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.195208                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.638329                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          302754798     87.68%     87.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28516398      8.26%     95.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8006452      2.32%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2798254      0.81%     99.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2364548      0.68%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             316228      0.09%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             370814      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              97997      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              66182      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      345291671                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.194881                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         11632857                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1077101                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18687461                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5941806                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu3.numCycles                       345871618                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3444838223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              284819065                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42097286                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12631542                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11901857                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2578598                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14624                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86881923                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69850524                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47114240                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24651781                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7898891                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                574981                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             23309699                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 5016954                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86881911                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34288                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               984                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23673252                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           981                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   411400572                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137917701                       # The number of ROB writes
system.cpu3.timesIdled                          15075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         12285342                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                93621                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12541760                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                309712                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16984543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33806912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1363644                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       319836                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    101789866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7876349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204445169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8196185                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12723611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5660619                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11161633                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              953                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            625                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4258136                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4258087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12723613                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50788592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50788592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1449108288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1449108288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1472                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16984642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16984642    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11760744                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6459                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11800558                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                292564                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16236399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32344911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       750327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       232236                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96770385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7076274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193530062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7308510                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12117299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5614611                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10493770                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4118109                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4118108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12117299                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           522                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     48580318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48580318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1398401152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1398401152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16236530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16236530    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            16984642                       # Request fanout histogram
system.membus.respLayer1.occupancy        87572308164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60092739408                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13120152693.798450                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   78958099368.599182                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.12%     96.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 745521914000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   202863089000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1692499697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12384605                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12384605                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12384605                       # number of overall hits
system.cpu2.icache.overall_hits::total       12384605                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        63044                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         63044                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        63044                       # number of overall misses
system.cpu2.icache.overall_misses::total        63044                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2104690999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2104690999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2104690999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2104690999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12447649                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12447649                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12447649                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12447649                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005065                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005065                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005065                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005065                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33384.477492                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33384.477492                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33384.477492                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33384.477492                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   108.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        59894                       # number of writebacks
system.cpu2.icache.writebacks::total            59894                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3118                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3118                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3118                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3118                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        59926                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        59926                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        59926                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        59926                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1940734499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1940734499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1940734499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1940734499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004814                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004814                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004814                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004814                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 32385.517121                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32385.517121                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 32385.517121                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32385.517121                       # average overall mshr miss latency
system.cpu2.icache.replacements                 59894                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12384605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12384605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        63044                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        63044                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2104690999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2104690999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12447649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12447649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005065                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005065                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33384.477492                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33384.477492                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3118                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3118                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        59926                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        59926                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1940734499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1940734499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 32385.517121                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32385.517121                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994865                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12283025                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            59894                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           205.079390                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        301178000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994865                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999840                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         24955224                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        24955224                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20769475                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20769475                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20769475                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20769475                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4370884                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4370884                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4370884                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4370884                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 390429147162                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 390429147162                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 390429147162                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 390429147162                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25140359                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25140359                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25140359                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25140359                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.173859                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.173859                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.173859                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.173859                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89324.984869                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89324.984869                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89324.984869                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89324.984869                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3538324                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       359820                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            31912                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3248                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   110.877538                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   110.782020                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1972649                       # number of writebacks
system.cpu2.dcache.writebacks::total          1972649                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3131751                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3131751                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3131751                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3131751                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1239133                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1239133                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1239133                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1239133                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 112104497605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 112104497605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 112104497605                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 112104497605                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.049289                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.049289                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.049289                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.049289                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90470.109024                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90470.109024                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90470.109024                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90470.109024                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1972649                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     18040253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18040253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2446975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2446975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 193630926000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 193630926000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20487228                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20487228                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79130.733252                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79130.733252                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1823573                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1823573                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       623402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       623402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  44594468500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  44594468500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030429                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030429                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 71534.047854                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71534.047854                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2729222                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2729222                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1923909                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1923909                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 196798221162                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 196798221162                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4653131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4653131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.413465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.413465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102290.815814                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102290.815814                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1308178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1308178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       615731                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       615731                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  67510029105                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  67510029105                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132326                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132326                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109642.082508                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109642.082508                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          300                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          265                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5970000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5970000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.469027                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.469027                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22528.301887                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22528.301887                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          182                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           83                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.146903                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.146903                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7259.036145                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7259.036145                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1036000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1036000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.479893                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.479893                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5787.709497                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5787.709497                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       888000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       888000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.466488                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.466488                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5103.448276                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5103.448276                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       428000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       428000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       402000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       402000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154872                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154872                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746128                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746128                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  77950196000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  77950196000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392492                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392492                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 104472.953702                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 104472.953702                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746128                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746128                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  77204068000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  77204068000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392492                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392492                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 103472.953702                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 103472.953702                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.388415                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23909821                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1985105                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.044613                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        301189500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.388415                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918388                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918388                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56069726                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56069726                       # Number of data accesses
system.cpu3.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13145958358.778625                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   78365431342.767059                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          126     96.18%     96.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     96.95% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 745522080000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   173242241500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1722120545000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10708067                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10708067                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10708067                       # number of overall hits
system.cpu3.icache.overall_hits::total       10708067                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18060                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18060                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18060                       # number of overall misses
system.cpu3.icache.overall_misses::total        18060                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    602101000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    602101000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    602101000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    602101000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10726127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10726127                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10726127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10726127                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001684                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001684                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001684                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001684                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33338.925803                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33338.925803                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33338.925803                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33338.925803                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16733                       # number of writebacks
system.cpu3.icache.writebacks::total            16733                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1295                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1295                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1295                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1295                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16765                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16765                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16765                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16765                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    548851000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    548851000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    548851000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    548851000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001563                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001563                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001563                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001563                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32737.906353                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32737.906353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32737.906353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32737.906353                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16733                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10708067                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10708067                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18060                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18060                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    602101000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    602101000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10726127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10726127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001684                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001684                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33338.925803                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33338.925803                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1295                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1295                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16765                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16765                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    548851000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    548851000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32737.906353                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32737.906353                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994807                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10517494                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16733                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           628.548019                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        306512000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994807                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999838                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21469019                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21469019                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17669066                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17669066                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17669066                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17669066                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4050866                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4050866                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4050866                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4050866                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 370737002238                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 370737002238                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 370737002238                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 370737002238                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21719932                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21719932                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21719932                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21719932                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.186505                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.186505                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.186505                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.186505                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91520.430999                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91520.430999                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91520.430999                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91520.430999                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3292192                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       338819                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25744                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2749                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   127.881914                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   123.251728                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1701436                       # number of writebacks
system.cpu3.dcache.writebacks::total          1701436                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2944810                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2944810                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2944810                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2944810                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1106056                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1106056                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1106056                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1106056                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  99230402619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  99230402619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  99230402619                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  99230402619                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050924                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050924                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050924                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050924                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89715.532142                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89715.532142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89715.532142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89715.532142                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1701436                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15727309                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15727309                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2281058                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2281058                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 187349544500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 187349544500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18008367                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18008367                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.126667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.126667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82132.740377                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82132.740377                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1710588                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1710588                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       570470                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       570470                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  41894841500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  41894841500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031678                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031678                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73439.166827                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73439.166827                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1941757                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1941757                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1769808                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1769808                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 183387457738                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 183387457738                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.476836                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.476836                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103619.973318                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103619.973318                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1234222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1234222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       535586                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       535586                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  57335561119                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  57335561119                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144302                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144302                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107052.016145                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107052.016145                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          226                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5257500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5257500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.381113                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.381113                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23263.274336                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23263.274336                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          161                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.109612                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.109612                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5746.153846                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5746.153846                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          186                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1031500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1031500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          404                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          404                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460396                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460396                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5545.698925                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5545.698925                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       889500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       889500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.438119                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.438119                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5025.423729                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5025.423729                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       528000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       528000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299465                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299465                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601537                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601537                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  62985406000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  62985406000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1901002                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1901002                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316432                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316432                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 104707.451079                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 104707.451079                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601537                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601537                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  62383869000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  62383869000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316432                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316432                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 103707.451079                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 103707.451079                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.209683                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20674655                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1707386                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.108952                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        306523500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.209683                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.850303                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.850303                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         48951275                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        48951275                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1127626766.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2422689510.242748                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   7130335500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1878448385000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  16914401500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    342902317                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       342902317                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    342902317                       # number of overall hits
system.cpu0.icache.overall_hits::total      342902317                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57276771                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57276771                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57276771                       # number of overall misses
system.cpu0.icache.overall_misses::total     57276771                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 769445234993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 769445234993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 769445234993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 769445234993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    400179088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    400179088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    400179088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    400179088                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143128                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143128                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143128                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143128                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13433.809580                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13433.809580                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13433.809580                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13433.809580                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14781                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              609                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    24.270936                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53491003                       # number of writebacks
system.cpu0.icache.writebacks::total         53491003                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3785735                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3785735                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3785735                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3785735                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53491036                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53491036                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53491036                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53491036                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 680885215993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 680885215993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 680885215993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 680885215993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.133668                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.133668                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.133668                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.133668                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12728.959222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12728.959222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12728.959222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12728.959222                       # average overall mshr miss latency
system.cpu0.icache.replacements              53491003                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    342902317                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      342902317                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57276771                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57276771                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 769445234993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 769445234993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    400179088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    400179088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13433.809580                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13433.809580                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3785735                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3785735                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53491036                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53491036                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 680885215993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 680885215993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.133668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.133668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12728.959222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12728.959222                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          396391955                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53491003                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.410442                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
=======
system.membus.snoop_fanout::total            16236530                       # Request fanout histogram
system.membus.respLayer1.occupancy        84062399156                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         58802736710                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       529186700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   667003233.264334                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3347500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1617617500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1979966049000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2645933500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356655375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356655375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356655375                       # number of overall hits
system.cpu0.icache.overall_hits::total      356655375                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     55537848                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      55537848                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     55537848                       # number of overall misses
system.cpu0.icache.overall_misses::total     55537848                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 725055981995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 725055981995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 725055981995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 725055981995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    412193223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    412193223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    412193223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    412193223                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134737                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134737                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134737                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134737                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13055.168828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13055.168828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13055.168828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13055.168828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        22004                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              958                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.968685                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     51740415                       # number of writebacks
system.cpu0.icache.writebacks::total         51740415                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3797400                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3797400                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3797400                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3797400                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     51740448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     51740448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     51740448                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     51740448                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 637988342495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 637988342495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 637988342495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 637988342495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125525                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125525                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125525                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125525                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12330.553120                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12330.553120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12330.553120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12330.553120                       # average overall mshr miss latency
system.cpu0.icache.replacements              51740415                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356655375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356655375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     55537848                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     55537848                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 725055981995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 725055981995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    412193223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    412193223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134737                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134737                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13055.168828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13055.168828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3797400                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3797400                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     51740448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     51740448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 637988342495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 637988342495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125525                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125525                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12330.553120                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12330.553120                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          408394378                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         51740415                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.893141                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses        853849211                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       853849211                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    917560575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       917560575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    917560575                       # number of overall hits
system.cpu0.dcache.overall_hits::total      917560575                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     54790721                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54790721                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     54790721                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54790721                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1366620841336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1366620841336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1366620841336                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1366620841336                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    972351296                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    972351296                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    972351296                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    972351296                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056349                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056349                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056349                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056349                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24942.559915                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24942.559915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24942.559915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24942.559915                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10819309                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       818653                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           178453                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7808                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.628339                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.847976                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42758038                       # number of writebacks
system.cpu0.dcache.writebacks::total         42758038                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12708989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12708989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12708989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12708989                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42081732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42081732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42081732                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42081732                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 733610315936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 733610315936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 733610315936                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 733610315936                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043278                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043278                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043278                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043278                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17432.987690                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17432.987690                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17432.987690                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17432.987690                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42758038                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    670816964                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      670816964                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42079375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42079375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 938844232000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 938844232000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    712896339                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    712896339                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22311.268454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22311.268454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7236804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7236804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34842571                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34842571                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 562593281500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 562593281500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16146.721248                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16146.721248                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246743611                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246743611                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12711346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12711346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 427776609336                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 427776609336                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259454957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259454957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33653.132354                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33653.132354                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5472185                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5472185                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7239161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7239161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 171017034436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 171017034436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23623.874982                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23623.874982                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     20078000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     20078000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470416                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470416                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6957.033957                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6957.033957                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1451500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1451500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005216                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005216                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 45359.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45359.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5749                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5749                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2322500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2322500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6039                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6039                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048021                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048021                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8008.620690                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8008.620690                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2041500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2041500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046862                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046862                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7213.780919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7213.780919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210219                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210219                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691017                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691017                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65631516500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65631516500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901236                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901236                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363457                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363457                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 94978.150320                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 94978.150320                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64940499500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64940499500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363457                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363457                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 93978.150320                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 93978.150320                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.899450                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          961552935                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42772450                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.480661                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.899450                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1991301894                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1991301894                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            53331760                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40682063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               73778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              583762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               47555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              528603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               13357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              498255                       # number of demand (read+write) hits
system.l2.demand_hits::total                 95759133                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           53331760                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40682063                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              73778                       # number of overall hits
system.l2.overall_hits::.cpu1.data             583762                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              47555                       # number of overall hits
system.l2.overall_hits::.cpu2.data             528603                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              13357                       # number of overall hits
system.l2.overall_hits::.cpu3.data             498255                       # number of overall hits
system.l2.overall_hits::total                95759133                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            159273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2072452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1513366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1444051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3408                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1202992                       # number of demand (read+write) misses
system.l2.demand_misses::total                6425736                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           159273                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2072452                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17823                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1513366                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12371                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1444051                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3408                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1202992                       # number of overall misses
system.l2.overall_misses::total               6425736                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14321347483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 230671639190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1810155490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 185893782224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1302128480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 179352433466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    368760494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 152455008882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     766175255709                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14321347483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 230671639190                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1810155490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 185893782224                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1302128480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 179352433466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    368760494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 152455008882                       # number of overall miss cycles
system.l2.overall_miss_latency::total    766175255709                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53491033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42754515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           91601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2097128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           59926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1972654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1701247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102184869                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53491033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42754515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          91601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2097128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          59926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1972654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1701247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102184869                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.048473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.194572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.721637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.206438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.732035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.203281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.707124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.048473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.194572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.721637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.206438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.732035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.203281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.707124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89916.982056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111303.730649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101562.895697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122834.649532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105256.525746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124200.899737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 108204.370305                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126729.860948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119235.408319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89916.982056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111303.730649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101562.895697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122834.649532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105256.525746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124200.899737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 108204.370305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126729.860948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119235.408319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1582354                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     33346                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.452588                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8962311                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5660620                       # number of writebacks
system.l2.writebacks::total                   5660620                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            900                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         275325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         103413                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          88766                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          80039                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              551539                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           900                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        275325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        103413                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         88766                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         80039                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             551539                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       158373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1797127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1409953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1355285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1122953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5874197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       158373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1797127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1409953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1355285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1122953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11397388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17271585                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12669213486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 189312267184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1538152991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 160673923999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1100990982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 155803586028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    292700996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 131856231393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 653247067059                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12669213486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 189312267184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1538152991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 160673923999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1100990982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 155803586028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    292700996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 131856231393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1128089910098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1781336977157                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.179725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.672326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.188015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.687036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.165583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.660076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.179725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.672326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.188015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.687036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.165583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.660076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169023                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79996.044061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105341.618697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93430.905121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113956.936152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 97718.202006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114960.016549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 105439.840058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117419.189755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111206.189894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79996.044061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105341.618697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93430.905121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113956.936152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 97718.202006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114960.016549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 105439.840058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117419.189755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98977.933374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103136.856123                       # average overall mshr miss latency
system.l2.replacements                       24700196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12438237                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12438237                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12438237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12438237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     89222201                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         89222201                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     89222201                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     89222201                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11397388                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11397388                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1128089910098                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1128089910098                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98977.933374                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98977.933374                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1681500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1681500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.922222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.086957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.060000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.083333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.418919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20259.036145                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18080.645161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1661500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        81500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1863500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.922222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.086957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.060000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.418919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20018.072289                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20037.634409                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.338028                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.468750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.370370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.337423                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2033.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   554.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       495000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       302500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.338028                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.468750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.370370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.337423                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20327.272727                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6624981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           239612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           222386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           221095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7308074                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1308497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1170095                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1127365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         910294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4516251                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 152066459975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 143550652629                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 139552752276                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 114912964721                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  550082829601                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7933478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1409707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1349751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1131389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11824325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.164934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.830027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.835239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.804581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116214.603453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122682.904062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 123786.663836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126237.198884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121800.765635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       135226                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        48414                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        42618                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        39353                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           265611                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1173271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1121681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1084747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       870941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4250640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 128220833601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 126948210403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 123688494942                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 101476303375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 480333842321                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.147889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.795684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.803665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.769798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109284.925308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113176.750255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114025.201215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116513.407194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113002.710726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      53331760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         73778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         47555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         13357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           53466450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       159273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           192875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14321347483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1810155490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1302128480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    368760494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17802391947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53491033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        91601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        59926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53659325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.194572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.206438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.203281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89916.982056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101562.895697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105256.525746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 108204.370305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92300.152674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          900                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          632                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3996                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       158373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       188879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12669213486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1538152991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1100990982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    292700996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15601058455                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.179725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.188015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.165583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79996.044061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93430.905121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 97718.202006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 105439.840058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82598.163136                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34057082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       344150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       306217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       277160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34984609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       763955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       343271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       316686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       292698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1716610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78605179215                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42343129595                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  39799681190                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  37542044161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 198290034161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34821037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       687421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       622903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       569858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36701219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.499361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.508403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.513633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102892.420647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123351.898631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125675.530936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128262.045388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115512.570800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       140099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        54999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        46148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        40686                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       281932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       623856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       288272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       270538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       252012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1434678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61091433583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33725713596                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  32115091086                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  30379928018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157312166283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017916                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.419353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.434318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.442236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97925.536635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116992.679122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118708.244631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120549.529459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109649.807332                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1039                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          165                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           66                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1306                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1221                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          407                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          256                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          233                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2117                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     36053955                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15474900                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     12378928                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     11463935                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     75371718                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2260                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          572                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          322                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3423                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.540265                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.711538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.795031                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.866171                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.618463                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29528.218673                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38021.867322                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 48355.187500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 49201.437768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35603.078885                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          454                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          167                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           90                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          823                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          767                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          240                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          143                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1294                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     15518938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5002466                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2981977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3016469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26519850                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.339381                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.419580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.447205                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.531599                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.378031                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20233.295958                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20843.608333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20708.173611                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21094.188811                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20494.474498                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   214402806                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24702304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.679466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.081287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.808043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.228094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.463432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.402099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.312549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.653289                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.090751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.322708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1655495312                       # Number of tag accesses
system.l2.tags.data_accesses               1655495312                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10135872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     115247296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1053632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90354944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        721088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      86847680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        177664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71968832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    710321664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1086828672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10135872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1053632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       721088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       177664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12088256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362279616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362279616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         158373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1800739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1411796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1356995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1124513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11098776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16981698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5660619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5660619                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5347721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         60804874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           555900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         47671583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           380449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         45821138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            93736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         37971006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    374768181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             573414588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5347721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       555900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       380449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        93736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6377806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191139986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191139986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191139986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5347721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        60804874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          555900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        47671583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          380449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        45821138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           93736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        37971006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    374768181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            764554574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5611236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    158372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1729332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1392724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1329689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1093396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11071452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008252562250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       346090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       346091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27147442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5299846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16981700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5660619                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16981700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5660619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 176229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49383                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            867550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            862830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            936389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1218806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1163237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1278058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1254926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1077401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1091281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1003062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1299093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           974439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           990618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           925147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           889969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           972663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            303016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            299900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            397769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            439594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            436703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            386284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            388638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            360025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           364434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           362519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           332797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           314015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           321671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 869150995605                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                84027345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1184253539355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51718.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70468.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12143573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2823615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.32                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses        876126893                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       876126893                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    920402730                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       920402730                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    920402730                       # number of overall hits
system.cpu0.dcache.overall_hits::total      920402730                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55458435                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55458435                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55458435                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55458435                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1442404394227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1442404394227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1442404394227                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1442404394227                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    975861165                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    975861165                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    975861165                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    975861165                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056830                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056830                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056830                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056830                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26008.746807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26008.746807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26008.746807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26008.746807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9746057                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       844270                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           200459                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8853                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.618705                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.365413                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41310616                       # number of writebacks
system.cpu0.dcache.writebacks::total         41310616                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15605323                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15605323                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15605323                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15605323                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39853112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39853112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39853112                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39853112                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 754716584652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 754716584652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 754716584652                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 754716584652                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18937.456745                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18937.456745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18937.456745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18937.456745                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41310616                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    667750257                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      667750257                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43410917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43410917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 989844135000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 989844135000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    711161174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    711161174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22801.732914                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22801.732914                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8341674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8341674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35069243                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35069243                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 581174287000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 581174287000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16572.193674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16572.193674                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252652473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252652473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12047518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12047518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 452560259227                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 452560259227                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264699991                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264699991                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045514                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045514                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37564.605359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37564.605359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7263649                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7263649                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4783869                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4783869                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 173542297652                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 173542297652                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36276.557249                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36276.557249                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2733                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2733                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17237000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17237000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461188                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461188                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6306.988657                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6306.988657                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       728000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       728000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001856                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66181.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66181.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024220                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024220                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4559.859155                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4559.859155                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024220                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024220                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3559.859155                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3559.859155                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336636                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336636                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465223                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465223                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 123403057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 123403057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801859                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801859                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385396                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385396                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84221.348900                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84221.348900                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465223                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465223                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 121937834500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 121937834500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385396                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385396                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83221.348900                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83221.348900                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994989                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          964066765                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41318101                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.332795                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994989                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999843                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999843                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2000667759                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2000667759                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            51586967                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37894585                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1177967                       # number of demand (read+write) hits
system.l2.demand_hits::total                 90708639                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           51586967                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37894585                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49120                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1177967                       # number of overall hits
system.l2.overall_hits::total                90708639                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            153478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3413849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2466211                       # number of demand (read+write) misses
system.l2.demand_misses::total                6046561                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           153478                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3413849                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13023                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2466211                       # number of overall misses
system.l2.overall_misses::total               6046561                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13590574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 336559014498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1230606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 255522003997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     606902198995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13590574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 336559014498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1230606000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 255522003997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    606902198995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        51740445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41308434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           62143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3644178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96755200                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       51740445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41308434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          62143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3644178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96755200                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.209565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.676754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062493                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.209565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.676754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062493                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88550.635922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98586.379918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94494.816862                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103609.141309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100371.467185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88550.635922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98586.379918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94494.816862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103609.141309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100371.467185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8275585                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5614612                       # number of writebacks
system.l2.writebacks::total                   5614612                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         362358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         151717                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              514553                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        362358                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        151717                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             514553                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       153219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3051491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2314494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5532008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       153219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3051491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2314494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10909051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16441059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12040963000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 279428789000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1089617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 219784003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 512343372500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12040963000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 279428789000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1089617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 219784003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 905767390703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1418110763203                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.206041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.635121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.206041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.635121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169924                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78586.617848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91571.231572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85099.734458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94959.850188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92614.358566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78586.617848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91571.231572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85099.734458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94959.850188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83028.981229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86254.222627                       # average overall mshr miss latency
system.l2.replacements                       23188443                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9275545                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9275545                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9275545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9275545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87107813                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87107813                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87107813                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87107813                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10909051                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10909051                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 905767390703                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 905767390703                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83028.981229                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83028.981229                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       449500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       661000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.939394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.927273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        14500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        10575                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12960.784314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       618500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       400000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1018500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.939394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.927273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19951.612903                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19970.588235                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.791667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       352500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       393000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20735.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20684.210526                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3823674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           523274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4346948                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2415986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1948700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4364686                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 242604238499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 201776141998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  444380380497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6239660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2471974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8711634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.387198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.788317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100416.243513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103543.973930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101812.680339                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       176788                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        73966                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           250754                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2239198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1874734                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4113932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 206139142000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 176731457500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 382870599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.358865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.758396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92059.363218                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94270.151125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93066.827429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      51586967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           51636087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       153478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           166501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13590574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1230606000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14821180500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     51740445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        62143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       51802588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.209565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88550.635922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94494.816862                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89015.564471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          259                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           478                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       153219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       166023                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12040963000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1089617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13130580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.206041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78586.617848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85099.734458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79088.921415                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34070911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       654693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34725604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       997863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       517511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1515374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  93954775999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53745861999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 147700637998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35068774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1172204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36240978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.441485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94155.987344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103854.530626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97468.108862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       185570                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        77751                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       263321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       812293                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       439760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1252053                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73289647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43052546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 116342193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.375157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90225.629176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97900.095507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92921.140718                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1027                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1067                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             777                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15362500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       456000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15818500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1777                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1844                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.422060                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.402985                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.421367                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20483.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16888.888889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20358.429858                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          258                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          271                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          492                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          506                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9922484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       282999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10205483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.276871                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.208955                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.274403                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20167.650407                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20214.214286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20168.938735                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                   203328403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23189765                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.768023                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.171654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.332639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.238108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.123586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.109910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.393307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1568313693                       # Number of tag accesses
system.l2.tags.data_accesses               1568313693                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9806080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     195622144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        819456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     148204096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    684614272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1039066048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9806080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       819456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10625536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359335104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359335104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         153220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3056596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2315689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10697098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16235407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5614611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5614611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4946041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98668900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           413321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74751942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    345309258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524089462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4946041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       413321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5359362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181243283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181243283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181243283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4946041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98668900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          413321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74751942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    345309258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            705332745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5574633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    153220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2972178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2244515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10661987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015140042000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341751                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30912670                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5251211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16235407                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5614611                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16235407                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5614611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 190703                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            798835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            815314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1047718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1270356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1208952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1140112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1156164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1058018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1008485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1026882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1218127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           850582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           872098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           889082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           823064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           860915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            296400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            350389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            334667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            430269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            400310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            417604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            391119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            372167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            384091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           358636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           311202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           319850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           299033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           292762                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 549988195345                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                80223520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            850826395345                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34278.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53028.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11935323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3007397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.95                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              16981700                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              16235407                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5660619                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1443923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1598148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1912157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1853889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1890389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1812427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1526302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1295767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1000578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  678137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 529364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 446764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 261980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 176098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 139424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  94836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  77530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  49005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5166                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5614611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3144067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3304660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3587616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2088732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1711304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1235647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  328723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  258257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  180666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   77924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  54025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  17616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  26671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 103033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 363162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 381644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 388889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 392724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 398577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 388106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 384189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 376044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 366229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 357925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 362117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  61869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  22920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     35                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7449484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.585997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.529645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   168.947513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2349705     31.54%     31.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3829778     51.41%     82.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       526783      7.07%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       367594      4.93%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116555      1.56%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52182      0.70%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43146      0.58%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27284      0.37%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136457      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7449484                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       346091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.557949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    407.331168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       346086    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        346091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       346090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.213130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.197523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           316290     91.39%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1505      0.43%     91.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18400      5.32%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6333      1.83%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2236      0.65%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              774      0.22%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              334      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              151      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        346090                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1075550016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11278656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               359117376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1086828800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362279616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       567.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    573.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1895362773500                       # Total gap between requests
system.mem_ctrls.avgGap                      83708.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10135808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    110677248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1053632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89134336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       721088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     85100096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       177664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     69977344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    708572800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    359117376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5347687.562610061839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 58393701.083673775196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 555899.908716499456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 47027585.766098402441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 380448.537417773157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 44899106.707242511213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 93736.144481382638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 36920290.140981934965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 373845474.358214616776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189471576.923355400562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       158373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1800739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1411796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1356995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1124513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11098778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5660619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6106567546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 114830465050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    841321614                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 101695076359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    622885785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  99182200057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    174990457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  85005839950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 775794192537                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45443122691271                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38558.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63768.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51103.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72032.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55284.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73089.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     63036.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75593.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69899.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8027942.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26450786880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14058915255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58164382080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14416063560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     149618127360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     278219631690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     493529094240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1034457001065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.783113                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1279989076478                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63290240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 552083470022                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26738564580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14211872730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61826666580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14874442200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     149618127360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     442654726230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     355057435680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1064981835360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.888121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 918154239474                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63290240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 913918307026                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13882715938.016529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   81466639757.551102                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     95.87%     95.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     96.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        60000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 745522028000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   215554158000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1679808628500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14663395                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14663395                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14663395                       # number of overall hits
system.cpu1.icache.overall_hits::total       14663395                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       103812                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        103812                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       103812                       # number of overall misses
system.cpu1.icache.overall_misses::total       103812                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3104105000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3104105000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3104105000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3104105000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14767207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14767207                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14767207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14767207                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007030                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29901.215659                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29901.215659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29901.215659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29901.215659                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1173                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   117.300000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        91569                       # number of writebacks
system.cpu1.icache.writebacks::total            91569                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12211                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12211                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12211                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12211                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        91601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        91601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        91601                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        91601                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2787026000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2787026000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2787026000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2787026000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30425.715876                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30425.715876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30425.715876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30425.715876                       # average overall mshr miss latency
system.cpu1.icache.replacements                 91569                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14663395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14663395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       103812                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       103812                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3104105000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3104105000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14767207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14767207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29901.215659                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29901.215659                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12211                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12211                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        91601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        91601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2787026000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2787026000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30425.715876                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30425.715876                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994948                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14553775                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            91569                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.937796                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        295343000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994948                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999842                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29626015                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29626015                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25739322                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25739322                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25739322                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25739322                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4717401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4717401                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4717401                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4717401                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 408875450041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 408875450041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 408875450041                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 408875450041                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30456723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30456723                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30456723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30456723                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.154889                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.154889                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.154889                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.154889                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86673.880393                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86673.880393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86673.880393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86673.880393                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3858522                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       318001                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            43162                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2988                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    89.396275                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.426037                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2096592                       # number of writebacks
system.cpu1.dcache.writebacks::total          2096592                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3379036                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3379036                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3379036                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3379036                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1338365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1338365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1338365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1338365                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 117463133506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 117463133506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 117463133506                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 117463133506                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043943                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87766.142649                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87766.142649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87766.142649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87766.142649                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2096592                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21651134                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21651134                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2653253                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2653253                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 206933564000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 206933564000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24304387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24304387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.109168                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.109168                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77992.398011                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77992.398011                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1965302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1965302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       687951                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       687951                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47678187500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47678187500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69304.627074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69304.627074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4088188                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4088188                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2064148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2064148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 201941886041                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 201941886041                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6152336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6152336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.335506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.335506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97833.045906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97833.045906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1413734                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1413734                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       650414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       650414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  69784946006                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  69784946006                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105718                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105718                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107293.117931                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107293.117931                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5220000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5220000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.372973                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372973                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25217.391304                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25217.391304                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       521500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       521500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.118919                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118919                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7901.515152                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7901.515152                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          187                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1263000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1263000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          401                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          401                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.466334                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.466334                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6754.010695                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6754.010695                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1101000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1101000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.461347                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.461347                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5951.351351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5951.351351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       414000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       414000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125143                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125143                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775848                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775848                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  80017702500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  80017702500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1900991                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1900991                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408128                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408128                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 103135.797862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 103135.797862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775848                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775848                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  79241854500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  79241854500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408128                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408128                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 102135.797862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 102135.797862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.751236                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28978040                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2114034                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.707462                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        295354500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.751236                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66831404                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66831404                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1895362786500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90362971                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18098857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     89749658                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19039576                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18462005                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1075                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1808                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           86                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11871933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11871933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53659328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36703649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3423                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3423                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    160473071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128288044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       274771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6308855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       179746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5931234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5110855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             306616839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6846850240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5472803712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11722880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    268399040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7668480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    252499584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2143872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217771648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13079859456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43213792                       # Total snoops (count)
system.tol2bus.snoopTraffic                 365490432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        145409380                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              136257816     93.71%     93.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8372755      5.76%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 189804      0.13%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 398517      0.27%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 190423      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     65      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  35127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 315597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 352492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 365040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 369414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 369765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 370250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 374041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 385359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 370355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 366926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 361721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 353489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 350288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 351886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6676583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.236719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.679903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.450915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2069647     31.00%     31.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3268963     48.96%     79.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       494579      7.41%     87.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       381787      5.72%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       138108      2.07%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55817      0.84%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55167      0.83%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33530      0.50%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178985      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6676583                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.948521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.529551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.744808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       341746    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341751                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296698     86.82%     86.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5162      1.51%     88.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25405      7.43%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9672      2.83%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3273      0.96%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1011      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              335      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              133      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1026861056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12204992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               356774912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1039066048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359335104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       517.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1982611969500                       # Total gap between requests
system.mem_ctrls.avgGap                      90737.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9806080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    190219392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       819456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    143648960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    682367168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    356774912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4946040.923062968068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95943832.519432485104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 413321.420042411191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72454399.180450841784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 344175851.867676317692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179951959.914072602987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       153220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3056596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2315689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10697098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5614611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5686693773                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 153128160480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    550156711                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 123911705718                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 567549678663                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47241109552819                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37114.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50097.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42967.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53509.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53056.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8413959.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23027578140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12239432865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         53901537900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13911247800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156505168560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     319102211370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     492605349600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1071292526235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.344019                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1277265140613                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66203540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 639143301887                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24643288740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13098199620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60657648660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15188179860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156505168560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     487457855400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     350832175680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1108382516520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.051658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 906751391468                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66203540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1009657051032                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19343790773.255814                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   93048750399.276169                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     94.19%     94.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       100500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 721264125000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   319045976000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1663566006500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22444019                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22444019                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22444019                       # number of overall hits
system.cpu1.icache.overall_hits::total       22444019                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        67874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         67874                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        67874                       # number of overall misses
system.cpu1.icache.overall_misses::total        67874                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2050639500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2050639500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2050639500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2050639500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22511893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22511893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22511893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22511893                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003015                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30212.445119                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30212.445119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30212.445119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30212.445119                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        62111                       # number of writebacks
system.cpu1.icache.writebacks::total            62111                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5731                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5731                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5731                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5731                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        62143                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        62143                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        62143                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        62143                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1876936500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1876936500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1876936500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1876936500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002760                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002760                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002760                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002760                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30203.506429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30203.506429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30203.506429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30203.506429                       # average overall mshr miss latency
system.cpu1.icache.replacements                 62111                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22444019                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22444019                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        67874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        67874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2050639500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2050639500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22511893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22511893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30212.445119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30212.445119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5731                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5731                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        62143                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        62143                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1876936500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1876936500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002760                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002760                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30203.506429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30203.506429                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995258                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22194177                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            62111                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           357.330859                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        292733000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995258                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999852                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999852                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45085929                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45085929                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37950783                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37950783                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37950783                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37950783                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8311036                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8311036                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8311036                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8311036                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 505820476494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 505820476494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 505820476494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 505820476494                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46261819                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46261819                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46261819                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46261819                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.179652                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.179652                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.179652                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.179652                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60861.302549                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60861.302549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60861.302549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60861.302549                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2847847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       408374                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            43756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4536                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.084720                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.029541                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3643826                       # number of writebacks
system.cpu1.dcache.writebacks::total          3643826                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6005415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6005415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6005415                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6005415                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2305621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2305621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2305621                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2305621                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 158857386857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 158857386857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 158857386857                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 158857386857                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049839                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049839                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049839                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049839                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68900.043354                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68900.043354                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68900.043354                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68900.043354                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3643826                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33560473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33560473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4582869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4582869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 255881728000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 255881728000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38143342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38143342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120149                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120149                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55834.397187                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55834.397187                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3410439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3410439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1172430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1172430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63359191500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63359191500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54040.916302                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54040.916302                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4390310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4390310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3728167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3728167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 249938748494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 249938748494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8118477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8118477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67040.652550                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67040.652550                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2594976                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2594976                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1133191                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1133191                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  95498195357                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  95498195357                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139582                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139582                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84273.697335                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84273.697335                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7739000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7739000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47478.527607                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47478.527607                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2886000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2886000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097510                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097510                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61404.255319                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61404.255319                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1012000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1012000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.272931                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.272931                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8295.081967                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8295.081967                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       891000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       891000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.272931                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.272931                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7303.278689                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7303.278689                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455356                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455356                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346222                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346222                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118082283000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118082283000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354122                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354122                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87713.826546                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87713.826546                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346222                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346222                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 116736061000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 116736061000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354122                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354122                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86713.826546                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86713.826546                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.820894                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44056400                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3651737                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.064505                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        292744500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.820894                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900653                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900653                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103780415                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103780415                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1982611982500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88044279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14890157                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87481413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17573831                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16949201                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8726362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8726362                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      51802591                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36241689                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1844                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1844                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    155221307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123939350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       186397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10940126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290287180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6622774976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5287618944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7952256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    466432256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12384778432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40153621                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360323904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        136910745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              128838575     94.10%     94.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7838008      5.72%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 233555      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    607      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          145409380                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       204418893811                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2982407976                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          90556545                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2564958927                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25504172                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64167887374                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80353818943                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3176299508                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         138231663                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            61523                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          136910745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193521994489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61984416319                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       77632103043                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5482286806                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          93419587                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9005                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               2024615409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 536829                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750260                       # Number of bytes of host memory used
host_op_rate                                   538525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5057.39                       # Real time elapsed on the host
host_tick_rate                               25557158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2714954787                       # Number of instructions simulated
sim_ops                                    2723535561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129253                       # Number of seconds simulated
sim_ticks                                129252623000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.154772                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               19728607                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21408123                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3648500                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         35969408                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             47256                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          69608                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22352                       # Number of indirect misses.
system.cpu0.branchPred.lookups               38929868                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12007                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6664                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2730968                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19660668                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5541524                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         810931                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53491023                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92689175                       # Number of instructions committed
system.cpu0.commit.committedOps              93088057                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    229856882                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.404983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.438838                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    198590124     86.40%     86.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16778487      7.30%     93.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3409208      1.48%     95.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2313653      1.01%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       840786      0.37%     96.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       594961      0.26%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       636919      0.28%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1151220      0.50%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5541524      2.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    229856882                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               83807                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91206156                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21400745                       # Number of loads committed
system.cpu0.commit.membars                     599971                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       600736      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67872852     72.91%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8242      0.01%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21406781     23.00%     96.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3193605      3.43%    100.00% # Class of committed instruction
=======
final_tick                               2181493982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 693093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710364                       # Number of bytes of host memory used
host_op_rate                                   695283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3911.62                       # Real time elapsed on the host
host_tick_rate                               50843868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711116337                       # Number of instructions simulated
sim_ops                                    2719685608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198882                       # Number of seconds simulated
sim_ticks                                198882000000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.620386                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               37822156                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            40835671                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7191629                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         68651119                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48353                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          66365                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18012                       # Number of indirect misses.
system.cpu0.branchPred.lookups               73971968                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11432                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9699                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5314696                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38620032                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10789896                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375993                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99458201                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           182080575                       # Number of instructions committed
system.cpu0.commit.committedOps             182761570                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    368363446                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.496145                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.575852                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    306719994     83.27%     83.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     33189033      9.01%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6677301      1.81%     94.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4643780      1.26%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1628429      0.44%     95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1133954      0.31%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1283472      0.35%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2297587      0.62%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10789896      2.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    368363446                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89407                       # Number of function calls committed.
system.cpu0.commit.int_insts                179197058                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42140152                       # Number of loads committed
system.cpu0.commit.membars                    1024594                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025359      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133876939     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7686      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42149223     23.06%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5696522      3.12%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93088057                       # Class of committed instruction
system.cpu0.commit.refs                      24601350                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92689175                       # Number of Instructions Simulated
system.cpu0.committedOps                     93088057                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.682100                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.682100                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            135713858                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               921686                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            16998101                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             159830590                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                17547863                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80667416                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2734164                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2823829                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3027429                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182761570                       # Class of committed instruction
system.cpu0.commit.refs                      47846709                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  182080575                       # Number of Instructions Simulated
system.cpu0.committedOps                    182761570                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.170036                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.170036                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            186427156                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1884693                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32730110                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             307594971                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31476789                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                157798663                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5316893                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5677901                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5611849                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   38929868                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11269163                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    220260692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               192853                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1286                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     182918791                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 930                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           93                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7303422                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156595                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          15776018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          19775863                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.735791                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         239690730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.770053                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.005810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               124843028     52.09%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                64761889     27.02%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36058906     15.04%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11365005      4.74%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1026795      0.43%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  843996      0.35%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  507795      0.21%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   40518      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  242798      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           239690730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3106                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2266                       # number of floating regfile writes
system.cpu0.idleCycles                        8910932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2961603                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26411343                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523302                       # Inst execution rate
system.cpu0.iew.exec_refs                    37351062                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3295203                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               69401731                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             34018101                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            345983                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1767382                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3456622                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          146484388                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34055859                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2984332                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            130093834                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                572624                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9798692                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2734164                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10784878                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       827845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           68029                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          377                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     12617356                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       256017                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           443                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       925121                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2036482                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 97059483                       # num instructions consuming a value
system.cpu0.iew.wb_count                    123485196                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.801317                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 77775455                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.496719                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     123769552                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               167037844                       # number of integer regfile reads
system.cpu0.int_regfile_writes               93740943                       # number of integer regfile writes
system.cpu0.ipc                              0.372842                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.372842                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           603582      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             94062629     70.68%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8872      0.01%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2320      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 20      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1547      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35104423     26.38%     97.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3292661      2.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            674      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             133078166                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3701                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7382                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3638                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3727                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1380582                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.010374                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 733734     53.15%     53.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    74      0.01%     53.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     53.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                608774     44.10%     97.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37923      2.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             133851465                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         507761716                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    123481558                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        199877420                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 145382852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                133078166                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1101536                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53396333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           541454                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        290605                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26268713                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    239690730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.555208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.124958                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          170785584     71.25%     71.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36395996     15.18%     86.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16207512      6.76%     93.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7458798      3.11%     96.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5456043      2.28%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1323259      0.55%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1146269      0.48%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             765481      0.32%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             151788      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      239690730                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535307                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   73971968                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21089979                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    352415322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               253265                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          626                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     348947439                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          192                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14387716                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.187213                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27020833                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          37870509                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.883140                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         386631350                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.911455                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.033264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               167210643     43.25%     43.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               124058617     32.09%     75.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68494958     17.72%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21761894      5.63%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1932797      0.50%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1620767      0.42%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1056102      0.27%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   73385      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  422187      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           386631350                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3096                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2318                       # number of floating regfile writes
system.cpu0.idleCycles                        8489972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5731183                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51147198                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.637434                       # Inst execution rate
system.cpu0.iew.exec_refs                    71461730                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5888917                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               95395990                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             65609444                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            638012                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3398995                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6220961                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          282065035                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             65572813                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5805331                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            251863641                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1027599                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12579165                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5316893                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14343638                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1544511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          121971                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          426                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          569                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23469292                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       514404                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           569                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1764230                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3966953                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                188960598                       # num instructions consuming a value
system.cpu0.iew.wb_count                    239745445                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.804256                       # average fanout of values written-back
system.cpu0.iew.wb_producers                151972629                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606764                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     240255828                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               323605477                       # number of integer regfile reads
system.cpu0.int_regfile_writes              182631419                       # number of integer regfile writes
system.cpu0.ipc                              0.460822                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.460822                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027156      0.40%      0.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            183131224     71.07%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8448      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2299      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1542      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            67610678     26.24%     97.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5885450      2.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            720      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             257668972                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3736                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7453                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3685                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3817                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2442056                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009477                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1331717     54.53%     54.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    87      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1071366     43.87%     98.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                38812      1.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             259080136                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         905392849                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    239741760                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        381365248                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 280080450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                257668972                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1984585                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99303467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           988952                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        608592                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47902706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    386631350                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.666446                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.195244                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          252762622     65.38%     65.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70483267     18.23%     83.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31916645      8.26%     91.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14559355      3.77%     95.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10637245      2.75%     98.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2475192      0.64%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2099888      0.54%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1427006      0.37%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             270130      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      386631350                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.652126                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           697066                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           82847                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            34018101                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3456622                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6794                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       248601662                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9903600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95419188                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69878391                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2234871                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                21535560                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20773513                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               676574                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            198387703                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             153905545                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          117798094                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78651401                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1265275                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2734164                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25418060                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47919707                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3154                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       198384549                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      15932357                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            333761                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10465735                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        333808                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   370860911                       # The number of ROB reads
system.cpu0.rob.rob_writes                  303021550                       # The number of ROB writes
system.cpu0.timesIdled                         120937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2831                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.462646                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18678607                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19164888                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3355990                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33925237                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20527                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          29184                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8657                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36666737                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2060                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6410                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2550041                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18902856                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5505079                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         537011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       52599007                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            89012098                       # Number of instructions committed
system.cpu1.commit.committedOps              89276071                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    216133345                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.413060                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.468876                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    187027840     86.53%     86.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15523089      7.18%     93.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2861069      1.32%     95.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2113465      0.98%     96.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       770129      0.36%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       570417      0.26%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       618583      0.29%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1143674      0.53%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5505079      2.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    216133345                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28670                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87619822                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20644248                       # Number of loads committed
system.cpu1.commit.membars                     397486                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       397486      0.45%      0.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65719601     73.61%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            247      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20650658     23.13%     97.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2507697      2.81%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          1071724                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           98068                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            65609444                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6220961                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5675                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       395121322                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2642693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              128986021                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137807824                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3884129                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39234413                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27239632                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               992565                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            382047030                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             296343317                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          227363711                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                153738821                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1463036                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5316893                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34862622                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                89555891                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3132                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       382043898                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      24492580                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            632066                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18425689                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        632097                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   639773496                       # The number of ROB reads
system.cpu0.rob.rob_writes                  582762565                       # The number of ROB writes
system.cpu0.timesIdled                         120502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1724                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.833209                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               35507651                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            37051510                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6640800                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         63877610                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             25852                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          31786                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5934                       # Number of indirect misses.
system.cpu1.branchPred.lookups               69021409                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1878                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8884                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5016907                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36903382                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10633133                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570337                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       98617736                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174468351                       # Number of instructions committed
system.cpu1.commit.committedOps             174747731                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    341735931                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.511353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.612998                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    284322070     83.20%     83.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30691581      8.98%     92.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5609981      1.64%     93.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4365265      1.28%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1553718      0.45%     95.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1108110      0.32%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1244604      0.36%     96.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2207469      0.65%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10633133      3.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    341735931                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37152                       # Number of function calls committed.
system.cpu1.commit.int_insts                171812170                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40399574                       # Number of loads committed
system.cpu1.commit.membars                     422369                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422369      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129139108     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40408458     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4777097      2.73%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         89276071                       # Class of committed instruction
system.cpu1.commit.refs                      23158355                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   89012098                       # Number of Instructions Simulated
system.cpu1.committedOps                     89276071                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.558684                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.558684                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            127768318                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               809586                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16475866                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154709031                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14528072                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 77937780                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2551815                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2580637                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2927520                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        174747731                       # Class of committed instruction
system.cpu1.commit.refs                      45185555                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174468351                       # Number of Instructions Simulated
system.cpu1.committedOps                    174747731                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.072835                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.072835                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            167591141                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1630755                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            31836501                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             297963820                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27877278                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                153915840                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5017914                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5230743                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5315945                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   36666737                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10241924                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    209933454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               130115                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     174963928                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6715528                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.160993                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12422252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18699134                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.768215                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         225713505                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.778624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.979462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               114956333     50.93%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62678921     27.77%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                35087898     15.55%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10932877      4.84%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  874614      0.39%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  817127      0.36%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  191199      0.08%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   34966      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  139570      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           225713505                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2040302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2775996                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                25581885                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.552520                       # Inst execution rate
system.cpu1.iew.exec_refs                    35714783                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2601507                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               69503871                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             33044980                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            196322                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1678787                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2679349                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          141784516                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33113276                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2922163                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            125838509                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                574043                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8677718                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2551815                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9675732                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       788471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           57474                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12400732                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       165242                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           159                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       893812                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1882184                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95197172                       # num instructions consuming a value
system.cpu1.iew.wb_count                    119350573                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799568                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 76116613                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.524033                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     119625719                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               161257406                       # number of integer regfile reads
system.cpu1.int_regfile_writes               91226343                       # number of integer regfile writes
system.cpu1.ipc                              0.390826                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.390826                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           399129      0.31%      0.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             91611038     71.15%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 300      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34152826     26.52%     97.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2596997      2.02%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   69021409                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19274556                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    330096786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               226848                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     332679886                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13283614                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.190855                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22979520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          35533503                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.919910                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         359718118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.927244                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.989445                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               148397549     41.25%     41.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120347654     33.46%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                66242148     18.42%     93.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                20947934      5.82%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1777318      0.49%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1602883      0.45%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  214351      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   45350      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  142931      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           359718118                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1925927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5429364                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                49409187                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.673820                       # Inst execution rate
system.cpu1.iew.exec_refs                    68540568                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4962942                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               95744740                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             63603991                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            206153                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3358983                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5063309                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          273218620                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             63577626                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5840104                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            243683045                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1031571                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10717665                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5017914                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12491999                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1489630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          109902                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     23204417                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       277328                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           231                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1726695                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3702669                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                184602627                       # num instructions consuming a value
system.cpu1.iew.wb_count                    231739566                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803099                       # average fanout of values written-back
system.cpu1.iew.wb_producers                148254234                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.640795                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     232243083                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               312715773                       # number of integer regfile reads
system.cpu1.int_regfile_writes              177657694                       # number of integer regfile writes
system.cpu1.ipc                              0.482431                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.482431                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423200      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            178529093     71.55%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            65611912     26.29%     98.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4958242      1.99%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             128760672                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             249523149                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1338026                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010392                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 740202     55.32%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                594699     44.45%     99.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3125      0.23%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    2376650                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009525                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1331051     56.01%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     56.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1041453     43.82%     99.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 4146      0.17%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             129699569                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         485112885                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    119350573                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        194293117                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 141119353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                128760672                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             665163                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       52508445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           540010                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        128152                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25784201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    225713505                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.570461                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.144413                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          159897054     70.84%     70.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34054617     15.09%     85.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15779526      6.99%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7259273      3.22%     96.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5379912      2.38%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1275611      0.57%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1149437      0.51%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             769741      0.34%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             148334      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      225713505                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.565350                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             251476599                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         862133485                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    231739566                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        371689732                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 272514598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                249523149                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             704022                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       98470889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           992419                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        133685                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47301002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    359718118                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.693663                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.218775                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          231575526     64.38%     64.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65985356     18.34%     82.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31412082      8.73%     91.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14172723      3.94%     95.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10400678      2.89%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2393584      0.67%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2090585      0.58%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1419354      0.39%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             268230      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      359718118                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.689969                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           583426                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           74667                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            33044980                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2679349                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1643                       # number of misc regfile reads
system.cpu1.numCycles                       227753807                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    30682333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               94484851                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67615951                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2278828                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18329955                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              20506433                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               670029                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191868014                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149052580                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          114807739                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76005045                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                460314                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2551815                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24312607                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                47191788                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       191868014                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10029232                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            185511                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10160466                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        185540                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   352493347                       # The number of ROB reads
system.cpu1.rob.rob_writes                  293359002                       # The number of ROB writes
system.cpu1.timesIdled                          24866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.571887                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               18620893                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            19483651                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3367321                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         33543861                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19511                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          24546                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5035                       # Number of indirect misses.
system.cpu2.branchPred.lookups               36283856                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2093                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6526                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2555518                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18569950                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5426222                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         341958                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       52656172                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87707981                       # Number of instructions committed
system.cpu2.commit.committedOps              87874453                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    211036945                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.416394                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.475680                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    182484122     86.47%     86.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15188151      7.20%     93.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2779942      1.32%     94.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2105594      1.00%     95.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       758016      0.36%     96.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       545318      0.26%     96.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       605854      0.29%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1143726      0.54%     97.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5426222      2.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    211036945                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28755                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86362943                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20340458                       # Number of loads committed
system.cpu2.commit.membars                     251160                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       251160      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64878260     73.83%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            237      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20346984     23.15%     97.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2397430      2.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87874453                       # Class of committed instruction
system.cpu2.commit.refs                      22744414                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87707981                       # Number of Instructions Simulated
system.cpu2.committedOps                     87874453                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.538793                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.538793                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            122593931                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               815385                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            16423527                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             153386027                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14462857                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78199597                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2557274                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2600707                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2817766                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           640500                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           68211                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            63603991                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5063309                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    831                       # number of misc regfile reads
system.cpu1.numCycles                       361644045                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36052870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              127443837                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132805538                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3868503                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                35242607                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26340570                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1001462                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            370302010                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             287463073                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          222061933                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                149947990                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                522256                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5017914                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32825159                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                89256395                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       370302010                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9240611                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            188200                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 17474732                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        188320                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   604463858                       # The number of ROB reads
system.cpu1.rob.rob_writes                  564767708                       # The number of ROB writes
system.cpu1.timesIdled                          23829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   36283856                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10021716                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    205083917                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               124568                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          238                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     173509770                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6738154                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.162947                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12178173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          18640404                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.779215                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         220631425                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.789363                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.974999                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               110603549     50.13%     50.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                62313066     28.24%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                34883581     15.81%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                10849612      4.92%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  881165      0.40%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  800710      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  185467      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   25942      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   88333      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           220631425                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2040956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2781279                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25268623                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.558921                       # Inst execution rate
system.cpu2.iew.exec_refs                    35250185                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2490721                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               69174402                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             32741999                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            138770                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1704256                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2558896                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          140440848                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             32759464                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2934819                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            124456180                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                573721                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8474732                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2557274                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9466986                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       778651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56150                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     12401541                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       154940                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           135                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       888981                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1892298                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 94306890                       # num instructions consuming a value
system.cpu2.iew.wb_count                    118018702                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.800212                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 75465507                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.530011                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     118295267                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               159449019                       # number of integer regfile reads
system.cpu2.int_regfile_writes               90415740                       # number of integer regfile writes
system.cpu2.ipc                              0.393888                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.393888                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252808      0.20%      0.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             90849989     71.32%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 265      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            33801692     26.53%     98.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2485863      1.95%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             127390999                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1316012                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.010330                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 733413     55.73%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     55.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                581656     44.20%     99.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  943      0.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             128454203                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         477270896                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    118018702                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        193007373                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139993797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                127390999                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             447051                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       52566395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           541461                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        105093                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     25777240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    220631425                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.577393                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.148178                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          155460116     70.46%     70.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33642520     15.25%     85.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15773812      7.15%     92.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7182900      3.26%     96.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5308754      2.41%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1217939      0.55%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1136760      0.52%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             762108      0.35%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             146516      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      220631425                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.572101                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           369342                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           31851                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            32741999                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2558896                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1648                       # number of misc regfile reads
system.cpu2.numCycles                       222672381                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    35763598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93815287                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66755002                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2216996                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18243468                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              20417963                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               664056                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            190146515                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             147752542                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          114041380                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76180625                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                309137                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2557274                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             23967411                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                47286378                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       190146515                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5867360                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            127726                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9608914                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        127739                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   346132144                       # The number of ROB reads
system.cpu2.rob.rob_writes                  290684091                       # The number of ROB writes
system.cpu2.timesIdled                          25008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.573504                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               18487030                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            19547790                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3429456                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         33251245                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20491                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          26992                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6501                       # Number of indirect misses.
system.cpu3.branchPred.lookups               35985916                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2111                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6462                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2584015                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18542696                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5437288                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         291720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       53311834                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87794398                       # Number of instructions committed
system.cpu3.commit.committedOps              87935686                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    211377320                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.416013                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.471555                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    182668498     86.42%     86.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     15225306      7.20%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2863847      1.35%     94.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2191842      1.04%     96.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       764490      0.36%     96.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       560715      0.27%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       610017      0.29%     96.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1055317      0.50%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5437288      2.57%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    211377320                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28703                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86456924                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20277586                       # Number of loads committed
system.cpu3.commit.membars                     213334                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       213334      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64966383     73.88%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            215      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20284048     23.07%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2471324      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87935686                       # Class of committed instruction
system.cpu3.commit.refs                      22755372                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87794398                       # Number of Instructions Simulated
system.cpu3.committedOps                     87935686                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.540018                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.540018                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            122449429                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               848911                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            16457508                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             154125460                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14686652                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 78491244                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2585880                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2730047                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2840462                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   35985916                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10082488                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    205315387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               124935                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          189                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     173669500                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6862642                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.161372                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12306759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          18507521                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.778789                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         221053667                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.787016                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.965350                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               110617001     50.04%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                62885423     28.45%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                34726082     15.71%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10929728      4.94%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  937652      0.42%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  808283      0.37%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   57904      0.03%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   26277      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   65317      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           221053667                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1945658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2809714                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25316080                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.560610                       # Inst execution rate
system.cpu3.iew.exec_refs                    35383283                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2566052                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               69875548                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32826938                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             99063                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1710846                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2607547                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          141158671                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             32817231                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2977581                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            125015564                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                575266                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              8355628                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2585880                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9355354                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       781289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           58889                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     12549352                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       129761                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           141                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       888241                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1921473                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 94668179                       # num instructions consuming a value
system.cpu3.iew.wb_count                    118501496                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.799227                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 75661407                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.531398                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     118777497                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               160236572                       # number of integer regfile reads
system.cpu3.int_regfile_writes               90799532                       # number of integer regfile writes
system.cpu3.ipc                              0.393698                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.393698                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           215088      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             91354518     71.37%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 220      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.54% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            33861480     26.46%     98.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2561457      2.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             127993145                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1315234                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010276                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 731975     55.65%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     55.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                580741     44.15%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2518      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             129093291                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         478901377                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    118501496                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        194381792                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 140817610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                127993145                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             341061                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       53222985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           546186                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         49341                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     26107938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    221053667                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.579014                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.149464                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          155721198     70.44%     70.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33470501     15.14%     85.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16013449      7.24%     92.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7278100      3.29%     96.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5294723      2.40%     98.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1224230      0.55%     99.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1146647      0.52%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             757030      0.34%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             147789      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      221053667                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.573962                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           385788                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           36695                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32826938                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2607547                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1754                       # number of misc regfile reads
system.cpu3.numCycles                       222999325                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    35436640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               94383433                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66794982                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2242625                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18509450                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              20365772                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               673764                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            191325239                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             148577870                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          114786023                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76449150                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                349369                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2585880                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             23978336                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47991041                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       191325239                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5147418                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             87375                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9768303                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         87429                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   347176450                       # The number of ROB reads
system.cpu3.rob.rob_writes                  292200733                       # The number of ROB writes
system.cpu3.timesIdled                          24105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         12385362                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               466183                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13908052                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             591865                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                289638                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15186798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29177442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2842818                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1439557                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10625591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8795359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22867781                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10234916                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15031197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       881575                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13109861                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40400                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10506                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103494                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15031198                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44311496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44311496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1025000256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1025000256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            43988                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15186006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15186006    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12204163                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21516                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12367148                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                299902                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15251339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29852261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1263283                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       558169                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11015822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7742264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22033727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8300433                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15051710                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       848041                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13753196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           101340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3797                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93775                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15051713                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44997308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44997308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1023557632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1023557632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            90369                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15251024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15251024    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            15186006                       # Request fanout histogram
system.membus.respLayer1.occupancy        77415198175                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             59.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37518808013                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1882                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          942                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    19020066.878981                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   95673203.855038                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          942    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1527984500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            942                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   111335720000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  17916903000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9994047                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9994047                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9994047                       # number of overall hits
system.cpu2.icache.overall_hits::total        9994047                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27669                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27669                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27669                       # number of overall misses
system.cpu2.icache.overall_misses::total        27669                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1666887495                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1666887495                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1666887495                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1666887495                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10021716                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10021716                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10021716                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10021716                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002761                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002761                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002761                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002761                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60243.864795                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60243.864795                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60243.864795                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60243.864795                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4289                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          354                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.298851                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          354                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25711                       # number of writebacks
system.cpu2.icache.writebacks::total            25711                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1958                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1958                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1958                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1958                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25711                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25711                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25711                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25711                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1524559997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1524559997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1524559997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1524559997                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002566                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002566                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59296.021042                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59296.021042                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59296.021042                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59296.021042                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25711                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9994047                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9994047                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27669                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27669                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1666887495                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1666887495                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10021716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10021716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002761                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002761                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60243.864795                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60243.864795                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1958                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1958                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25711                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25711                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1524559997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1524559997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59296.021042                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59296.021042                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10181264                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25743                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           395.496407                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20069143                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20069143                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22405316                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22405316                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22405316                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22405316                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      8679321                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8679321                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      8679321                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8679321                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 646509747985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 646509747985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 646509747985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 646509747985                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31084637                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31084637                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31084637                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31084637                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.279216                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.279216                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.279216                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.279216                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74488.516784                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74488.516784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74488.516784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74488.516784                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     46143516                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        47621                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           821585                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            587                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.164020                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.126065                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2611746                       # number of writebacks
system.cpu2.dcache.writebacks::total          2611746                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      6040962                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      6040962                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      6040962                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      6040962                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2638359                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2638359                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2638359                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2638359                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 225291014757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 225291014757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 225291014757                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 225291014757                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084877                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084877                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084877                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084877                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85390.583600                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85390.583600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85390.583600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85390.583600                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2611726                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20570483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20570483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      8199348                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8199348                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 611406211500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 611406211500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     28769831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     28769831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.284998                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.284998                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74567.662148                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74567.662148                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      5643912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5643912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2555436                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2555436                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 220972276000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 220972276000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088823                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088823                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86471.457708                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86471.457708                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1834833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1834833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       479973                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       479973                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  35103536485                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  35103536485                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2314806                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2314806                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.207349                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.207349                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 73136.481604                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73136.481604                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       397050                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       397050                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4318738757                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4318738757                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035823                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035823                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 52081.313472                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52081.313472                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82219                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82219                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1555                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1555                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     52466500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52466500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.018562                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018562                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33740.514469                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33740.514469                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          597                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          597                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          958                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          958                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14879000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14879000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.011436                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.011436                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15531.315240                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15531.315240                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79501                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79501                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2893                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2893                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     19841500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19841500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.035112                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035112                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6858.451434                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6858.451434                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2842                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2842                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17161500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17161500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.034493                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.034493                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6038.529205                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6038.529205                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2493000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2493000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2331000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2331000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1245                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1245                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5281                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5281                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     72109499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     72109499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6526                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6526                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.809225                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.809225                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13654.516001                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13654.516001                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5281                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5281                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     66828499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     66828499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.809225                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.809225                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12654.516001                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12654.516001                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.994567                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25219528                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2634594                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.572453                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.994567                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65149229                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65149229                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1800                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          901                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    19704119.311876                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   101091660.094226                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          901    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1565726500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            901                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   111499211500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17753411500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10055033                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10055033                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10055033                       # number of overall hits
system.cpu3.icache.overall_hits::total       10055033                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27455                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27455                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27455                       # number of overall misses
system.cpu3.icache.overall_misses::total        27455                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1637381998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1637381998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1637381998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1637381998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10082488                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10082488                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10082488                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10082488                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002723                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002723                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002723                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002723                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59638.754252                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59638.754252                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59638.754252                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59638.754252                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3068                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.027397                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25420                       # number of writebacks
system.cpu3.icache.writebacks::total            25420                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2035                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2035                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2035                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2035                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25420                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25420                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25420                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25420                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1487655998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1487655998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1487655998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1487655998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002521                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002521                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58523.052636                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58523.052636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58523.052636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58523.052636                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25420                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10055033                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10055033                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1637381998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1637381998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10082488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10082488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002723                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002723                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59638.754252                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59638.754252                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2035                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2035                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25420                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25420                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1487655998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1487655998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58523.052636                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58523.052636                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10287791                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25452                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           404.203638                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20190396                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20190396                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22529613                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22529613                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22529613                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22529613                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      8698711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8698711                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      8698711                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8698711                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 656917643444                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 656917643444                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 656917643444                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 656917643444                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     31228324                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     31228324                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     31228324                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     31228324                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.278552                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.278552                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.278552                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.278552                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75518.964068                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75518.964068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75518.964068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75518.964068                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     46302452                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        43812                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           824662                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            542                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.147188                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.833948                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2622811                       # number of writebacks
system.cpu3.dcache.writebacks::total          2622811                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      6049508                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      6049508                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      6049508                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      6049508                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2649203                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2649203                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2649203                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2649203                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 226054947979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 226054947979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 226054947979                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 226054947979                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084833                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084833                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084833                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084833                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85329.417179                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85329.417179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85329.417179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85329.417179                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2622791                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20638584                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20638584                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      8188586                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8188586                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 619644226500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 619644226500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     28827170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     28827170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.284058                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.284058                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75671.700401                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75671.700401                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      5629892                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5629892                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2558694                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2558694                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 221358096000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 221358096000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86512.140959                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86512.140959                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1891029                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1891029                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       510125                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510125                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  37273416944                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  37273416944                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2401154                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2401154                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.212450                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.212450                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 73067.222630                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73067.222630                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       419616                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       419616                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        90509                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        90509                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4696851979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4696851979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 51893.756190                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 51893.756190                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69721                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69721                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1533                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1533                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45716000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45716000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.021515                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021515                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29821.265492                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29821.265492                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          639                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          639                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          894                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13929500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13929500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.012547                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012547                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15581.096197                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15581.096197                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66775                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66775                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3114                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3114                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     21507000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21507000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69889                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69889                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.044556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6906.551060                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6906.551060                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3049                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3049                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     18582000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     18582000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043626                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043626                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6094.457199                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6094.457199                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1957500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1957500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1833500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1833500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1189                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1189                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5273                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5273                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     72008000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     72008000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6462                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6462                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.816001                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.816001                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13655.983311                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13655.983311                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5269                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5269                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     66728000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     66728000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.815382                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.815382                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12664.262668                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12664.262668                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.970824                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25330979                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2645172                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.576307                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.970824                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.967838                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967838                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         65397003                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        65397003                       # Number of data accesses
system.cpu0.numPwrStateTransitions                508                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19495775.590551                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   106112803.764046                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          254    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1198942500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   124300696000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4951927000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11138104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11138104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11138104                       # number of overall hits
system.cpu0.icache.overall_hits::total       11138104                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131050                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131050                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131050                       # number of overall misses
system.cpu0.icache.overall_misses::total       131050                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7428210947                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7428210947                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7428210947                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7428210947                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11269154                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11269154                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11269154                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11269154                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011629                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011629                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011629                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011629                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56682.265906                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56682.265906                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56682.265906                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56682.265906                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20879                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          409                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              495                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.179798                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   204.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       121324                       # number of writebacks
system.cpu0.icache.writebacks::total           121324                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9725                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9725                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       121325                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       121325                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       121325                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       121325                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6885287447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6885287447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6885287447                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6885287447                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010766                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010766                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010766                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010766                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56750.772281                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56750.772281                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56750.772281                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56750.772281                       # average overall mshr miss latency
system.cpu0.icache.replacements                121324                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11138104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11138104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131050                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131050                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7428210947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7428210947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11269154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11269154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011629                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011629                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56682.265906                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56682.265906                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       121325                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       121325                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6885287447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6885287447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56750.772281                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56750.772281                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11260825                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           121356                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            92.791663                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22659632                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22659632                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23531854                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23531854                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23531854                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23531854                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9262149                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9262149                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9262149                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9262149                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 684416161165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 684416161165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 684416161165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 684416161165                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     32794003                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     32794003                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     32794003                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     32794003                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.282434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.282434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.282434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.282434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73893.883716                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73893.883716                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73893.883716                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73893.883716                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     48745736                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        44746                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           882733                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            599                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.221382                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.701169                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2810846                       # number of writebacks
system.cpu0.dcache.writebacks::total          2810846                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6425766                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6425766                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6425766                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6425766                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2836383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2836383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2836383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2836383                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 237979692070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 237979692070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 237979692070                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 237979692070                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086491                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086491                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086491                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086491                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83902.523767                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83902.523767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83902.523767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83902.523767                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2810816                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21412951                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21412951                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      8387810                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8387810                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 625598922500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 625598922500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     29800761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     29800761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.281463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.281463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74584.298226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74584.298226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5707517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5707517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2680293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2680293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 228826957000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 228826957000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85373.859127                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85373.859127                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2118903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2118903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       874339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       874339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58817238665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58817238665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2993242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2993242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.292104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.292104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67270.519404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67270.519404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       718249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       718249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       156090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       156090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   9152735070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9152735070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052147                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052147                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58637.549298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58637.549298                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       198979                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       198979                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2641                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2641                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66175500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66175500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       201620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       201620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25056.985990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25056.985990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2280                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2280                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          361                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          361                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3533500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3533500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001790                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9788.088643                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9788.088643                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       196717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       196717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3930                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3930                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41229000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41229000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       200647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       200647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019587                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019587                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10490.839695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10490.839695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3833                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3833                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     37418000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     37418000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.019103                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019103                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9762.066267                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9762.066267                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       267000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       267000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4428                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4428                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     77869499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     77869499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6664                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6664                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.664466                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.664466                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17585.704381                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17585.704381                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4425                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4425                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     73441499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     73441499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.664016                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.664016                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16596.948927                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16596.948927                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.745488                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26777774                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2829811                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.462743                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.745488                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992047                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992047                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         69235647                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        69235647                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               57113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              961860                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              929035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               12596                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              902115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              916790                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3804427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              57113                       # number of overall hits
system.l2.overall_hits::.cpu0.data             961860                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12309                       # number of overall hits
system.l2.overall_hits::.cpu1.data             929035                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              12596                       # number of overall hits
system.l2.overall_hits::.cpu2.data             902115                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12609                       # number of overall hits
system.l2.overall_hits::.cpu3.data             916790                       # number of overall hits
system.l2.overall_hits::total                 3804427                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1844493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1732394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1711343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1706928                       # number of demand (read+write) misses
system.l2.demand_misses::total                7098845                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64211                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1844493                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13550                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1732394                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13115                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1711343                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12811                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1706928                       # number of overall misses
system.l2.overall_misses::total               7098845                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6072256902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 217757958801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1365694430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 208323837932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1328316923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 206144268200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1292166432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 206680507143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     848965006763                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6072256902                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 217757958801                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1365694430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 208323837932                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1328316923                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 206144268200                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1292166432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 206680507143                       # number of overall miss cycles
system.l2.overall_miss_latency::total    848965006763                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          121324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2806353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2661429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2613458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2623718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10903272                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         121324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2806353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2661429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2613458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2623718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10903272                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.529252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.657256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.523996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.650926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.510093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.654819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.503973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.650576                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.651075                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.529252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.657256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.523996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.650926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.510093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.654819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.503973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.650576                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.651075                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94567.237732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118058.436004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100789.256827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120251.996908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101282.266336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120457.598623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100863.822652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121083.318771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119591.990917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94567.237732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118058.436004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100789.256827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120251.996908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101282.266336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120457.598623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100863.822652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121083.318771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119591.990917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           17429451                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1421096                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.264795                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7125768                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              881574                       # number of writebacks
system.l2.writebacks::total                    881574                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         272946                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         229762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         228851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         222561                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              968271                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        272946                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        229762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        228851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        222561                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             968271                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1571547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1502632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1482492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1484367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6130574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1571547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1502632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1482492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1484367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10443231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16573805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5367099920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 182854220798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    869438967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 176693378457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    825159462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 175134375329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    816990469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 175444204148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 718004867550                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5367099920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 182854220798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    869438967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 176693378457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    825159462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 175134375329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    816990469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 175444204148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 934705007162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1652709874712                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.520894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.559996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.354306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.564596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.334020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.567253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.337884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.565749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.562269                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.520894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.559996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.354306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.564596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.334020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.567253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.337884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.565749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.520076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84926.498410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116353.008086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94896.198101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117589.255691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96082.843735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118135.123379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95120.557574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118194.627170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117118.701699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84926.498410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116353.008086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94896.198101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117589.255691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96082.843735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118135.123379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95120.557574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118194.627170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89503.431185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99718.192335                       # average overall mshr miss latency
system.l2.replacements                       22557835                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1221214                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1221214                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1221214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1221214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7755100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7755100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7755100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7755100                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10443231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10443231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 934705007162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 934705007162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89503.431185                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89503.431185                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             681                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             868                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             873                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             826                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3248                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1799                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1465                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1388                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6062                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12841997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2740998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2582498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2995496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21160989                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2338                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.725403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.618964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.626604                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.626920                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.651128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7138.408560                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1943.970213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1762.797270                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2158.138329                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3490.760310                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1799                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1408                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1464                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1387                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6058                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     36213472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     28443988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     29576478                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     27984984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    122218922                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.725403                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.618086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.626176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.626468                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.650698                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.778766                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20201.696023                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20202.512295                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20176.628695                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20174.797293                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           511                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           327                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1321                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          708                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          263                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1443                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     10796999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3714499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3216498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2899998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     20627994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          582                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          494                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          469                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2764                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.580804                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.438144                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.439271                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.560768                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.522069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15249.998588                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 14566.662745                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 14822.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 11026.608365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14295.214137                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          707                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          216                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          262                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1439                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14306000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5107500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4392500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5255999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     29061999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.579984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.436426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.437247                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.558635                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.520622                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20234.794908                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20108.267717                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20335.648148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20061.064885                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20195.968728                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            53969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            41354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            45675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                185827                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          88642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          35478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          31606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          34785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              190511                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8059804323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3956600337                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   3566740355                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   3873882353                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19457027368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       142611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        80307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        72960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        80460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            376338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.621565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.441780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.433196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.432327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90925.343776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111522.643244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112850.102987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111366.461205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102130.729291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        49522                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13816                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        11589                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88262                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        21662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        21450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         102249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4123401375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2631197866                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2416298390                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2576896384                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11747794015                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.274313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.269740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.274356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.266592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.271695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105403.920629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121466.063429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120712.314033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120135.029557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114893.974660                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         57113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         12596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              94627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           103687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6072256902                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1365694430                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1328316923                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1292166432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10058434687                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       121324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         198314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.529252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.523996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.510093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.503973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.522843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94567.237732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100789.256827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101282.266336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100863.822652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97007.673932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1014                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4527                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4222                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5367099920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    869438967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    825159462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    816990469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7878688818                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.520894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.354306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.334020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.337884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.451486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84926.498410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94896.198101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96082.843735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95120.557574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87994.648164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       907891                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       884206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       860761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       871115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3523973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1755851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1696916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1679737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1672143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6804647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 209698154478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 204367237595                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 202577527845                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 202806624790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 819449544708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2663742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2581122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2540498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2543258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10328620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.659167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.661184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.657481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.658815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119428.217131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120434.504475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120600.741571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121285.455126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120424.989674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       223424                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       215946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       217262                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       209226                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       865858                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1532427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1480970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1462475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1462917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5938789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 178730819423                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 174062180591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 172718076939                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 172867307764                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 698378384717                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.575291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.573770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.575665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.575214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116632.517845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117532.550012                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118099.849186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118166.176047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117596.093196                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          278                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           75                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               391                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1033                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           64                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1164                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44317000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       525000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       385499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1367500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46594999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1311                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          139                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1555                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.787948                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.460432                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.675676                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.617647                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.748553                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42901.258470                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8203.125000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15419.960000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 32559.523810                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 40030.067869                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          753                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          794                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          280                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          370                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6031963                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       911000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       393500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       479499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7815962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.213577                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.330935                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.540541                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.352941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.237942                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21542.725000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19804.347826                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19675                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19979.125000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21124.221622                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999568                       # Cycle average of tags in use
system.l2.tags.total_refs                    27921316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22559046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.237699                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.148049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.461877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.366457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.060808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.675229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.057632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.448049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.056414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.513455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.211599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.314813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.068226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.053876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.054898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.440806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 181714958                       # Number of tag accesses
system.l2.tags.data_accesses                181714958                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4044736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     100767104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        586752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      96314432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        549824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      95013632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        549760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      95137600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    575615616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          968579456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4044736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       586752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       549824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       549760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5731072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     56420800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56420800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1574486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1504913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1484588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1486525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8993994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15134054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       881575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             881575                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31293260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        779613610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4539575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        745164235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4253871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        735100223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4253376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        736059337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4453415355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7493692844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31293260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4539575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4253871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4253376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44340083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      436515706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            436515706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      436515706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31293260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       779613610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4539575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       745164235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4253871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       735100223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4253376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       736059337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4453415355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7930208550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    828533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1553344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1486793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1466642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1468791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8968683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000505817750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51118                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51117                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17635506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             784291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15134055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     881575                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15134055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   881575                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53042                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            430578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            453406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            449164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            479607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            779767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1062005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1032928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1912654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2688124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2118039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1441022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           434658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           429461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           456069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           426733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           439588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47315                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 827503428821                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75169015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1109387235071                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55042.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73792.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12634159                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  756389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.29                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total            15251024                       # Request fanout histogram
system.membus.respLayer1.occupancy        77737213512                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         36169387682                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   198882000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   198882000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                396                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          198                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6673967.171717                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18558628.354930                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          198    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    203194500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            198                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   197560554500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1321445500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     20959905                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20959905                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     20959905                       # number of overall hits
system.cpu0.icache.overall_hits::total       20959905                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130067                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130067                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130067                       # number of overall misses
system.cpu0.icache.overall_misses::total       130067                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7025590987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7025590987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7025590987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7025590987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21089972                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21089972                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21089972                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21089972                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006167                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006167                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006167                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006167                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54015.169005                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54015.169005                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54015.169005                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54015.169005                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14064                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              385                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.529870                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119812                       # number of writebacks
system.cpu0.icache.writebacks::total           119812                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10209                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119858                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119858                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6472542987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6472542987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6472542987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6472542987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005683                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005683                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005683                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005683                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54001.760308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54001.760308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54001.760308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54001.760308                       # average overall mshr miss latency
system.cpu0.icache.replacements                119812                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     20959905                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20959905                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130067                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130067                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7025590987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7025590987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21089972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21089972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006167                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006167                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54015.169005                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54015.169005                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6472542987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6472542987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005683                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005683                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54001.760308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54001.760308                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.970880                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21081206                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119889                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           175.839368                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.970880                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999090                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999090                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         42299801                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        42299801                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46143914                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46143914                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46143914                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46143914                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17088759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17088759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17088759                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17088759                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 981306032373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 981306032373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 981306032373                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 981306032373                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     63232673                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     63232673                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     63232673                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     63232673                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.270252                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.270252                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.270252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.270252                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 57424.066451                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57424.066451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 57424.066451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57424.066451                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     71349118                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        36412                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1645744                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            579                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.353716                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.887737                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5482287                       # number of writebacks
system.cpu0.dcache.writebacks::total          5482287                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11479719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11479719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11479719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11479719                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5609040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5609040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5609040                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5609040                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 359101181867                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 359101181867                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 359101181867                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 359101181867                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088705                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088705                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088705                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088705                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64021.861471                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64021.861471                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64021.861471                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64021.861471                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5482164                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42220090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42220090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15654935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15654935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 901473368000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 901473368000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57875025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57875025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.270496                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.270496                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57583.973871                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57583.973871                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10337907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10337907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5317028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5317028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 346947175500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 346947175500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65252.087350                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65252.087350                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3923824                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3923824                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1433824                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1433824                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  79832664373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  79832664373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5357648                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5357648                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.267622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.267622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55678.147648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55678.147648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1141812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1141812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       292012                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292012                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12154006367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12154006367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054504                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054504                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41621.598999                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41621.598999                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338316                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338316                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1584                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1584                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     52489000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     52489000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004660                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004660                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33136.994949                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33136.994949                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1186                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1186                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          398                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          398                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6968000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6968000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001171                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001171                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17507.537688                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17507.537688                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2340                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2340                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19642500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19642500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339171                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339171                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006899                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006899                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8394.230769                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8394.230769                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17404500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17404500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006696                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006696                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7663.804491                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7663.804491                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       428500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       428500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       395500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       395500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7228                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7228                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     88075000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     88075000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9699                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9699                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.745231                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.745231                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12185.251799                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12185.251799                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7227                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7227                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     80847000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     80847000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.745128                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.745128                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11186.799502                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11186.799502                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.937533                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52453698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5563055                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.428938                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.937533                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998048                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998048                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133405909                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133405909                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               58350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2265428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2204893                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4539500                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              58350                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2265428                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10829                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2204893                       # number of overall hits
system.l2.overall_hits::total                 4539500                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3212952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3045316                       # number of demand (read+write) misses
system.l2.demand_misses::total                6333525                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61465                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3212952                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13792                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3045316                       # number of overall misses
system.l2.overall_misses::total               6333525                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5655725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 320638283990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1314930000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 306083516988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     633692455978                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5655725000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 320638283990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1314930000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 306083516988                       # number of overall miss cycles
system.l2.overall_miss_latency::total    633692455978                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5478380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5250209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10873025                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5478380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5250209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10873025                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.512999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.586478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.560172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.580037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.582499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.512999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.586478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.560172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.580037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.582499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92015.374603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99795.541293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95340.052204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100509.607866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100053.675635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92015.374603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99795.541293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95340.052204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100509.607866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100053.675635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              45538                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1101                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.360581                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7123411                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              848040                       # number of writebacks
system.l2.writebacks::total                    848040                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         378570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         323963                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              703975                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        378570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        323963                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             703975                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2834382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2721353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5629550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2834382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2721353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10244847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15874397                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4993253005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 269822838583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1154205506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 259946222575                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 535916519669                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4993253005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 269822838583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1154205506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 259946222575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 753243780724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1289160300393                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.505663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.517376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.537306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.518332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.517754                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.505663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.517376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.537306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.518332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.459980                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82415.954263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95196.356237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87248.129564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95520.949533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95197.044110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82415.954263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95196.356237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87248.129564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95520.949533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73524.161046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81210.032759                       # average overall mshr miss latency
system.l2.replacements                       22120315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1208670                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1208670                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1208670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1208670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8553131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8553131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8553131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8553131                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10244847                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10244847                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 753243780724                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 753243780724                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73524.161046                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73524.161046                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6011                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12139                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          7318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14636                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11951500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10827500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     22779000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        13446                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            26775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.544251                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.549028                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.546629                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1633.164799                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1479.570921                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1556.367860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         7317                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7317                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14634                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    146864939                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    146706952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    293571891                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.544177                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.548953                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.546555                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.742381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20050.150608                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20060.946494                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           252                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                352                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          284                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              465                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5063000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1546000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6609000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          536                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            817                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.529851                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.644128                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.569155                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17827.464789                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8541.436464                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14212.903226                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          283                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          180                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          463                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5723000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3627500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9350500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.527985                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.640569                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.566707                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.614841                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20152.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20195.464363                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           100957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            88602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                189559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         118378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              180741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9816625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5388492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15205117500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       219335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            370300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.539713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.413096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.488093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82926.096910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86405.272357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84126.554019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        62810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25240                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88050                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        55568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5255644002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3582671501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8838315503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.245905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.250313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94580.406025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96508.135145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95352.466831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         58350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13792                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5655725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1314930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6970655000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         144436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.512999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.560172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.521040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92015.374603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95340.052204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92624.672788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          563                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1442                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73815                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4993253005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1154205506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6147458511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.505663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.537306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.511057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82415.954263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87248.129564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83281.968584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2164471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2116291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4280762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3094574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2982953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6077527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 310821658490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 300695024988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 611516683478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5259045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5099244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10358289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.588429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.584979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100440.855022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100804.479651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100619.328138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       315760                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       298723                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       614483                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2778814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2684230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5463044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 264567194581                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 256363551074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 520930745655                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.528388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.526398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.527408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95208.673406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95507.296720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95355.399967                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          376                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          108                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               484                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1135                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           79                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1214                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     46263000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       843000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     47106000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1511                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          187                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1698                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.751158                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.422460                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.714959                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40760.352423                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10670.886076                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 38802.306425                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          835                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          853                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          300                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          361                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6343463                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1218499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7561962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.198544                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.326203                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.212603                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21144.876667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19975.393443                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20947.263158                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999585                       # Cycle average of tags in use
system.l2.tags.total_refs                    29460531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22121678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.331749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.035565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.309339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.716293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.905576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.970855                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.297431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.107900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.468295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187441854                       # Number of tag accesses
system.l2.tags.data_accesses                187441854                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3877568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     181897280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        846784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     174607168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    608054208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          969283008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3877568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       846784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4724352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54274624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54274624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2842145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2728237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9500847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15145047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       848041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             848041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19496827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        914599008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4257721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        877943544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3057361692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4873658793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19496827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4257721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23754548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      272898623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            272898623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      272898623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19496827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       914599008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4257721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       877943544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3057361692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5146557416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    809520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2813171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2701749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9478444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000979660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24678978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             764657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15145050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     848041                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15145050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   848041                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  77870                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38521                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            377096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            418801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            720002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1049115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            998479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2337870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2922778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2181986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            804200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            389685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           893153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           445050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           387214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           381607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           383454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           376690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45189                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 473503554808                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75335900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            756013179808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31426.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50176.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13324490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  736865                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.02                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              15134055                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              15145050                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               881575                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  255271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  321383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  409252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  429064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  477421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  524118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  551551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  582678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  623197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  764186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1675208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3658223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2686687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 777578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 563177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 372321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 214261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 100028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  31586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  16611                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               848041                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1252874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1540917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1884951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1786733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1655026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1521691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1275086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1080414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  868650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  678455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 528962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 416813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 248970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 152703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  89997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  49100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     83                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2471781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    410.710327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.827674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.885900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       339140     13.72%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       862570     34.90%     48.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       330572     13.37%     61.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       187241      7.58%     69.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       101036      4.09%     73.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        66801      2.70%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55303      2.24%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42454      1.72%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       486664     19.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2471781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     294.102490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.562094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    477.648203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41706     81.59%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6849     13.40%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         1752      3.43%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          522      1.02%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          136      0.27%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           69      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           26      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           13      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46919     91.79%     91.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              357      0.70%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2080      4.07%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1149      2.25%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              456      0.89%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              110      0.22%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51118                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              962163392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6416256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53025984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               968579520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56420800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7444.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       410.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7493.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  129252599500                       # Total gap between requests
system.mem_ctrls.avgGap                       8070.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4044736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99414016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       586752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     95154752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       549824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     93865088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       549760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     94002624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    573995840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     53025984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31293260.485707897693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 769145056.344427108765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4539575.185255620629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 736192038.439328193665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4253871.118731570430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 726214182.902887701988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4253375.964370177127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 727278269.625522375107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4440883493.714475631714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 410250738.199719130993                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1574486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1504913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1484588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1486525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8993994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       881575                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2737938582                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116756578057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    483255961                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 113446748161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    462713626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 112728219079                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    455053068                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 112951308608                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 649365419929                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3848804890828                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43321.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74155.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52711.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75384.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53860.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75932.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52974.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75983.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72199.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4365828.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9665632200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5137405350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60216575160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2062103580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10203024000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57472913040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1234764480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       145992417810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1129.512225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2645568936                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4316000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 122291054064                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7982926980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4243007340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47124778260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2262833460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10203024000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      56921981820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1698706560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       130437258420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1009.165272                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3782229425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4316000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 121154393575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1750                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          876                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17552691.210046                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   79214463.602687                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          876    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1344003500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            876                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   113876465500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  15376157500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10214302                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10214302                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10214302                       # number of overall hits
system.cpu1.icache.overall_hits::total       10214302                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27622                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27622                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27622                       # number of overall misses
system.cpu1.icache.overall_misses::total        27622                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1687399500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1687399500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1687399500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1687399500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10241924                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10241924                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10241924                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10241924                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002697                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002697                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002697                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002697                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61088.968938                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61088.968938                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61088.968938                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61088.968938                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2189                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.644444                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25859                       # number of writebacks
system.cpu1.icache.writebacks::total            25859                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1763                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1763                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1763                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1763                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25859                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25859                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1557844500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1557844500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1557844500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1557844500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002525                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002525                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60243.802931                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60243.802931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60243.802931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60243.802931                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25859                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10214302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10214302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27622                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27622                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1687399500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1687399500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10241924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10241924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61088.968938                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61088.968938                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1763                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1763                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1557844500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1557844500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60243.802931                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60243.802931                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10441382                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           403.282299                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1815336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    559.734881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   414.291168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.040430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78576      4.33%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       501853     27.65%     31.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       236900     13.05%     45.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       146928      8.09%     53.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        81922      4.51%     57.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53246      2.93%     60.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51930      2.86%     63.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42354      2.33%     65.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       621627     34.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1815336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     304.359506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.863823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    478.535796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39179     79.14%     79.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         7580     15.31%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2167      4.38%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          385      0.78%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           83      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           41      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           18      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            7      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42136     85.11%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              940      1.90%     87.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3877      7.83%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1725      3.48%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              637      1.29%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              137      0.28%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49505                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              964299520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4983680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51809024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               969283200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54274624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4848.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4873.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  198881976500                       # Total gap between requests
system.mem_ctrls.avgGap                      12435.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3877440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    180042944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       846784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172911936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    606620416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51809024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19496183.666696835309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 905275208.415040016174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4257720.658480907790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 869419736.326062679291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3050152432.095413208008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260501322.392172247171                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2842145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2728237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9500849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       848041                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2478865757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 151724830944                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    602589253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 146542511492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 454664382362                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4907647957745                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40913.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53383.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45543.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53713.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47855.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5787040.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4078353720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2167688820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28995918420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2006427060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15699749520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      84280404630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5397715680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142626257850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        717.140102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13001165433                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6641180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 179239654567                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8883181020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4721511300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         78583746780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2219272560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15699749520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85760145720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4151617920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       200019224820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1005.718088                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9789206980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6641180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 182451613020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                984                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    36633313.387424                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   147704456.369957                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          493    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1826217500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   180821776500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18060223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19247901                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19247901                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19247901                       # number of overall hits
system.cpu1.icache.overall_hits::total       19247901                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26655                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26655                       # number of overall misses
system.cpu1.icache.overall_misses::total        26655                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1628010500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1628010500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1628010500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1628010500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19274556                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19274556                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19274556                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19274556                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001383                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001383                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001383                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001383                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61077.114988                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61077.114988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61077.114988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61077.114988                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1020                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.684211                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24621                       # number of writebacks
system.cpu1.icache.writebacks::total            24621                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2034                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2034                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2034                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2034                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24621                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24621                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24621                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24621                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1472779500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1472779500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1472779500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1472779500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001277                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001277                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001277                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001277                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59818.021201                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59818.021201                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59818.021201                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59818.021201                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24621                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19247901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19247901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1628010500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1628010500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19274556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19274556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001383                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001383                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61077.114988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61077.114988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2034                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2034                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24621                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24621                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1472779500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1472779500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59818.021201                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59818.021201                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19584507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24653                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           794.406644                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20509707                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20509707                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22622291                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22622291                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22622291                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22622291                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8767335                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8767335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8767335                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8767335                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 655483679172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 655483679172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 655483679172                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 655483679172                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     31389626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31389626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     31389626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31389626                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.279307                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.279307                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.279307                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.279307                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74764.301714                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74764.301714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74764.301714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74764.301714                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     46709763                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        44518                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           832580                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            531                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.102432                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.838041                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2659956                       # number of writebacks
system.cpu1.dcache.writebacks::total          2659956                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6081900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6081900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6081900                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6081900                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2685435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2685435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2685435                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2685435                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 227869546576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 227869546576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 227869546576                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 227869546576                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.085552                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.085552                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.085552                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085552                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84853.867837                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84853.867837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84853.867837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84853.867837                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2659942                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20754172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20754172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8259229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8259229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 618183173500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 618183173500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29013401                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29013401                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.284669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.284669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74847.564282                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74847.564282                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5663594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5663594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2595635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2595635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 223104186000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 223104186000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089463                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089463                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85953.605187                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85953.605187                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1868119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1868119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       508106                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       508106                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  37300505672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  37300505672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2376225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2376225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.213829                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.213829                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73410.874251                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73410.874251                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       418306                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       418306                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4765360576                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4765360576                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037791                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037791                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53066.376125                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53066.376125                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       131056                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       131056                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1469                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1469                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     49179500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     49179500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       132525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       132525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33478.216474                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33478.216474                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          594                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          594                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          875                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          875                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14570500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14570500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006603                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006603                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        16652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       128695                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       128695                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2598                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2598                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     20420500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20420500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       131293                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       131293                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019788                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019788                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7860.084681                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7860.084681                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2543                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2543                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18007500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18007500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019369                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019369                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7081.203303                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7081.203303                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1998000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1998000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1868000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1868000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1258                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1258                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5152                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5152                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     74342000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     74342000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6410                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6410                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.803744                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.803744                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14429.736025                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14429.736025                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     69190000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     69190000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.803588                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.803588                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13432.343234                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13432.343234                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.308005                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25581983                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2681868                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.538867                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.308005                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.978375                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978375                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66001546                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66001546                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 129252623000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10587883                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2102788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9682368                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21676261                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15221813                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           43596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11829                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          55425                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          438                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           399838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          399838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        198314                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10389582                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1555                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1555                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       363972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8467634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8018905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7876022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      7908151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32865654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15529472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    359499456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3309952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340567680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3291008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    334411840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3253760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    335776704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1395639872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        37907918                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61855552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49388370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322246                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.645279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36946563     74.81%     74.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10157584     20.57%     95.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1321417      2.68%     98.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 736425      1.49%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 226381      0.46%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38573733                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38573733                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44471530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44471530                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44471530                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44471530                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16430014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16430014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16430014                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16430014                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 941718774400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 941718774400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 941718774400                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 941718774400                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     60901544                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     60901544                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     60901544                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     60901544                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.269780                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269780                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.269780                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269780                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57316.979426                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57316.979426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57316.979426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57316.979426                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     68150904                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        36346                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1578828                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            550                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.165503                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.083636                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5249412                       # number of writebacks
system.cpu1.dcache.writebacks::total          5249412                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11051978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11051978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11051978                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11051978                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5378036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5378036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5378036                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5378036                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 343486109076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 343486109076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 343486109076                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 343486109076                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.088307                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.088307                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.088307                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.088307                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63868.317184                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63868.317184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63868.317184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63868.317184                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5249268                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     40877110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40877110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15385590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15385590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 885003471000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 885003471000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56262700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56262700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57521.581623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57521.581623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     10228832                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     10228832                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5156758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5156758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 336070828000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 336070828000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.091655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.091655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65170.951982                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65170.951982                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3594420                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3594420                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1044424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1044424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  56715303400                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  56715303400                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4638844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4638844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.225147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.225147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 54302.949185                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54302.949185                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       823146                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       823146                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221278                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221278                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7415281076                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7415281076                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 33511.153734                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33511.153734                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          844                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          844                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46059000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46059000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.006093                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.006093                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54572.274882                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54572.274882                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          325                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          325                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          519                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          519                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24888500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24888500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003747                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 47954.720617                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47954.720617                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1963                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1963                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13840500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13840500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138199                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138199                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7050.687723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7050.687723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1917                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1917                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11929500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11929500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013871                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013871                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6223.004695                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6223.004695                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        74500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        74500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        68500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        68500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1758                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1758                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7126                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7126                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     94085000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     94085000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8884                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8884                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.802116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.802116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13203.059220                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13203.059220                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7123                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7123                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     86956500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     86956500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.801778                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.801778                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12207.847817                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12207.847817                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.602462                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50149983                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5332494                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.404602                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.602462                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        127706756                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       127706756                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198882000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10620745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2056710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9667214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21272275                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15946492                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          113374                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4149                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         117523                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           39                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           417754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          417754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        144478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10476267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1698                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1698                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       359484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16598300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15904324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32935971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15336128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    701474624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3151488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    671968768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1391931008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        38322264                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64868224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49224606                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39523704     80.29%     80.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9142494     18.57%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 558180      1.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    228      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49388370                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22775910360                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3992984438                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40831377                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4008641659                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40231154                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4284631235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         182504986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4062948322                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40963905                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28522                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49224606                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21899841783                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8400062868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         180144780                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8054878241                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37262836                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19508                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
