

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Thu Oct  3 12:33:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    44004|    44004|  0.147 ms|  0.147 ms|  44004|  44004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop0_loop1  |    44002|    44002|         4|          1|          1|  44000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       87|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       87|      194|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U20  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_101_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln21_fu_113_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln22_fu_145_p2         |         +|   0|  0|  15|           8|           1|
    |ap_condition_110           |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_95_p2         |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln22_fu_119_p2        |      icmp|   0|  0|  15|           8|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln21_1_fu_133_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln21_fu_125_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          61|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_v2_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_v3_load              |   9|          2|    8|         16|
    |indvar_flatten_fu_54                  |   9|          2|   16|         32|
    |v2_fu_50                              |   9|          2|    8|         16|
    |v36_blk_n                             |   9|          2|    1|          2|
    |v3_fu_46                              |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   67|        134|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_54               |  16|   0|   16|          0|
    |select_ln21_reg_207                |   8|   0|    8|          0|
    |select_ln21_reg_207_pp0_iter1_reg  |   8|   0|    8|          0|
    |v2_fu_50                           |   8|   0|    8|          0|
    |v3_fu_46                           |   8|   0|    8|          0|
    |v4_reg_222                         |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  87|   0|   87|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v36_dout            |   in|   32|     ap_fifo|           v36|       pointer|
|v36_num_data_valid  |   in|   17|     ap_fifo|           v36|       pointer|
|v36_fifo_cap        |   in|   17|     ap_fifo|           v36|       pointer|
|v36_empty_n         |   in|    1|     ap_fifo|           v36|       pointer|
|v36_read            |  out|    1|     ap_fifo|           v36|       pointer|
|v35_address0        |  out|   16|   ap_memory|           v35|         array|
|v35_ce0             |  out|    1|   ap_memory|           v35|         array|
|v35_we0             |  out|    1|   ap_memory|           v35|         array|
|v35_d0              |  out|   32|   ap_memory|           v35|         array|
+--------------------+-----+-----+------------+--------------+--------------+

