Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Mac\Documents\cpen391\exercise1.2\tut_nios.qsys --block-symbol-file --output-directory=C:\Users\Mac\Documents\cpen391\exercise1.2\tut_nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading exercise1.2/tut_nios.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Switches
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram_pll [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tut_nios.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: tut_nios.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Mac\Documents\cpen391\exercise1.2\tut_nios.qsys --synthesis=VERILOG --output-directory=C:\Users\Mac\Documents\cpen391\exercise1.2\tut_nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading exercise1.2/tut_nios.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Switches
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram_pll [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tut_nios.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: tut_nios.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: tut_nios: Generating tut_nios "tut_nios" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'tut_nios_LEDs'
Info: LEDs:   Generation command is [exec Z:/programs/altera/15.0/quartus/bin64/perl/bin/perl.exe -I Z:/programs/altera/15.0/quartus/bin64/perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tut_nios_LEDs --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0001_LEDs_gen/ --quartus_dir=Z:/programs/altera/15.0/quartus --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0001_LEDs_gen//tut_nios_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'tut_nios_LEDs'
Info: LEDs: "tut_nios" instantiated altera_avalon_pio "LEDs"
Info: SDRAM: Starting RTL generation for module 'tut_nios_SDRAM'
Info: SDRAM:   Generation command is [exec Z:/programs/altera/15.0/quartus/bin64/perl/bin/perl.exe -I Z:/programs/altera/15.0/quartus/bin64/perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=tut_nios_SDRAM --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0002_SDRAM_gen/ --quartus_dir=Z:/programs/altera/15.0/quartus --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0002_SDRAM_gen//tut_nios_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'tut_nios_SDRAM'
Info: SDRAM: "tut_nios" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Switches: Starting RTL generation for module 'tut_nios_Switches'
Info: Switches:   Generation command is [exec Z:/programs/altera/15.0/quartus/bin64/perl/bin/perl.exe -I Z:/programs/altera/15.0/quartus/bin64/perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tut_nios_Switches --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0003_Switches_gen/ --quartus_dir=Z:/programs/altera/15.0/quartus --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0003_Switches_gen//tut_nios_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'tut_nios_Switches'
Info: Switches: "tut_nios" instantiated altera_avalon_pio "Switches"
Info: jtag_uart_0: Starting RTL generation for module 'tut_nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec Z:/programs/altera/15.0/quartus/bin64/perl/bin/perl.exe -I Z:/programs/altera/15.0/quartus/bin64/perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tut_nios_jtag_uart_0 --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0004_jtag_uart_0_gen/ --quartus_dir=Z:/programs/altera/15.0/quartus --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0004_jtag_uart_0_gen//tut_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'tut_nios_jtag_uart_0'
Info: jtag_uart_0: "tut_nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'tut_nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec Z:/programs/altera/15.0/quartus/bin64/eperlcmd.exe -I Z:/programs/altera/15.0/quartus/bin64/perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I Z:/programs/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I Z:/programs/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I Z:/programs/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- Z:/programs/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=tut_nios_nios2_qsys_0 --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=Z:/programs/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0005_nios2_qsys_0_gen//tut_nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.01.25 16:19:22 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.01.25 16:19:22 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.01.25 16:19:24 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.01.25 16:19:24 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)     Testbench
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)     Instruction decoding
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)       Instruction fields
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)       Instruction decodes
Info: nios2_qsys_0: # 2018.01.25 16:19:26 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2018.01.25 16:19:27 (*)       Instruction controls
Info: nios2_qsys_0: # 2018.01.25 16:19:27 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2018.01.25 16:19:27 (*)     Pipeline backend
Info: nios2_qsys_0: # 2018.01.25 16:19:29 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.01.25 16:19:31 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2018.01.25 16:19:31 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'tut_nios_nios2_qsys_0'
Info: nios2_qsys_0: "tut_nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'tut_nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec Z:/programs/altera/15.0/quartus/bin64/perl/bin/perl.exe -I Z:/programs/altera/15.0/quartus/bin64/perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tut_nios_onchip_memory2_0 --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0006_onchip_memory2_0_gen/ --quartus_dir=Z:/programs/altera/15.0/quartus --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0006_onchip_memory2_0_gen//tut_nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'tut_nios_onchip_memory2_0'
Info: onchip_memory2_0: "tut_nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram_pll: "tut_nios" instantiated altera_up_avalon_sys_sdram_pll "sdram_pll"
Info: timer_0: Starting RTL generation for module 'tut_nios_timer_0'
Info: timer_0:   Generation command is [exec Z:/Programs/altera/15.0/quartus/bin64//perl/bin/perl.exe -I Z:/Programs/altera/15.0/quartus/bin64//perl/lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/europa -I Z:/programs/altera/15.0/quartus/sopc_builder/bin/perl_lib -I Z:/programs/altera/15.0/quartus/sopc_builder/bin -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- Z:/programs/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tut_nios_timer_0 --dir=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0007_timer_0_gen/ --quartus_dir=Z:/programs/altera/15.0/quartus --verilog --config=C:/Users/Mac/AppData/Local/Temp/alt7557_1037335471703748143.dir/0007_timer_0_gen//tut_nios_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'tut_nios_timer_0'
Info: timer_0: "tut_nios" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "tut_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "tut_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "tut_nios" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "sdram_pll" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sdram_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Mac/Documents/cpen391/exercise1.2/tut_nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: tut_nios: Done "tut_nios" with 39 modules, 68 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
