Analysis & Synthesis report for de0n-neorv32-sdram-direct
Sat Apr  2 14:43:58 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Apr  2 14:43:58 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de0n-neorv32-sdram-direct                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                     ;
+------------------------------------------------------------------+--------------------+---------------------------+
; Option                                                           ; Setting            ; Default Value             ;
+------------------------------------------------------------------+--------------------+---------------------------+
; Device                                                           ; EP4CE22F17C6       ;                           ;
; Top-level entity name                                            ; top                ; de0n-neorv32-sdram-direct ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V                 ;
; Use smart compilation                                            ; Off                ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                        ;
; Enable compact report table                                      ; Off                ; Off                       ;
; Restructure Multiplexers                                         ; Auto               ; Auto                      ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                       ;
; Preserve fewer node names                                        ; On                 ; On                        ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                    ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001              ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                 ;
; State Machine Processing                                         ; Auto               ; Auto                      ;
; Safe State Machine                                               ; Off                ; Off                       ;
; Extract Verilog State Machines                                   ; On                 ; On                        ;
; Extract VHDL State Machines                                      ; On                 ; On                        ;
; Ignore Verilog initial constructs                                ; Off                ; Off                       ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                      ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                        ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                        ;
; Parallel Synthesis                                               ; On                 ; On                        ;
; DSP Block Balancing                                              ; Auto               ; Auto                      ;
; NOT Gate Push-Back                                               ; On                 ; On                        ;
; Power-Up Don't Care                                              ; On                 ; On                        ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                       ;
; Remove Duplicate Registers                                       ; On                 ; On                        ;
; Ignore CARRY Buffers                                             ; Off                ; Off                       ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                       ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                       ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                       ;
; Ignore LCELL Buffers                                             ; Off                ; Off                       ;
; Ignore SOFT Buffers                                              ; On                 ; On                        ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                       ;
; Optimization Technique                                           ; Balanced           ; Balanced                  ;
; Carry Chain Length                                               ; 70                 ; 70                        ;
; Auto Carry Chains                                                ; On                 ; On                        ;
; Auto Open-Drain Pins                                             ; On                 ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                       ;
; Auto ROM Replacement                                             ; On                 ; On                        ;
; Auto RAM Replacement                                             ; On                 ; On                        ;
; Auto DSP Block Replacement                                       ; On                 ; On                        ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                      ;
; Auto Clock Enable Replacement                                    ; On                 ; On                        ;
; Strict RAM Replacement                                           ; Off                ; Off                       ;
; Allow Synchronous Control Signals                                ; On                 ; On                        ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                       ;
; Auto RAM Block Balancing                                         ; On                 ; On                        ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                       ;
; Auto Resource Sharing                                            ; Off                ; Off                       ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                       ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                       ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                       ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                        ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                       ;
; Timing-Driven Synthesis                                          ; On                 ; On                        ;
; Report Parameter Settings                                        ; On                 ; On                        ;
; Report Source Assignments                                        ; On                 ; On                        ;
; Report Connectivity Checks                                       ; On                 ; On                        ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                       ;
; Synchronization Register Chain Length                            ; 2                  ; 2                         ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation        ;
; HDL message level                                                ; Level2             ; Level2                    ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                       ;
; Clock MUX Protection                                             ; On                 ; On                        ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                       ;
; Block Design Naming                                              ; Auto               ; Auto                      ;
; SDC constraint protection                                        ; Off                ; Off                       ;
; Synthesis Effort                                                 ; Auto               ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                        ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                       ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                    ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                      ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                        ;
+------------------------------------------------------------------+--------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr  2 14:43:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0n-neorv32-sdram-direct -c de0n-neorv32-sdram-direct
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd
    Info (12022): Found design unit 1: pll_sys-SYN File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 55
    Info (12023): Found entity 1: pll_sys File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/pll/pll_sys.vhd Line: 43
Info (12021): Found 2 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package (neorv32) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd Line: 39
    Info (12022): Found design unit 2: neorv32_package-body File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd Line: 2094
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image (neorv32) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image (neorv32) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.cyclone2.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.cyclone2.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 228
    Info (12023): Found entity 1: neorv32_top File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 56
    Info (12023): Found entity 1: neorv32_boot_rom File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd
    Info (12022): Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd Line: 88
    Info (12023): Found entity 1: neorv32_busswitch File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd
    Info (12022): Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd Line: 82
    Info (12023): Found entity 1: neorv32_bus_keeper File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd Line: 73
    Info (12023): Found entity 1: neorv32_cfs File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 134
    Info (12023): Found entity 1: neorv32_cpu File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 76
    Info (12023): Found entity 1: neorv32_cpu_alu File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd
    Info (12022): Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 104
    Info (12023): Found entity 1: neorv32_cpu_bus File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 124
    Info (12023): Found entity 1: neorv32_cpu_control File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 72
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 51
Info (12021): Found 6 design units, including 3 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 76
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1233
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1614
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 58
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1211
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1594
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 65
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 52
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_regfile File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 87
    Info (12023): Found entity 1: neorv32_debug_dm File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 72
    Info (12023): Found entity 1: neorv32_debug_dtm File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 67
    Info (12023): Found entity 1: neorv32_fifo File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd Line: 60
    Info (12023): Found entity 1: neorv32_gpio File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd Line: 44
Info (12021): Found 4 design units, including 2 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd
    Info (12022): Found design unit 1: neorv32_icache-neorv32_icache_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 77
    Info (12022): Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 411
    Info (12023): Found entity 1: neorv32_icache File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_icache_memory File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd Line: 384
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd Line: 62
    Info (12023): Found entity 1: neorv32_mtime File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd Line: 79
    Info (12023): Found entity 1: neorv32_neoled File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd Line: 66
    Info (12023): Found entity 1: neorv32_pwm File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd Line: 77
    Info (12023): Found entity 1: neorv32_slink File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd Line: 69
    Info (12023): Found entity 1: neorv32_spi File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 106
    Info (12023): Found entity 1: neorv32_sysinfo File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 45
Info (12021): Found 4 design units, including 2 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 60
    Info (12022): Found design unit 2: neorv32_trng_ring_osc-neorv32_trng_ring_osc_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 316
    Info (12023): Found entity 1: neorv32_trng File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 47
    Info (12023): Found entity 2: neorv32_trng_ring_osc File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd Line: 304
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd Line: 67
    Info (12023): Found entity 1: neorv32_twi File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd Line: 98
    Info (12023): Found entity 1: neorv32_uart File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd Line: 70
    Info (12023): Found entity 1: neorv32_wdt File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd
    Info (12022): Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 95
    Info (12023): Found entity 1: neorv32_wishbone File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd Line: 71
    Info (12023): Found entity 1: neorv32_xirq File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_intercon/wb_intercon.vhd
    Info (12022): Found design unit 1: wb_intercon-syn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_intercon/wb_intercon.vhd Line: 79
    Info (12023): Found entity 1: wb_intercon File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_intercon/wb_intercon.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_sdram_direct/wb_sdram.vhd
    Info (12022): Found design unit 1: wb_sdram-syn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/wb_sdram.vhd Line: 78
    Info (12023): Found entity 1: wb_sdram File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/wb_sdram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_sdram_direct/sdram.vhd
    Info (12022): Found design unit 1: sdram-arch File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/sdram.vhd Line: 129
    Info (12023): Found entity 1: sdram File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/wb_sdram_direct/sdram.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-syn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 108
    Info (12023): Found entity 1: top File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd Line: 65
    Info (12023): Found entity 1: neorv32_gptmr File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd Line: 47
Error (10349): VHDL Association List error at top.vhd(495): formal "CPU_EXTENSION_RISCV_Zicntr" does not exist File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 495
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 443 megabytes
    Error: Processing ended: Sat Apr  2 14:43:58 2022
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:19


