

================================================================
== Vitis HLS Report for 'Mem_patch_Wr'
================================================================
* Date:           Thu Oct 13 07:49:32 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   236840|  10.000 ns|  1.184 ms|    2|  236840|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_dataflow_parent_loop_proc16_fu_70  |dataflow_parent_loop_proc16  |        1|   236839|  5.000 ns|  1.184 ms|    1|  236839|       no|
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     2|    1703|    2515|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      86|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     2|    1741|    2607|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc16_fu_70  |dataflow_parent_loop_proc16  |       16|   2|  1703|  2515|    0|
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                  |                             |       16|   2|  1703|  2515|    0|
    +---------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc16_fu_70_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc16_fu_70_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |c_fft_col_op_st_read  |   9|          2|    1|          2|
    |ctrl1_reg_blk_n       |   9|          2|    1|          2|
    |ctrl2_reg_blk_n       |   9|          2|    1|          2|
    |layer1_reg_blk_n      |   9|          2|    1|          2|
    |m_axi_gmem_AWVALID    |   9|          2|    1|          2|
    |m_axi_gmem_BREADY     |   9|          2|    1|          2|
    |m_axi_gmem_WVALID     |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  86|         19|    9|         19|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc16_fu_70_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc16_fu_70_ap_ready  |   1|   0|    1|          0|
    |empty_175_reg_110                                           |  16|   0|   16|          0|
    |empty_176_reg_115                                           |   8|   0|    8|          0|
    |empty_reg_105                                               |   8|   0|    8|          0|
    |grp_dataflow_parent_loop_proc16_fu_70_ap_start_reg          |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  38|   0|   38|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     Mem_patch_Wr|  return value|
|c_fft_col_op_st_dout     |   in|   32|     ap_fifo|  c_fft_col_op_st|       pointer|
|c_fft_col_op_st_empty_n  |   in|    1|     ap_fifo|  c_fft_col_op_st|       pointer|
|c_fft_col_op_st_read     |  out|    1|     ap_fifo|  c_fft_col_op_st|       pointer|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA         |  out|  128|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|   16|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA         |   in|  128|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|             gmem|       pointer|
|p_read                   |   in|   64|     ap_none|           p_read|        scalar|
|ctrl1_reg_dout           |   in|   32|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_empty_n        |   in|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_read           |  out|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl2_reg_dout           |   in|   32|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_empty_n        |   in|    1|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_read           |  out|    1|     ap_fifo|        ctrl2_reg|       pointer|
|layer1_reg_dout          |   in|   32|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_empty_n       |   in|    1|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_read          |  out|    1|     ap_fifo|       layer1_reg|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_29 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 3 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 4 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 5 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 6 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ctrl1_reg_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_175 = trunc i32 %layer1_reg_read"   --->   Operation 8 'trunc' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_176 = trunc i32 %ctrl2_reg_read"   --->   Operation 9 'trunc' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc16, i16 %empty_175, i8 %empty_176, i32 %c_fft_col_op_st, i8 %empty, i128 %gmem, i64 %p_read_29, i32 %wr_ptr"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc16, i16 %empty_175, i8 %empty_176, i32 %c_fft_col_op_st, i8 %empty, i128 %gmem, i64 %p_read_29, i32 %wr_ptr"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln480 = ret" [src/main.cpp:480]   --->   Operation 17 'ret' 'ret_ln480' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_fft_col_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wr_ptr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_29         (read         ) [ 001]
layer1_reg_read   (read         ) [ 000]
ctrl2_reg_read    (read         ) [ 000]
ctrl1_reg_read    (read         ) [ 000]
empty             (trunc        ) [ 001]
empty_175         (trunc        ) [ 001]
empty_176         (trunc        ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln0          (call         ) [ 000]
ret_ln480         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_fft_col_op_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_col_op_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl1_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctrl2_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wr_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_29_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="layer1_reg_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="ctrl2_reg_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ctrl1_reg_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_dataflow_parent_loop_proc16_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="0" index="3" bw="32" slack="0"/>
<pin id="75" dir="0" index="4" bw="8" slack="0"/>
<pin id="76" dir="0" index="5" bw="128" slack="0"/>
<pin id="77" dir="0" index="6" bw="64" slack="0"/>
<pin id="78" dir="0" index="7" bw="32" slack="0"/>
<pin id="79" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="empty_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_175_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_175/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="empty_176_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_176/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_read_29_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_29 "/>
</bind>
</comp>

<comp id="105" class="1005" name="empty_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="1"/>
<pin id="107" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="110" class="1005" name="empty_175_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_175 "/>
</bind>
</comp>

<comp id="115" class="1005" name="empty_176_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="1"/>
<pin id="117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_176 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="83"><net_src comp="46" pin="2"/><net_sink comp="70" pin=6"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="88"><net_src comp="64" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="93"><net_src comp="52" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="98"><net_src comp="58" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="103"><net_src comp="46" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="70" pin=6"/></net>

<net id="108"><net_src comp="85" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="113"><net_src comp="90" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="118"><net_src comp="95" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 2 }
	Port: wr_ptr | {1 2 }
 - Input state : 
	Port: Mem_patch_Wr : c_fft_col_op_st | {1 2 }
	Port: Mem_patch_Wr : gmem | {}
	Port: Mem_patch_Wr : p_read | {1 }
	Port: Mem_patch_Wr : ctrl1_reg | {1 }
	Port: Mem_patch_Wr : ctrl2_reg | {1 }
	Port: Mem_patch_Wr : layer1_reg | {1 }
	Port: Mem_patch_Wr : wr_ptr | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc16_fu_70 |    16   |    2    |   4.89  |   1796  |   1366  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          p_read_29_read_fu_46         |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |       layer1_reg_read_read_fu_52      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       ctrl2_reg_read_read_fu_58       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       ctrl1_reg_read_read_fu_64       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              empty_fu_85              |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |            empty_175_fu_90            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            empty_176_fu_95            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                       |    16   |    2    |   4.89  |   1796  |   1366  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|empty_175_reg_110|   16   |
|empty_176_reg_115|    8   |
|  empty_reg_105  |    8   |
|p_read_29_reg_100|   64   |
+-----------------+--------+
|      Total      |   96   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_parent_loop_proc16_fu_70 |  p1  |   2  |  16  |   32   ||    9    |
| grp_dataflow_parent_loop_proc16_fu_70 |  p2  |   2  |   8  |   16   ||    9    |
| grp_dataflow_parent_loop_proc16_fu_70 |  p4  |   2  |   8  |   16   ||    9    |
| grp_dataflow_parent_loop_proc16_fu_70 |  p6  |   2  |  64  |   128  ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   192  ||  1.956  ||    36   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |    2   |    4   |  1796  |  1366  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |    6   |  1892  |  1402  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
