Anuja Sehgal , Vikram Iyengar , Mark D. Krasniewski , Krishnendu Chakrabarty, Test cost reduction for SOCs using virtual TAMs and lagrange multipliers, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA
Santanu Chattopadhyay , K. Sudarsana Reddy, Genetic Algorithm based Test Scheduling and Test Access Mechanism Design for System-on-Chips, Proceedings of the 16th International Conference on VLSI Design, p.341, January 04-08, 2003
Dimitri Kagaris , Spyros Tragoudas , Sherin Kuriakose, InTeRail: A Test Architecture for Core-Based SOCs, IEEE Transactions on Computers, v.55 n.2, p.137-149, February 2006
Anuja Sehgal , Krishnendu Chakrabarty, Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures, Proceedings of the conference on Design, automation and test in Europe, p.10422, February 16-20, 2004
Anuja Sehgal , Vikram Iyengar , Krishnendu Chakrabarty, SOC test planning using virtual test access architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.12, p.1263-1276, December 2004
Anuja Sehgal , Sudarshan Bahukudumbi , Krishnendu Chakrabarty, Power-aware SoC test planning for effective utilization of port-scalable testers, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-19, July 2008
Sandeep Kumar Goel , Erik Jan Marinissen, SOC test architecture design for efficient utilization of test bandwidth, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.399-429, October 2003
Feng Yuan , Lin Huang , Qiang Xu, Re-examining the use of network-on-chip as test access mechanism, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA
Sandeep Koranne, Design of reconfigurable access wrappers for embedded core based SoC test, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.955-960, October 2003
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip, Proceedings of the 2001 IEEE International Test Conference, p.1023, October 30-November 01, 2001
A. Sehgal , K. Chakrabarty, Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.88-93, November 06-10, 2005, San Jose, CA
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip, Journal of Electronic Testing: Theory and Applications, v.18 n.2, p.213-230, April 2002
Mounir Benabdenbi , Walid Maroufi , Meryem Marzouki, CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.455-473, August-October 2002
Sandeep Koranne, A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.415-434, August-October 2002
Sandeep Koranne, On Test Scheduling for Core-Based SOCs, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.505, January 07-11, 2002
Sandeep Koranne, A Note on System-on-Chip Test Scheduling Formulation, Journal of Electronic Testing: Theory and Applications, v.20 n.3, p.309-313, June 2004
Erik Larsson , Zebo Peng, An Integrated Framework for the Design and Optimization of SOC Test Solutions, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.385-400, August-October 2002
Erik Larsson , Zebo Peng , Gunnar Carlsson, The design and optimization of SOC test solutions, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Anuja Sehgal , Sandeep Kumar Goel , Erik Jan Marinissen , Krishnendu Chakrabarty, Hierarchy-aware and area-efficient test infrastructure design for core-based system chips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Anuja Sehgal , Krishnendu Chakrabarty, Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs, IEEE Transactions on Computers, v.56 n.1, p.120-133, January 2007
Jiann-Chyi Rau , Po-Han Wu , Chih-Lung Chien , Chien-Hsu Wu, The efficient TAM design for core-based SOCs testing, WSEAS Transactions on Circuits and Systems, v.7 n.11, p.922-931, November 2008
Xiaoxia Wu , Yibo Chen , Krishnendu Chakrabarty , Yuan Xie, Test-access mechanism optimization for core-based three-dimensional SOCs, Microelectronics Journal, v.41 n.10, p.601-615, October, 2010
Chandan Giri , Dilip Kumar Reddy Tipparthi , Santanu Chattopadhyay, A genetic algorithm based approach for system-on-chip test scheduling using dual speed TAM with power constraint, WSEAS Transactions on Circuits and Systems, v.7 n.5, p.416-427, May 2008
Anuja Sehgal , Sule Ozev , Krishnendu Chakrabarty, Test infrastructure design for mixed-signal SOCs with wrapped analog cores, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.3, p.292-304, March 2006
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
