Fitter report for top
Sun Nov 22 13:51:21 2015
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter INI Usage
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Nov 22 13:51:21 2015           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 4,552 / 32,070 ( 14 % )                         ;
; Total registers                 ; 7991                                            ;
; Total pins                      ; 103 / 457 ( 23 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 127,344 / 4,065,280 ( 3 % )                     ;
; Total RAM Blocks                ; 44 / 397 ( 11 % )                               ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.9%      ;
;     Processor 3            ;  17.3%      ;
;     Processor 4            ;  16.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; fpga_led_output[0] ; Missing drive strength and slew rate ;
; fpga_led_output[1] ; Missing drive strength and slew rate ;
; fpga_led_output[2] ; Missing drive strength and slew rate ;
; fpga_led_output[3] ; Missing drive strength and slew rate ;
; memory_mem_a[0]    ; Missing slew rate                    ;
; memory_mem_a[1]    ; Missing slew rate                    ;
; memory_mem_a[2]    ; Missing slew rate                    ;
; memory_mem_a[3]    ; Missing slew rate                    ;
; memory_mem_a[4]    ; Missing slew rate                    ;
; memory_mem_a[5]    ; Missing slew rate                    ;
; memory_mem_a[6]    ; Missing slew rate                    ;
; memory_mem_a[7]    ; Missing slew rate                    ;
; memory_mem_a[8]    ; Missing slew rate                    ;
; memory_mem_a[9]    ; Missing slew rate                    ;
; memory_mem_a[10]   ; Missing slew rate                    ;
; memory_mem_a[11]   ; Missing slew rate                    ;
; memory_mem_a[12]   ; Missing slew rate                    ;
; memory_mem_a[13]   ; Missing slew rate                    ;
; memory_mem_a[14]   ; Missing slew rate                    ;
; memory_mem_ba[0]   ; Missing slew rate                    ;
; memory_mem_ba[1]   ; Missing slew rate                    ;
; memory_mem_ba[2]   ; Missing slew rate                    ;
; memory_mem_cke     ; Missing slew rate                    ;
; memory_mem_cs_n    ; Missing slew rate                    ;
; memory_mem_ras_n   ; Missing slew rate                    ;
; memory_mem_cas_n   ; Missing slew rate                    ;
; memory_mem_we_n    ; Missing slew rate                    ;
; memory_mem_reset_n ; Missing slew rate                    ;
; memory_mem_odt     ; Missing slew rate                    ;
; emac_mdc           ; Missing drive strength and slew rate ;
; emac_tx_ctl        ; Missing drive strength and slew rate ;
; emac_tx_clk        ; Missing drive strength and slew rate ;
; emac_txd[0]        ; Missing drive strength and slew rate ;
; emac_txd[1]        ; Missing drive strength and slew rate ;
; emac_txd[2]        ; Missing drive strength and slew rate ;
; emac_txd[3]        ; Missing drive strength and slew rate ;
; sd_clk             ; Missing drive strength and slew rate ;
; uart_tx            ; Missing drive strength and slew rate ;
; emac_mdio          ; Missing drive strength and slew rate ;
; sd_cmd             ; Missing drive strength and slew rate ;
; sd_d[0]            ; Missing drive strength and slew rate ;
; sd_d[1]            ; Missing drive strength and slew rate ;
; sd_d[2]            ; Missing drive strength and slew rate ;
; sd_d[3]            ; Missing drive strength and slew rate ;
; led                ; Missing drive strength and slew rate ;
; i2c_sda            ; Missing drive strength and slew rate ;
; i2c_scl            ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                              ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                       ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                          ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                       ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                        ; CLKOUT                   ;                       ;
; fpga_clk_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[52]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[53]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[54]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[55]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[56]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[57]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[58]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[59]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[60]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[61]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[62]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[63]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[64]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[65]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[66]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[67]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[68]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[69]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[70]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[71]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[72]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[73]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[74]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[75]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[76]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[77]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[78]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[79]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[80]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[81]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[82]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[83]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[84]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[85]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[86]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[87]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[88]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[89]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[90]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[91]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[92]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[93]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[94]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[95]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[96]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[97]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[98]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[99]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[100]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[101]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[102]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[103]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[104]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[105]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[106]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[107]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[108]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[109]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[110]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[111]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[112]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[113]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[114]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[115]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[116]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[117]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[118]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[119]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[120]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[121]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[122]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[123]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[124]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[125]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[126]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[127]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[128]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[129]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a128                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[130]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a129                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[131]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a130                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[132]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a131                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[133]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a132                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[134]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a133                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[135]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a134                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[136]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a135                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[137]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a136                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[138]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a137                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[139]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a138                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[140]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a139                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[141]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a140                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[142]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a141                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[143]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a142                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[144]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a143                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[145]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a144                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[146]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a145                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[147]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a146                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[148]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a147                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[149]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a148                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[150]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a149                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[151]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a150                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[152]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a151                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[153]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a152                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[154]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a153                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[155]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a154                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[156]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a155                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[157]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a156                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[158]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a157                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[159]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a158                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[160]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a159                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[161]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a160                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[162]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a161                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[163]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a162                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[164]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a163                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[165]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a164                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[166]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a165                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[167]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a166                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[168]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a167                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[169]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a168                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[170]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a169                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[171]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a170                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[172]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a171                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[173]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a172                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[174]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a173                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[175]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a174                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[176]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a175                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[177]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a176                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[178]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a177                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[179]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a178                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[180]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a179                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[181]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a180                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[182]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a181                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[183]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a182                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[184]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a183                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[185]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a184                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[186]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a185                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[187]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a186                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[188]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a187                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[189]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a188                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[190]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a189                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[191]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a190                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[192]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a191                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[193]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a192                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[194]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a193                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[195]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a194                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[196]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a195                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[197]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a196                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[198]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a197                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[199]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a198                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[200]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a199                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[201]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a200                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[202]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a201                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[203]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a202                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[204]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a203                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[205]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a204                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[206]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a205                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[207]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a206                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[208]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a207                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[209]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a208                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[210]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a209                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[211]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a210                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[212]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a211                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[213]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a212                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[214]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a213                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[215]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a214                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[216]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a215                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[217]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a216                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[218]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a217                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[219]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a218                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[220]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a219                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[221]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a220                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[222]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a221                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[223]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a222                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[224]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a223                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[225]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a224                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[226]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a225                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[227]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a226                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[228]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a227                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[229]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a228                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[230]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a229                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[231]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a230                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[232]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a231                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[233]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a232                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[234]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a233                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[235]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a234                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[236]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a235                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[237]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a236                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[238]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a237                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[239]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a238                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[240]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a239                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[241]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a240                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[242]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a241                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[243]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a242                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[244]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a243                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[245]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a244                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[246]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a245                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[247]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a246                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[248]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a247                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[249]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a248                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[250]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a249                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[251]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a250                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[252]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a251                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[253]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a252                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[254]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a253                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[255]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a254                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[256]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a255                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[257]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a256                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[258]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a257                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[259]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a258                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[260]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a259                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[261]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a260                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[262]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a261                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[263]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a262                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[264]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a263                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[265]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a264                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[266]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a265                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[267]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a266                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[268]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a267                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[269]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a268                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[270]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a269                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[271]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a270                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[272]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a271                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[273]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a272                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[274]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a273                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[275]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a274                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[276]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a275                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[277]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a276                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[278]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a277                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[279]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a278                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[280]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a279                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[281]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a280                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[282]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a281                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[283]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a282                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[284]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a283                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[285]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a284                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[286]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a285                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[287]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a286                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[288]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a287                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[289]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a288                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[290]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a289                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[291]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a290                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[292]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a291                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[293]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a292                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[294]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a293                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[295]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a294                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[301]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a295                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[302]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a296                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[303]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a297                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[304]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a298                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[305]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a299                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[306]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a300                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[307]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a301                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[308]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a302                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[309]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a303                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[310]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a304                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[311]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a305                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[312]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a306                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[313]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a307                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[314]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a308                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[315]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a309                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[316]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a310                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[317]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a311                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[318]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a312                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[319]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a313                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[320]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a314                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[321]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a315                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[322]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a316                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[323]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a317                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[324]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a318                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[325]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a319                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[32]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[33]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[34]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[35]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[36]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[37]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[38]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[39]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[40]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[41]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[42]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[43]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[44]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[45]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[46]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[47]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[48]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[49]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[50]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[51]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[52]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[53]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[54]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[55]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[56]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[57]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[58]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[59]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[60]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[61]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[62]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[63]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[64]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[65]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[66]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[67]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[68]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[69]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[70]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[71]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[72]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[73]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[74]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[75]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[76]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[77]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[78]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[79]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[80]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[81]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[82]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[83]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[84]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[85]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[86]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[87]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[88]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[89]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[90]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[91]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[92]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[93]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[94]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[95]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[96]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[97]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[98]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[99]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[100]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[101]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[102]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[103]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[104]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[105]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[106]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[107]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[108]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[109]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[110]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[111]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[112]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[113]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[114]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[115]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[116]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[117]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[118]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[119]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[120]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[121]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[122]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[123]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[124]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[125]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[126]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[127]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[128]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a128                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[129]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a129                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[130]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a130                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[131]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a131                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[132]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a132                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[133]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a133                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[134]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a134                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[135]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a135                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[136]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a136                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[137]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a137                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[138]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a138                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[139]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a139                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[140]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a140                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[141]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a141                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[142]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a142                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[143]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a143                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[144]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a144                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[145]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a145                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[146]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a146                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[147]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a147                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[148]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a148                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[149]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a149                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[150]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a150                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[151]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a151                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[152]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a152                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[153]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a153                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[154]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a154                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[155]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a155                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[156]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a156                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[157]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a157                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[158]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a158                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[159]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a159                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[160]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a160                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[161]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a161                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[162]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a162                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[163]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a163                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[164]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a164                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[165]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a165                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[166]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a166                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[167]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a167                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[168]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a168                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[169]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a169                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[170]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a170                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[171]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a171                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[172]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a172                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[173]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a173                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[174]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a174                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[175]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a175                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[176]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a176                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[177]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a177                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[178]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a178                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[179]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a179                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[180]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a180                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[181]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a181                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[182]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a182                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[183]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a183                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[184]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a184                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[185]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a185                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[186]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a186                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[187]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a187                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[188]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a188                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[189]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a189                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[190]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a190                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[191]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a191                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[192]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a192                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[193]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a193                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[194]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a194                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[195]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a195                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[196]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a196                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[197]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a197                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[198]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a198                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[199]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a199                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[200]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a200                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[201]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a201                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[202]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a202                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[203]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a203                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[204]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a204                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[205]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a205                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[206]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a206                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[207]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a207                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[208]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a208                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[209]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a209                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[210]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a210                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[211]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a211                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[212]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a212                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[213]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a213                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[214]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a214                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[215]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a215                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[216]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a216                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[217]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a217                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[218]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a218                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[219]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a219                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[220]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a220                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[221]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a221                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[222]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a222                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[223]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a223                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[224]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a224                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[225]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a225                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[226]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a226                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[227]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a227                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[228]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a228                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[229]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a229                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[230]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a230                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[231]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a231                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[232]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a232                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[233]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a233                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[234]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a234                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[235]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a235                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[236]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a236                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[237]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a237                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[238]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a238                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[239]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a239                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[240]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a240                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[241]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a241                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[242]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a242                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[243]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a243                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[244]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a244                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[245]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a245                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[246]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a246                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[247]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a247                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[248]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a248                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[249]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a249                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[250]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a250                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[251]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a251                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[252]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a252                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[253]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a253                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[254]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a254                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[255]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a255                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[0]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[1]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[2]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[2]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[3]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[3]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[4]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[4]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[5]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[5]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[6]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[6]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[7]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[7]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[8]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[8]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[9]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[9]                                                                                                                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[10]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[10]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[11]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[11]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[12]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[12]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[13]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[13]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[14]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[14]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[15]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[15]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[16]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[16]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[17]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[17]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[18]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[18]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[19]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[19]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[20]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[20]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[21]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[21]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[22]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[22]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[23]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[23]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[24]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[24]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[25]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[25]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[26]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[26]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[27]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[27]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[28]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[28]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[29]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[29]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[30]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[30]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[31]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[31]                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[0]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[0]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[1]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[1]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[2]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[2]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[3]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[3]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[4]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[4]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[5]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[5]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[6]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[6]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[7]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[7]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[8]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[8]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[9]                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[9]                                                                                                                                                                                                          ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[10]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[10]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[11]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[11]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[12]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[12]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[13]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[13]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[14]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[14]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[15]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[15]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[16]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[16]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[17]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[17]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[18]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[18]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[19]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[19]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[20]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[20]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[21]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[21]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[22]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[22]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[23]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[23]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[24]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[24]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[25]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[25]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[26]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[26]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[27]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[27]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[28]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[28]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[29]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[29]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[30]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[30]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[31]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[31]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[32]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[32]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[33]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[33]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[34]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[34]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[35]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[35]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[36]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[36]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[37]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[37]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[38]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[38]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[39]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[39]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[40]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[40]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[41]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[41]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[42]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[42]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[43]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[43]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[44]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[44]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[45]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[45]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[46]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[46]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[47]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[47]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[48]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[48]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[49]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[49]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[50]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[50]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[51]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[51]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[52]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[52]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[53]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[53]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[54]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[54]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[55]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[55]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[56]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[56]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[57]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[57]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[58]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[58]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[59]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[59]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[60]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[60]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[61]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[61]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[62]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[62]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[63]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[63]                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][32]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][33]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][34]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][35]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][36]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][37]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][38]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][39]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][40]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][41]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][42]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][43]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][44]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][45]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][46]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][47]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][48]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][49]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][50]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][51]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][52]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][53]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][54]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][55]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][56]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][57]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][58]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][59]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][60]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][61]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][62]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][63]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][64]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][65]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][66]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][67]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][68]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][69]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][70]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][71]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][72]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][73]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][74]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][75]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][76]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][77]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][78]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][79]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][80]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][81]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][82]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][83]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][84]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][85]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][86]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][87]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][88]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][89]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][90]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][91]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][92]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][93]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][94]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][95]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][96]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][97]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][98]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][99]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][100]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][101]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][102]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][103]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][104]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][105]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][106]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][107]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][108]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][109]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][110]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][111]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][112]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][113]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][114]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][115]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][116]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][117]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][118]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][119]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][120]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][121]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][122]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][123]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][124]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][125]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][126]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][127]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][128]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][129]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][130]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][131]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][132]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][133]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][134]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][135]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][136]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][137]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][138]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][139]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][140]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][141]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][142]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][143]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][144]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][145]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][146]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][147]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][148]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][149]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][150]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][151]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][152]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][153]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][154]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][155]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][156]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][157]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][158]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][159]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][160]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][161]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][162]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][163]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][164]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][165]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][166]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][167]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][168]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][169]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][170]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][171]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][172]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][173]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][174]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][175]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][176]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][177]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][178]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][179]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][180]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][181]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][182]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][183]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][184]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][185]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][186]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][187]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][188]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][189]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][190]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][191]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][195]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][196]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][199]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][200]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][201]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][202]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][203]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][204]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][205]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][206]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][207]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][208]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][209]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][210]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][211]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][212]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][213]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][214]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][215]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][216]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][217]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][218]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][219]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][220]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][221]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][222]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][223]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][224]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][225]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][226]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][227]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][228]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][229]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][230]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][231]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][232]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][233]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                          ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][234]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][235]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][236]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][237]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][238]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][239]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][240]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][241]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][242]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][243]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][244]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][245]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][246]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][247]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][248]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][249]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][250]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][251]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][252]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][253]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][254]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                         ; PORTBDATAOUT             ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][255]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                         ; PORTBDATAOUT             ;                       ;
; async_counter_30:AC30|count_b[13]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_counter_30:AC30|count_b[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[0]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[2]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[6]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[5]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[8]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[9]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[26]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[31]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[38]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[63]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[63]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|stop_cmd_r                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|stop_cmd_r~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[11]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[11]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[10]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[2]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[9]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[13]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[15]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[17]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[18]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[20]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[25]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[27]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[31]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[15]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[15]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[21]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[21]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[8]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[9]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[11]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[11]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_byteenable[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_byteenable[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[25]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[10]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[10]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|waitrequest_reset_override                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[3]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[12]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[13]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[15]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[18]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[19]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[21]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[21]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[22]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[23]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[25]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[29]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[34]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[34]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[35]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[35]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[37]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[37]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[38]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[38]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[42]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[42]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[47]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[47]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[53]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[53]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[55]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[55]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[56]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[56]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[60]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[60]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[62]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[62]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[5]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[6]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[6]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[13]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[13]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[14]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[14]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[42]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[42]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[62]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[62]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[8]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[36]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[36]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[70]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[70]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[81]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[81]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[85]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[85]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[96]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[96]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[100]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[100]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[119]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[119]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[122]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[122]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[152]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[152]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[159]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[159]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[160]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[160]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[167]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[167]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[168]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[168]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[201]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[201]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[204]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[204]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[217]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[217]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[219]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[219]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[231]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[231]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[245]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[245]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[247]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[247]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][5]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][5]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][6]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][6]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][8]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][8]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][9]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][9]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][10]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][10]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][12]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][12]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][14]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][14]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][15]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][15]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][16]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][16]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][19]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][19]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][22]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][22]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[3]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[6]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[7]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[8]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[11]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[13]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[15]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[16]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[16]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[3]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[4]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[4]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[5]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[6]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[8]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[11]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[12]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[15]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[21]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[22]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[22]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[24]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[25]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[25]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[27]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[27]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[28]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[20]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[20]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[21]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[21]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[23]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[24]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[24]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[26]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_0[26]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_1[20]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_1[20]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_1[27]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_1[27]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_1[28]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_1[28]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_2[30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_2[30]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_2[31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id_2[31]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][3]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][4]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][4]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][5]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][6]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][6]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][7]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][9]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][9]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][10]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][10]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][13]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][13]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][20]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][20]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][29]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][29]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][35]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][35]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][36]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][36]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][38]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][38]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][40]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][40]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][41]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][41]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][44]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][44]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][45]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][45]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][46]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][46]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][47]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][47]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][49]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][49]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][53]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][53]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][55]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][55]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][59]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][59]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][60]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][60]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][61]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][61]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][63]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][63]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][67]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][67]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][73]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][73]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][75]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][75]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][76]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][76]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][79]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][79]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][81]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][81]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][84]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][84]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][86]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][86]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][90]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][90]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][91]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][91]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][10]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][10]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][13]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][13]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][14]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][14]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][15]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][19]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][19]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][20]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][20]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][24]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][24]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][26]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][26]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][28]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][28]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][29]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][29]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][31]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][31]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][32]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][32]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][33]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][33]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][37]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][37]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][43]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][43]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][44]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][44]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][46]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][46]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][47]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][47]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][48]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][48]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][49]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][49]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][51]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][51]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][52]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][52]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][53]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][53]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][56]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][56]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][58]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][58]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][61]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][61]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][65]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][65]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][66]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][66]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][88]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][88]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][90]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][90]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][9]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][9]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][10]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][10]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][12]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][12]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][14]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][14]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][15]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][15]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][19]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][19]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][20]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][20]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][23]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][23]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][24]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][24]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][25]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][25]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][27]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][27]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][6]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][6]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][8]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][8]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][28]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][28]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][31]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][31]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][6]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][6]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][8]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][8]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][11]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][11]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][14]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][14]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][17]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][17]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][21]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][21]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][22]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][22]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][24]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][24]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][26]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][26]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][29]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][29]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][31]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][31]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][6]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][6]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][8]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][8]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][10]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][10]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][11]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][11]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][12]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][12]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][14]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][14]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][17]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][17]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][21]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][21]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][25]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][25]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][26]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][26]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][27]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][27]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][29]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][29]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][30]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][30]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|started_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|started_NO_SHIFT_REG~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|status_NO_SHIFT_REG[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|status_NO_SHIFT_REG[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__NO_SHIFT_REG[13]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__NO_SHIFT_REG[14]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__NO_SHIFT_REG[17]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[6]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[8]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[14]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[15]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__valid_out_NO_SHIFT_REG                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__valid_out_NO_SHIFT_REG~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_lvm_input_global_id_0_NO_SHIFT_REG[14]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_lvm_input_global_id_0_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_lvm_input_global_id_0_NO_SHIFT_REG[24]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_lvm_input_global_id_0_NO_SHIFT_REG[24]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[6]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[6]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[7]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[7]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[10]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[10]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[11]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[11]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[13]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[13]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[14]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[14]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[18]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[18]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[19]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[19]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[23]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[23]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[26]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[26]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[8]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[8]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[9]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[9]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[10]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[10]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[19]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[19]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[29]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[29]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[1]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0]~DUPLICATE ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[0]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[4]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[4]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[5]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[5]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[14]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[14]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[18]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[18]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[19]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[19]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[21]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[21]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[23]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|threads_rem[23]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|wa_word_counter[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|wa_word_counter[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|wa_word_counter[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|wa_word_counter[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[6]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[6]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[7]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[7]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[10]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[10]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[13]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[13]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[20]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[20]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[21]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[21]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[22]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[22]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[5]~DUPLICATE                                                                                                                   ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[12]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[12]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[14]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[14]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[15]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[15]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[22]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[22]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[24]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[24]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[25]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[25]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[28]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[28]~DUPLICATE                                                                                                                  ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[1]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]~DUPLICATE           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0]~DUPLICATE    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|empty_dff                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|empty_dff~DUPLICATE                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[1]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[2]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[5]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[5]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[9]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[9]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[14]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[14]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[15]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[15]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[25]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[25]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[26]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[26]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[27]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[27]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[30]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[30]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[31]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|threads_rem[31]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|wa_word_counter[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|wa_word_counter[1]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][288]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][288]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[7]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[7]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[9]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[9]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[16]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[16]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[17]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[17]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[26]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[26]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[28]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[28]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[30]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length[30]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length_reenc[31]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length_reenc[31]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fw_byteenable[27]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fw_byteenable[27]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|lw_byteenable[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|lw_byteenable[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|lw_byteenable[27]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|lw_byteenable[27]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|rd_ptr_lsb                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|rd_ptr_lsb~DUPLICATE                                                                    ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[2]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                     ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[6]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[7]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[7]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[8]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[8]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[11]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[11]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[14]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[14]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[16]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[16]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[19]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[19]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[20]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[20]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[21]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[21]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[23]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[23]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[29]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|threads_rem[29]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[5]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[5]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[9]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[9]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[29]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[29]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_burst_counter[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_burst_counter[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_burst_counter[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_burst_counter[3]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_1to1_bb0_arrayidx2_staging_reg_NO_SHIFT_REG[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_1to1_bb0_arrayidx2_staging_reg_NO_SHIFT_REG[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_1to1_bb0_arrayidx_staging_reg_NO_SHIFT_REG[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_1to1_bb0_arrayidx_staging_reg_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------------------------------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                         ; Ignored Value                    ; Ignored Source                                                             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------------------------------------------------+
; Location                                                  ;                                             ;              ; memory_mem_dm[4]                                                                                   ; PIN_W27                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[32]                                                                                  ; PIN_W26                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[33]                                                                                  ; PIN_R24                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[34]                                                                                  ; PIN_U27                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[35]                                                                                  ; PIN_V28                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[36]                                                                                  ; PIN_T25                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[37]                                                                                  ; PIN_U25                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[38]                                                                                  ; PIN_V27                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[39]                                                                                  ; PIN_Y29                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dqs[4]                                                                                  ; PIN_T24                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dqs_n[4]                                                                                ; PIN_T23                          ; QSF Assignment                                                             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment                                                 ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                             ; PIN_P20B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                            ; PIN_P20A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                            ; PIN_P20B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                            ; PIN_P21B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                            ; PIN_P22A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                            ; PIN_P22B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                          ; PIN_P21A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                          ; PIN_P21A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                            ; PIN_P19B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                            ; PIN_P19A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                            ; PIN_P19B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                            ; PIN_P20A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                          ; PIN_P19A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                          ; PIN_P21B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                           ; PIN_P15B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SCL[0]                                                              ; PIN_P15A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SDA[0]                                                              ; PIN_P14B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                              ; PIN_P27B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                              ; PIN_P25A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                               ; PIN_P25A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                               ; PIN_P25B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                               ; PIN_P27A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                               ; PIN_P27B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                              ; PIN_P14B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                              ; PIN_P14A1T                       ; system/synthesis/system.qip                                                ;
; Enable Beneficial Skew Optimization for non global clocks ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst                                                        ; ON                               ; QSF Assignment                                                             ;
; Unforce Merging of PLL Output Counter                     ; top                                         ;              ; *system_acl_iface_acl_kernel_clk_kernel_pll*|altera_pll:altera_pll_i*|*                            ; ON                               ; system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.qip ;
; PLL Compensation Mode                                     ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                           ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]    ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                              ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[32]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[33]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[34]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[35]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[36]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[37]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[38]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[39]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dqs[4]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dm[4]                                                                                   ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[32]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[33]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[34]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[35]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[36]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[37]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[38]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[39]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dqs[4]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dm[4]                                                                                   ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[32]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[33]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[34]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[35]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[36]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[37]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[38]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[39]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dqs[4]                                                                                  ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment                                                             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 17530 ) ; 0.00 % ( 0 / 17530 )       ; 0.00 % ( 0 / 17530 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 17530 ) ; 0.00 % ( 0 / 17530 )       ; 0.00 % ( 0 / 17530 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                           ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                    ;
; system_acl_iface_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                     ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 16727 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; system_acl_iface_hps_hps_io_border:border ; 0.00 % ( 0 / 776 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,552 / 32,070        ; 14 %  ;
; ALMs needed [=A-B+C]                                        ; 4,552                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,476 / 32,070        ; 17 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,185                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,877                 ;       ;
;         [c] ALMs used for registers                         ; 1,414                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 964 / 32,070          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 40 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 12                    ;       ;
;         [c] Due to LAB input limits                         ; 28                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 804 / 3,207           ; 25 %  ;
;     -- Logic LABs                                           ; 804                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 6,960                 ;       ;
;     -- 7 input functions                                    ; 68                    ;       ;
;     -- 6 input functions                                    ; 1,164                 ;       ;
;     -- 5 input functions                                    ; 785                   ;       ;
;     -- 4 input functions                                    ; 1,665                 ;       ;
;     -- <=3 input functions                                  ; 3,278                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,496                 ;       ;
; Dedicated logic registers                                   ; 7,765                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,197 / 64,140        ; 11 %  ;
;         -- Secondary logic registers                        ; 568 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,259                 ;       ;
;         -- Routing optimization registers                   ; 506                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 103 / 457             ; 23 %  ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 6                     ;       ;
; M10K blocks                                                 ; 44 / 397              ; 11 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 127,344 / 4,065,280   ; 3 %   ;
; Total block memory implementation bits                      ; 450,560 / 4,065,280   ; 11 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 5 / 16                ; 31 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 4.6% / 4.7% / 4.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.2% / 22.8% / 19.6% ;       ;
; Maximum fan-out                                             ; 5630                  ;       ;
; Highest non-global fan-out                                  ; 1968                  ;       ;
; Total fan-out                                               ; 59618                 ;       ;
; Average fan-out                                             ; 3.47                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                      ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; system_acl_iface_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4773 / 32070 ( 15 % ) ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4773                  ; 0                                         ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5476 / 32070 ( 17 % ) ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2185                  ; 0                                         ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1877                  ; 0                                         ; 0                              ;
;         [c] ALMs used for registers                         ; 1414                  ; 0                                         ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                         ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 743 / 32070 ( 2 % )   ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 40 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                         ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 12                    ; 0                                         ; 0                              ;
;         [c] Due to LAB input limits                         ; 28                    ; 0                                         ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                       ; Low                            ;
;                                                             ;                       ;                                           ;                                ;
; Total LABs:  partially or completely used                   ; 804 / 3207 ( 25 % )   ; 0 / 3207 ( 0 % )                          ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 804                   ; 0                                         ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Combinational ALUT usage for logic                          ; 6960                  ; 0                                         ; 0                              ;
;     -- 7 input functions                                    ; 68                    ; 0                                         ; 0                              ;
;     -- 6 input functions                                    ; 1164                  ; 0                                         ; 0                              ;
;     -- 5 input functions                                    ; 785                   ; 0                                         ; 0                              ;
;     -- 4 input functions                                    ; 1665                  ; 0                                         ; 0                              ;
;     -- <=3 input functions                                  ; 3278                  ; 0                                         ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1496                  ; 0                                         ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                         ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                         ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                         ; 0                              ;
;     -- By type:                                             ;                       ;                                           ;                                ;
;         -- Primary logic registers                          ; 7197 / 64140 ( 11 % ) ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 568 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                           ;                                ;
;         -- Design implementation registers                  ; 7259                  ; 0                                         ; 0                              ;
;         -- Routing optimization registers                   ; 506                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
;                                                             ;                       ;                                           ;                                ;
; Virtual pins                                                ; 0                     ; 0                                         ; 0                              ;
; I/O pins                                                    ; 46                    ; 55                                        ; 2                              ;
; I/O registers                                               ; 50                    ; 176                                       ; 0                              ;
; Total block memory bits                                     ; 127344                ; 0                                         ; 0                              ;
; Total block memory implementation bits                      ; 450560                ; 0                                         ; 0                              ;
; M10K block                                                  ; 44 / 397 ( 11 % )     ; 0 / 397 ( 0 % )                           ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                           ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                            ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                           ;                                ;
; Connections                                                 ;                       ;                                           ;                                ;
;     -- Input Connections                                    ; 8744                  ; 57                                        ; 424                            ;
;     -- Registered Input Connections                         ; 8099                  ; 0                                         ; 0                              ;
;     -- Output Connections                                   ; 432                   ; 83                                        ; 8710                           ;
;     -- Registered Output Connections                        ; 289                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Internal Connections                                        ;                       ;                                           ;                                ;
;     -- Total Connections                                    ; 58995                 ; 5120                                      ; 9226                           ;
;     -- Registered Connections                               ; 32584                 ; 100                                       ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; External Connections                                        ;                       ;                                           ;                                ;
;     -- Top                                                  ; 0                     ; 42                                        ; 9134                           ;
;     -- system_acl_iface_hps_hps_io_border:border            ; 42                    ; 98                                        ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 9134                  ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Partition Interface                                         ;                       ;                                           ;                                ;
;     -- Input Ports                                          ; 10                    ; 8                                         ; 426                            ;
;     -- Output Ports                                         ; 44                    ; 40                                        ; 400                            ;
;     -- Bidir Ports                                          ; 49                    ; 49                                        ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Registered Ports                                            ;                       ;                                           ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                         ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Port Connectivity                                           ;                       ;                                           ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                         ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                         ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; emac_rx_clk      ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rx_ctl      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[0]      ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[1]      ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[2]      ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[3]      ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_clk_50      ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1962                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_reset_n     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; uart_rx          ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; emac_mdc           ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_clk        ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_ctl        ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[0]        ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[1]        ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[2]        ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[3]        ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck      ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n    ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]   ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]   ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]   ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk             ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx            ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emac_mdio           ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; i2c_scl             ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                        ;
; i2c_sda             ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[12]                                                                                                                                                                                                                                        ;
; led                 ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]   ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]   ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; sd_cmd              ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; sd_d[0]             ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; sd_d[1]             ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; sd_d[2]             ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sd_d[3]             ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 5 / 80 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 5 / 19 ( 26 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; sd_clk                          ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; emac_tx_ctl                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; emac_rxd[0]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; led                             ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; i2c_sda                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; fpga_reset_n                    ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; fpga_clk_50                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; sd_d[3]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; emac_rxd[2]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; emac_rxd[1]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; emac_mdc                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; uart_rx                         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; sd_d[1]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; uart_tx                         ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; memory_mem_a[13]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; sd_d[2]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; emac_rxd[3]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; emac_mdio                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; sd_cmd                          ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; emac_txd[3]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; emac_txd[0]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; emac_txd[2]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; sd_d[0]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; emac_rx_clk                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; emac_tx_clk                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; i2c_scl                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; memory_mem_a[14]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; emac_txd[1]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; emac_rx_ctl                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; memory_mem_dq[22]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; memory_mem_dq[19]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; memory_mem_dq[18]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; memory_mem_dq[24]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; memory_mem_dq[25]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; memory_mem_dq[20]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; memory_mem_dq[21]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; memory_mem_dqs_n[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; memory_mem_dqs[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; memory_mem_dqs_n[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; memory_mem_dqs[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; memory_mem_dq[29]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; memory_mem_dq[28]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; memory_mem_dm[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; memory_mem_dq[23]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; memory_mem_dq[17]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; memory_mem_dq[27]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; memory_mem_dq[26]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; memory_mem_dq[16]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; fpga_led_output[0]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; fpga_led_output[2]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; fpga_led_output[3]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; memory_mem_dq[30]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; fpga_led_output[1]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; memory_mem_dq[31]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; memory_mem_dm[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                  ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Fractional PLL             ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 559.999999 MHz             ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 71.428571 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; 3355443 / 16777216         ;
;     -- M Counter                                                                                                                                                                                                                                ; 11                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 1                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; clk_2                      ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 279.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 139.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                    ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                     ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                            ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+-------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                  ; 4551.5 (0.5)         ; 5475.0 (0.5)                     ; 963.0 (0.0)                                       ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 6960 (1)            ; 7765 (0)                  ; 226 (226)     ; 127344            ; 44    ; 0          ; 103  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |async_counter_30:AC30|                                                                            ; 15.5 (15.5)          ; 16.0 (16.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|async_counter_30:AC30                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |system:the_system|                                                                                ; 4535.5 (0.0)         ; 5458.5 (0.0)                     ; 962.5 (0.0)                                       ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 6929 (0)            ; 7734 (0)                  ; 0 (0)         ; 127344            ; 44    ; 0          ; 0    ; 0            ; |top|system:the_system                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;       |cra_ring_node:avs_vector_add_cra_cra_ring|                                                     ; 29.2 (29.2)          ; 64.6 (64.6)                      ; 35.6 (35.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;       |cra_ring_root:cra_root|                                                                        ; 21.5 (21.5)          ; 67.2 (67.2)                      ; 46.0 (46.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_root:cra_root                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;       |system_acl_iface:acl_iface|                                                                    ; 2343.2 (0.0)         ; 2639.6 (0.0)                     ; 304.8 (0.0)                                       ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 3496 (0)            ; 3015 (0)                  ; 0 (0)         ; 78080             ; 21    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface                                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|                             ; 82.2 (10.8)          ; 98.4 (10.8)                      ; 16.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (21)            ; 136 (10)                  ; 0 (0)         ; 36864             ; 15    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                          ; 39.0 (31.5)          ; 46.7 (36.7)                      ; 7.7 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 60 (32)                   ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                  ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                      ; 2.0 (0.0)            ; 4.5 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                 ; system       ;
;                |altsyncram:mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_g9j1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;             |altera_avalon_dc_fifo:rsp_fifo|                                                          ; 32.2 (27.7)          ; 41.0 (30.5)                      ; 8.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 66 (38)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                       ; 2.3 (0.0)            ; 5.2 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                  ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                      ; 2.2 (0.0)            ; 5.3 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                 ; system       ;
;                |altsyncram:mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_0aj1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;          |altera_reset_controller:rst_controller|                                                     ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                     ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                 ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                            ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                 ; system       ;
;          |altera_reset_controller:rst_controller_002|                                                 ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                            ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                 ; system       ;
;          |altera_reset_controller:rst_controller_003|                                                 ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                            ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                 ; system       ;
;          |system_acl_iface_acl_kernel_clk:acl_kernel_clk|                                             ; 1057.7 (0.0)         ; 1153.5 (0.0)                     ; 102.8 (0.0)                                       ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1579 (0)            ; 998 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_pll_reconfig_top:pll_reconfig_0|                                                  ; 889.2 (0.0)          ; 963.0 (0.0)                      ; 80.8 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1323 (0)            ; 682 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                                                                                                 ; system       ;
;                |altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|                ; 889.2 (768.0)        ; 963.0 (835.4)                    ; 80.8 (73.7)                                       ; 7.0 (6.3)                        ; 0.0 (0.0)            ; 1323 (1109)         ; 682 (612)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                                           ; system       ;
;                   |dprio_mux:dprio_mux_inst|                                                          ; 64.3 (64.3)          ; 69.3 (69.3)                      ; 5.7 (5.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 110 (110)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                                                  ; system       ;
;                   |dyn_phase_shift:dyn_phase_shift_inst|                                              ; 38.4 (34.4)          ; 38.7 (34.7)                      ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 71 (66)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                                      ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_0|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                                                   ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_1|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                                                   ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_2|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                                                   ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_3|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                                                   ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_4|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                                                   ; system       ;
;                   |fpll_dprio_init:fpll_dprio_init_inst|                                              ; 6.0 (6.0)            ; 7.1 (7.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                                      ; system       ;
;                   |generic_lcell_comb:lcell_dprio_read|                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                                       ; system       ;
;                   |generic_lcell_comb:lcell_fpll_0_1|                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                                         ; system       ;
;                   |self_reset:self_reset_inst|                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                                                ; system       ;
;             |altera_reset_controller:rst_controller|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altera_reset_controller:rst_controller_001|                                              ; 3.0 (2.5)            ; 8.0 (5.2)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                             ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; system       ;
;             |altera_reset_controller:rst_controller_002|                                              ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                             ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; system       ;
;             |pll_lock_avs:pll_lock_avs_0|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0                                                                                                                                                                                                                                                                                                            ; system       ;
;             |sw_reset:pll_sw_reset|                                                                   ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll                                                                                                                                                                                                                                                                                  ; system       ;
;                |altera_pll:altera_pll_i|                                                              ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                          ; work         ;
;                   |altera_cyclonev_pll:cyclonev_pll|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                         ; work         ;
;                      |altera_cyclonev_pll_base:fpll_0|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                         ; work         ;
;                   |dps_extra_kick:dps_extra_inst|                                                     ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                            ; work         ;
;             |system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|                     ; 135.8 (0.0)          ; 153.0 (0.0)                      ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 193 (0)             ; 232 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                    ; system       ;
;                |altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|                                     ; 26.2 (26.2)          ; 32.5 (32.5)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo                                                                                                                                                                                                                   ; system       ;
;                |altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|                                       ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo                                                                                                                                                                                                                     ; system       ;
;                |altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|                                ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo                                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|                ; 5.7 (5.7)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|                                      ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; system       ;
;                |altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|                                  ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                     ; 5.4 (0.0)            ; 7.0 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                   ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 5.4 (4.7)            ; 7.0 (5.7)                        ; 1.6 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 15 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                          ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                           ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                     ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                     ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                                 ; 28.8 (0.0)           ; 30.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                               ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 28.8 (27.7)          ; 30.4 (29.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; system       ;
;                |altera_merlin_master_agent:ctrl_m0_agent|                                             ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent                                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_slave_agent:counter_s_agent|                                            ; 1.3 (0.8)            ; 2.0 (1.3)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent                                                                                                                                                                                                                          ; system       ;
;                   |altera_merlin_burst_uncompressor:uncompressor|                                     ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; system       ;
;                |altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_agent:pll_sw_reset_s_agent|                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent                                                                                                                                                                                                                     ; system       ;
;                |altera_merlin_slave_translator:pll_lock_avs_0_s_translator|                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|           ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_translator:pll_rom_s1_translator|                                 ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_slave_translator:pll_sw_reset_s_translator|                             ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                             ; 3.3 (3.3)            ; 4.2 (4.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_traffic_limiter:ctrl_m0_limiter|                                        ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter                                                                                                                                                                                                                      ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux|                ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                              ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|                      ; 7.2 (7.2)            ; 7.8 (7.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router                                                                                                                                                                                                    ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|                    ; 16.3 (16.3)          ; 17.6 (17.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                  ; system       ;
;             |system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom                                                                                                                                                                                                                                                                                        ; system       ;
;                |altsyncram:the_altsyncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_fgh1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated                                                                                                                                                                                                                               ; work         ;
;             |timer:counter|                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter                                                                                                                                                                                                                                                                                                                          ; system       ;
;          |system_acl_iface_acl_kernel_interface:acl_kernel_interface|                                 ; 439.7 (0.0)          ; 585.4 (0.0)                      ; 145.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 614 (0)             ; 1060 (0)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface                                                                                                                                                                                                                                                                                                                            ; system       ;
;             |altera_address_span_extender:address_span_extender_0|                                    ; 6.3 (6.3)            ; 16.9 (16.9)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0                                                                                                                                                                                                                                                                       ; system       ;
;             |altera_avalon_mm_bridge:kernel_cntrl|                                                    ; 47.7 (47.7)          ; 57.5 (57.5)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl                                                                                                                                                                                                                                                                                       ; system       ;
;             |altera_avalon_mm_bridge:kernel_cra|                                                      ; 62.4 (62.4)          ; 94.5 (94.5)                      ; 32.1 (32.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 223 (223)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_reset_controller:reset_controller_sw|                                             ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw                                                                                                                                                                                                                                                                                ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; system       ;
;             |altera_reset_controller:rst_controller|                                                  ; 3.0 (2.7)            ; 8.5 (5.3)                        ; 5.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                     ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                       ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; system       ;
;             |altera_reset_controller:rst_controller_001|                                              ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                 ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; system       ;
;             |altera_reset_controller:rst_controller_002|                                              ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                 ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; system       ;
;             |irq_ena:irq_ena_0|                                                                       ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0                                                                                                                                                                                                                                                                                                          ; system       ;
;             |mem_org_mode:mem_org_mode|                                                               ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode                                                                                                                                                                                                                                                                                                  ; system       ;
;             |sw_reset:sw_reset|                                                                       ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset                                                                                                                                                                                                                                                                                                          ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|               ; 34.9 (0.0)           ; 38.1 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                  ; system       ;
;                |altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|                                   ; 6.9 (6.9)            ; 8.7 (8.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo                                                                                                                                                                                               ; system       ;
;                |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|             ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_agent:kernel_cra_s0_agent|                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|                          ; 18.4 (18.4)          ; 19.2 (19.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter                                                                                                                                                                                      ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter|                          ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter                                                                                                                                                                                      ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|               ; 275.8 (0.0)          ; 356.1 (0.0)                      ; 80.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 445 (0)             ; 592 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                  ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|                  ; 17.8 (17.8)          ; 21.5 (21.5)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|                    ; 10.1 (10.1)          ; 11.8 (11.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo                                                                                                                                                                                ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|        ; 26.5 (26.5)          ; 31.2 (31.2)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo                                                                                                                                                                    ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|          ; 7.3 (7.3)            ; 9.3 (9.3)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                      ; system       ;
;                |altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|                                     ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo                                                                                                                                                                                                 ; system       ;
;                |altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|                                  ; 4.8 (4.8)            ; 6.0 (6.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|                                      ; 8.1 (8.1)            ; 9.6 (9.6)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                  ; system       ;
;                |altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|                          ; 12.8 (12.8)          ; 15.2 (15.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo                                                                                                                                                                                      ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                                  ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                                              ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                     ; 14.5 (0.0)           ; 46.0 (0.0)                       ; 31.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                 ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 14.5 (13.4)          ; 46.0 (44.8)                      ; 31.5 (31.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                        ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                   ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                   ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                                 ; 17.8 (0.0)           ; 26.3 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                             ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 17.8 (16.8)          ; 26.3 (25.3)                      ; 8.6 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 60 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                           ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                               ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                               ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_002|                                 ; 13.8 (0.0)           ; 27.1 (0.0)                       ; 13.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                             ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 13.8 (12.7)          ; 27.1 (25.9)                      ; 13.4 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 80 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                               ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                               ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_003|                                 ; 8.4 (0.0)            ; 17.9 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                             ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 8.4 (7.4)            ; 17.9 (16.9)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                               ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                               ; system       ;
;                |altera_merlin_master_agent:kernel_cntrl_m0_agent|                                     ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent                                                                                                                                                                                                 ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_cntl_agent|                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent                                                                                                                                                                                     ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                           ; system       ;
;                |altera_merlin_slave_agent:sw_reset_s_agent|                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent                                                                                                                                                                                                       ; system       ;
;                |altera_merlin_slave_translator:address_span_extender_0_cntl_translator|               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator                                                                                                                                                                           ; system       ;
;                |altera_merlin_slave_translator:irq_ena_0_s_translator|                                ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator                                                                                                                                                                                            ; system       ;
;                |altera_merlin_slave_translator:mem_org_mode_s_translator|                             ; 1.6 (1.6)            ; 2.1 (2.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator                                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_translator:sw_reset_s_translator|                                 ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator                                                                                                                                                                                             ; system       ;
;                |altera_merlin_slave_translator:sys_description_rom_s1_translator|                     ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator                                                                                                                                                                                 ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                             ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                                         ; system       ;
;                |altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|                                ; 8.9 (8.9)            ; 9.2 (9.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter                                                                                                                                                                                            ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|           ; 13.2 (13.2)          ; 13.5 (13.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter                                                                                                                                                                       ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter|           ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter                                                                                                                                                                       ; system       ;
;                |altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter|                 ; 28.7 (28.7)          ; 28.7 (28.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter                                                                                                                                                                             ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux|          ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                      ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|                ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router                                                                                                                                                                            ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|              ; 32.0 (32.0)          ; 33.5 (33.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                          ; system       ;
;             |system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom                                                                                                                                                                                                                                              ; system       ;
;                |altsyncram:the_altsyncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_sbi1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated                                                                                                                                                                                     ; work         ;
;          |system_acl_iface_hps:hps|                                                                   ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;             |system_acl_iface_hps_fpga_interfaces:fpga_interfaces|                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                         ; system       ;
;             |system_acl_iface_hps_hps_io:hps_io|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                                                           ; system       ;
;                |system_acl_iface_hps_hps_io_border:border|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border                                                                                                                                                                                                                                                                                 ; system       ;
;                   |hps_sdram:hps_sdram_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                        ; system       ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                         ; system       ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                   ; system       ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                         ; system       ;
;                      |hps_sdram_p0:p0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                        ; system       ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                   ; system       ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                            ; system       ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                         ; system       ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                    ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                        ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                          ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                          ; system       ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                           ; system       ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                  ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                     ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                      ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                  ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                 ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                 ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                 ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                 ; system       ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                   ; system       ;
;                      |hps_sdram_pll:pll|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                      ; system       ;
;          |system_acl_iface_mm_interconnect_0:mm_interconnect_0|                                       ; 568.2 (0.0)          ; 594.6 (0.0)                      ; 27.9 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 889 (0)             ; 657 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|                              ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo                                                                                                                                                                                                                                                                       ; system       ;
;                |altsyncram:mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_00n1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                                   ; work         ;
;             |altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|                                ; 53.2 (53.2)          ; 60.0 (60.0)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|                ; 29.3 (29.3)          ; 29.9 (29.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo                                                                                                                                                                                                                                                         ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|                  ; 20.3 (20.3)          ; 22.0 (22.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo                                                                                                                                                                                                                                                           ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|                                     ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo                                                                                                                                                                                                                                                                              ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|                                       ; 18.8 (18.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; system       ;
;             |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                 ; 71.8 (35.3)          ; 73.0 (37.8)                      ; 2.7 (2.5)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 118 (64)            ; 34 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                          ; system       ;
;                |altera_merlin_address_alignment:align_address_to_size|                                ; 36.5 (36.5)          ; 35.2 (35.2)                      ; 0.2 (0.2)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                    ; system       ;
;             |altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|                           ; 97.5 (0.0)           ; 99.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter                                                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|      ; 97.5 (96.8)          ; 99.7 (99.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (116)           ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                    ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                              ; system       ;
;             |altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|             ; 88.5 (0.0)           ; 91.0 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter                                                                                                                                                                                                                                                      ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|      ; 88.5 (88.3)          ; 91.0 (90.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (120)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                      ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; system       ;
;             |altera_merlin_burst_adapter:version_id_s_burst_adapter|                                  ; 20.0 (0.0)           ; 21.6 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|      ; 20.0 (20.0)          ; 21.6 (21.6)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                           ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|                                     ; 18.5 (7.8)           ; 18.8 (7.8)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (13)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|                       ; 12.2 (3.3)           ; 13.7 (3.8)                       ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent                                                                                                                                                                                                                                                                ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 8.8 (8.8)            ; 9.8 (9.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                  ; system       ;
;             |altera_merlin_slave_agent:version_id_s_agent|                                            ; 10.5 (1.5)           ; 10.5 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent                                                                                                                                                                                                                                                                                     ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                       ; system       ;
;             |altera_merlin_slave_translator:version_id_s_translator|                                  ; 1.3 (1.3)            ; 2.9 (2.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator                                                                                                                                                                                                                                                                           ; system       ;
;             |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                          ; 9.7 (9.7)            ; 10.2 (10.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                   ; system       ;
;             |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                          ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                   ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux|                                  ; 2.5 (2.5)            ; 3.4 (3.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                           ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux_001|                              ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|                                      ; 4.7 (3.0)            ; 4.8 (3.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_arbitrator:arb|                                                         ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|                                  ; 20.0 (16.8)          ; 20.7 (17.2)                      ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (64)             ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_arbitrator:arb|                                                         ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|                                  ; 23.8 (16.5)          ; 27.3 (17.8)                      ; 3.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (63)             ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_arbitrator:arb|                                                         ; 7.3 (7.3)            ; 9.5 (9.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; system       ;
;             |system_acl_iface_mm_interconnect_0_router:router|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                 ; system       ;
;             |system_acl_iface_mm_interconnect_0_router:router_001|                                    ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                             ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001|                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002|                              ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux|                                      ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                               ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001|                                  ; 31.3 (31.3)          ; 31.3 (31.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                           ; system       ;
;          |system_acl_iface_mm_interconnect_2:mm_interconnect_2|                                       ; 195.1 (0.0)          ; 201.0 (0.0)                      ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 274 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                ; 103.0 (103.0)        ; 106.3 (106.3)                    ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent                                                                                                                                                                                                                                                    ; system       ;
;             |altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator| ; 71.3 (71.3)          ; 72.5 (72.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (134)           ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator                                                                                                                                                                                                                                          ; system       ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                     ; 20.5 (2.8)           ; 21.7 (4.0)                       ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 17.7 (17.7)          ; 17.7 (17.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                ; system       ;
;          |system_acl_iface_pll:pll|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;             |altera_pll:altera_pll_i|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |vector_add_system:vector_add_system|                                                           ; 2141.6 (0.0)         ; 2687.1 (0.0)                     ; 576.1 (0.0)                                       ; 30.6 (0.0)                       ; 0.0 (0.0)            ; 3422 (0)            ; 4422 (0)                  ; 0 (0)         ; 49264             ; 23    ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|                   ; 7.7 (0.0)            ; 118.8 (0.0)                      ; 111.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1                                                                                                                                                                                                                                                                                                     ; system       ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                          ; 7.7 (0.0)            ; 118.8 (0.0)                      ; 111.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                      ; system       ;
;                |acl_ic_slave_rrp:rrp|                                                                 ; 7.7 (7.7)            ; 118.8 (118.8)                    ; 111.2 (111.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                 ; system       ;
;          |vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|                   ; 21.4 (0.0)           ; 127.2 (0.0)                      ; 105.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2                                                                                                                                                                                                                                                                                                     ; system       ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                          ; 21.4 (0.0)           ; 127.2 (0.0)                      ; 105.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                      ; system       ;
;                |acl_ic_slave_rrp:rrp|                                                                 ; 21.4 (21.4)          ; 127.2 (127.2)                    ; 105.7 (105.7)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                 ; system       ;
;          |vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|                         ; 443.2 (0.0)          ; 560.7 (0.0)                      ; 127.6 (0.0)                                       ; 10.1 (0.0)                       ; 0.0 (0.0)            ; 851 (0)             ; 895 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw                                                                                                                                                                                                                                                                                                           ; system       ;
;             |acl_arb2:a[0].a|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                           ; system       ;
;             |acl_arb2:a[1].a|                                                                         ; 96.0 (96.0)          ; 99.6 (99.6)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 328 (328)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                           ; system       ;
;             |acl_ic_master_endpoint:m[1].m_endp|                                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                        ; system       ;
;             |acl_ic_master_endpoint:m[2].m_endp|                                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[2].m_endp                                                                                                                                                                                                                                                                        ; system       ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                          ; 346.3 (2.2)          ; 459.2 (2.5)                      ; 123.0 (0.3)                                       ; 10.1 (0.0)                       ; 0.0 (0.0)            ; 520 (4)             ; 893 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                            ; system       ;
;                |acl_ic_slave_rrp:rrp|                                                                 ; 344.2 (18.8)         ; 456.7 (139.3)                    ; 122.7 (120.7)                                     ; 10.1 (0.1)                       ; 0.0 (0.0)            ; 516 (12)            ; 893 (290)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                       ; system       ;
;                   |acl_ll_fifo:read_fifo|                                                             ; 325.4 (325.4)        ; 317.4 (317.4)                    ; 2.0 (2.0)                                         ; 10.0 (10.0)                      ; 0.0 (0.0)            ; 504 (504)           ; 603 (603)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                 ; system       ;
;          |vector_add_top_wrapper:vector_add|                                                          ; 1669.3 (0.0)         ; 1880.4 (0.0)                     ; 231.6 (0.0)                                       ; 20.5 (0.0)                       ; 0.0 (0.0)            ; 2571 (0)            ; 3013 (0)                  ; 0 (0)         ; 49264             ; 23    ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add                                                                                                                                                                                                                                                                                                                                            ; system       ;
;             |vector_add_function_wrapper:kernel|                                                      ; 1669.3 (77.7)        ; 1880.4 (197.2)                   ; 231.6 (119.8)                                     ; 20.5 (0.2)                       ; 0.0 (0.0)            ; 2571 (74)           ; 3013 (380)                ; 0 (0)         ; 49264             ; 23    ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel                                                                                                                                                                                                                                                                                                         ; system       ;
;                |acl_id_iterator:id_iter_inst0|                                                        ; 228.8 (7.5)          ; 235.9 (7.8)                      ; 12.0 (0.4)                                        ; 4.9 (0.1)                        ; 0.0 (0.0)            ; 431 (30)            ; 285 (1)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0                                                                                                                                                                                                                                                                           ; system       ;
;                   |acl_fifo:group_id_fifo|                                                            ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 15 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo                                                                                                                                                                                                                                                    ; system       ;
;                      |scfifo:scfifo_component|                                                        ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 15 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component                                                                                                                                                                                                                            ; work         ;
;                         |scfifo_25d1:auto_generated|                                                  ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 15 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated                                                                                                                                                                                                 ; work         ;
;                            |a_dpfifo_s7a1:dpfifo|                                                     ; 12.6 (10.0)          ; 13.4 (10.9)                      ; 0.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (17)             ; 15 (10)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo                                                                                                                                                                            ; work         ;
;                               |altsyncram_1hn1:FIFOram|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram                                                                                                                                                    ; work         ;
;                               |cntr_egb:rd_ptr_msb|                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_egb:rd_ptr_msb                                                                                                                                                        ; work         ;
;                               |cntr_fgb:wr_ptr|                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_fgb:wr_ptr                                                                                                                                                            ; work         ;
;                               |cntr_rg7:usedw_counter|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter                                                                                                                                                     ; work         ;
;                   |acl_work_item_iterator:work_item_iterator|                                         ; 208.7 (208.7)        ; 214.7 (214.7)                    ; 10.7 (10.7)                                       ; 4.7 (4.7)                        ; 0.0 (0.0)            ; 379 (379)           ; 269 (269)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator                                                                                                                                                                                                                                 ; system       ;
;                |acl_kernel_finish_detector:kernel_finish_detector|                                    ; 144.2 (47.8)         ; 138.8 (42.3)                     ; 2.2 (2.0)                                         ; 7.5 (7.5)                        ; 0.0 (0.0)            ; 248 (55)            ; 284 (22)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector                                                                                                                                                                                                                                                       ; system       ;
;                   |acl_multistage_accumulator:ndrange_completed|                                      ; 48.0 (48.0)          ; 48.0 (48.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed                                                                                                                                                                                                          ; system       ;
;                   |acl_multistage_accumulator:ndrange_sum|                                            ; 48.4 (48.4)          ; 48.5 (48.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum                                                                                                                                                                                                                ; system       ;
;                |acl_work_group_dispatcher:group_dispatcher|                                           ; 149.5 (149.5)        ; 147.8 (147.8)                    ; 0.3 (0.3)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 291 (291)           ; 270 (270)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher                                                                                                                                                                                                                                                              ; system       ;
;                |vector_add_function:vector_add_function_inst0|                                        ; 1069.1 (0.8)         ; 1160.6 (1.0)                     ; 97.3 (0.2)                                        ; 5.9 (0.0)                        ; 0.0 (0.0)            ; 1527 (1)            ; 1794 (2)                  ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0                                                                                                                                                                                                                                                           ; system       ;
;                   |vector_add_basic_block_0:vector_add_basic_block_0|                                 ; 1068.4 (134.4)       ; 1159.6 (153.7)                   ; 97.1 (20.9)                                       ; 5.9 (1.6)                        ; 0.0 (0.0)            ; 1526 (184)          ; 1792 (297)                ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0                                                                                                                                                                                                         ; system       ;
;                      |acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|                            ; 34.2 (0.0)           ; 42.5 (0.0)                       ; 8.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo                                                                                                                                                     ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 26.7 (0.5)           ; 28.5 (0.5)                       ; 2.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo                                                                                                                                  ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 26.2 (26.2)          ; 28.0 (28.0)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                 ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 7.5 (7.5)            ; 14.0 (14.0)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_staging_reg:staging_reg                                                                                                                         ; system       ;
;                      |lsu_top:lsu_local_bb0_ld_|                                                      ; 235.9 (0.3)          ; 261.1 (1.3)                      ; 26.4 (1.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 348 (1)             ; 314 (3)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_                                                                                                                                                                               ; system       ;
;                         |lsu_streaming_read:streaming_read|                                           ; 235.6 (138.6)        ; 259.7 (150.7)                    ; 25.4 (13.4)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 347 (198)           ; 311 (136)                 ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read                                                                                                                                             ; system       ;
;                            |acl_data_fifo:avm_buffer|                                                 ; 19.7 (0.0)           ; 28.3 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer                                                                                                                    ; system       ;
;                               |acl_data_fifo:fifo|                                                    ; 11.9 (2.2)           ; 19.2 (2.5)                       ; 7.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (4)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                                 ; system       ;
;                                  |acl_ll_fifo:fifo|                                                   ; 9.7 (9.7)            ; 16.7 (16.7)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                ; system       ;
;                               |acl_staging_reg:staging_reg|                                           ; 7.8 (7.8)            ; 9.2 (9.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                        ; system       ;
;                            |lsu_burst_read_master:read_master|                                        ; 77.2 (61.1)          ; 80.7 (63.5)                      ; 3.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (106)           ; 110 (79)                  ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master                                                                                                           ; system       ;
;                               |scfifo:the_master_to_user_fifo|                                        ; 16.2 (0.0)           ; 17.2 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 31 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo                                                                            ; work         ;
;                                  |scfifo_cp91:auto_generated|                                         ; 16.2 (0.0)           ; 17.2 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 31 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated                                                 ; work         ;
;                                     |a_dpfifo_jv91:dpfifo|                                            ; 16.2 (7.7)           ; 17.2 (8.7)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 31 (12)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo                            ; work         ;
;                                        |altsyncram_34i1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|altsyncram_34i1:FIFOram    ; work         ;
;                                        |cntr_igb:rd_ptr_msb|                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_igb:rd_ptr_msb        ; work         ;
;                                        |cntr_jgb:wr_ptr|                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_jgb:wr_ptr            ; work         ;
;                                        |cntr_vg7:usedw_counter|                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter     ; work         ;
;                      |lsu_top:lsu_local_bb0_ld__u0|                                                   ; 239.0 (0.3)          ; 247.4 (1.3)                      ; 10.3 (1.0)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 348 (1)             ; 309 (3)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0                                                                                                                                                                            ; system       ;
;                         |lsu_streaming_read:streaming_read|                                           ; 238.7 (139.2)        ; 246.1 (141.2)                    ; 9.3 (3.9)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 347 (198)           ; 306 (134)                 ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read                                                                                                                                          ; system       ;
;                            |acl_data_fifo:avm_buffer|                                                 ; 22.9 (0.0)           ; 28.4 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer                                                                                                                 ; system       ;
;                               |acl_data_fifo:fifo|                                                    ; 12.2 (1.8)           ; 17.8 (1.9)                       ; 5.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (4)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                              ; system       ;
;                                  |acl_ll_fifo:fifo|                                                   ; 10.4 (10.4)          ; 15.8 (15.8)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                             ; system       ;
;                               |acl_staging_reg:staging_reg|                                           ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                     ; system       ;
;                            |lsu_burst_read_master:read_master|                                        ; 76.5 (60.1)          ; 76.5 (60.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (106)           ; 106 (77)                  ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master                                                                                                        ; system       ;
;                               |scfifo:the_master_to_user_fifo|                                        ; 16.0 (0.0)           ; 16.4 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 29 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo                                                                         ; work         ;
;                                  |scfifo_cp91:auto_generated|                                         ; 16.0 (0.0)           ; 16.4 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 29 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated                                              ; work         ;
;                                     |a_dpfifo_jv91:dpfifo|                                            ; 16.0 (7.5)           ; 16.4 (7.9)                       ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 29 (11)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo                         ; work         ;
;                                        |altsyncram_34i1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|altsyncram_34i1:FIFOram ; work         ;
;                                        |cntr_igb:rd_ptr_msb|                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_igb:rd_ptr_msb     ; work         ;
;                                        |cntr_jgb:wr_ptr|                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_jgb:wr_ptr         ; work         ;
;                                        |cntr_vg7:usedw_counter|                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter  ; work         ;
;                      |lsu_top:lsu_local_bb0_st_add|                                                   ; 424.8 (0.7)          ; 454.9 (1.3)                      ; 30.6 (0.7)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 633 (1)             ; 780 (3)                   ; 0 (0)         ; 16384             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add                                                                                                                                                                            ; system       ;
;                         |lsu_streaming_write:streaming_write|                                         ; 424.2 (194.7)        ; 453.6 (204.8)                    ; 29.9 (10.2)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 632 (371)           ; 777 (206)                 ; 0 (0)         ; 16384             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write                                                                                                                                        ; system       ;
;                            |acl_data_fifo:avm_buffer|                                                 ; 88.7 (0.0)           ; 102.8 (0.0)                      ; 14.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 341 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer                                                                                                               ; system       ;
;                               |acl_data_fifo:fifo|                                                    ; 14.0 (1.0)           ; 21.8 (1.2)                       ; 8.3 (0.2)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 8 (2)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                            ; system       ;
;                                  |acl_ll_fifo:fifo|                                                   ; 13.0 (13.0)          ; 20.5 (20.5)                      ; 8.0 (8.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                           ; system       ;
;                               |acl_staging_reg:staging_reg|                                           ; 74.7 (74.7)          ; 81.1 (81.1)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                   ; system       ;
;                            |scfifo:fifo_n[0].data_fifo|                                               ; 17.5 (0.0)           ; 17.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.5 (0.0)           ; 17.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.5 (9.0)           ; 17.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[1].data_fifo|                                               ; 17.5 (0.0)           ; 18.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 29 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.5 (0.0)           ; 18.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 29 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.5 (9.0)           ; 18.5 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 29 (12)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[2].data_fifo|                                               ; 17.5 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.5 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.5 (9.0)           ; 18.0 (9.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[3].data_fifo|                                               ; 17.0 (0.0)           ; 17.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.0 (0.0)           ; 17.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.0 (8.5)           ; 17.5 (9.0)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[4].data_fifo|                                               ; 17.5 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.5 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.5 (9.0)           ; 18.0 (9.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[5].data_fifo|                                               ; 17.5 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.5 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.5 (9.0)           ; 18.0 (9.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[6].data_fifo|                                               ; 17.5 (0.0)           ; 19.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 17.5 (0.0)           ; 19.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.5 (9.0)           ; 19.0 (10.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
;                            |scfifo:fifo_n[7].data_fifo|                                               ; 18.7 (0.0)           ; 19.4 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo                                                                                                             ; work         ;
;                               |scfifo_psc1:auto_generated|                                            ; 18.7 (1.3)           ; 19.4 (1.6)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (2)              ; 33 (1)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated                                                                                  ; work         ;
;                                  |a_dpfifo_rt91:dpfifo|                                               ; 17.3 (8.8)           ; 17.8 (9.3)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 32 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo                                                             ; work         ;
;                                     |altsyncram_j0i1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram                                     ; work         ;
;                                     |cntr_igb:rd_ptr_msb|                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_igb:rd_ptr_msb                                         ; work         ;
;                                     |cntr_jgb:wr_ptr|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_jgb:wr_ptr                                             ; work         ;
;                                     |cntr_vg7:usedw_counter|                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|cntr_vg7:usedw_counter                                      ; work         ;
+-------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; fpga_led_output[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; emac_mdc            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_ctl         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_clk         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_clk              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart_tx             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; emac_mdio           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd              ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[0]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[1]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[2]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[3]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led                 ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_rxd[0]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[1]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[2]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[3]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_clk         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_ctl         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart_rx             ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_clk_50         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_reset_n        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; emac_mdio                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sd_d[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; led                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; emac_rxd[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_ctl                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; uart_rx                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; async_counter_30:AC30|count_a[14]                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X57_Y1_N41                                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AA16                                     ; 1954    ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AA14                                     ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_write                                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y43_N26                               ; 15      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                      ; LABCELL_X45_Y60_N15                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                          ; LABCELL_X24_Y60_N42                          ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_out_rd_ptr~0                                                                                                                                                                                                                                                         ; LABCELL_X45_Y60_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                          ; LABCELL_X45_Y57_N57                          ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[4]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y60_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X47_Y59_N14                               ; 121     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X48_Y39_N26                               ; 48      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X35_Y66_N14                               ; 115     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                               ; FF_X35_Y34_N14                               ; 627     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~1                                                                                                                                                                                          ; LABCELL_X40_Y30_N36                          ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33                                                                                                                                                                                          ; LABCELL_X35_Y26_N42                          ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40                                                                                                                                                                                          ; LABCELL_X37_Y26_N30                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]~0                                                                                                                                                                          ; LABCELL_X35_Y26_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2]~0                                                                                                                                                                          ; LABCELL_X35_Y26_N36                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~0                                                                                                                                                 ; LABCELL_X31_Y33_N51                          ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~1                                                                                                                                                 ; LABCELL_X31_Y33_N33                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0                                                                                                                                              ; LABCELL_X43_Y28_N57                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1                                                                                                                                              ; LABCELL_X43_Y28_N54                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                  ; LABCELL_X31_Y25_N18                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                               ; FF_X25_Y27_N38                               ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[8]~0                                                                                                                                                                     ; LABCELL_X29_Y32_N42                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[8]~1                                                                                                                                                                     ; LABCELL_X29_Y32_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                            ; LABCELL_X29_Y32_N39                          ; 580     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]~1                                                                                                                                                                                    ; LABCELL_X40_Y29_N48                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12]~2                                                                                                                                                                                  ; LABCELL_X23_Y28_N9                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1]~0                                                                                                                                                                                   ; MLABCELL_X34_Y29_N21                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4]~1                                                                                                                                                                                   ; LABCELL_X23_Y30_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]~4                                                                                                                                                                                       ; MLABCELL_X34_Y29_N18                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]~0                                                                                                                                                                                      ; MLABCELL_X28_Y30_N51                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]~3                                                                                                                                                                                       ; LABCELL_X30_Y30_N3                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]~2                                                                                                                                                                                       ; LABCELL_X30_Y30_N30                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]~5                                                                                                                                                                                       ; LABCELL_X24_Y28_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]~1                                                                                                                                                                                       ; LABCELL_X23_Y28_N36                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0]~5                                                                                                                                                                                      ; LABCELL_X23_Y28_N3                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1]~1                                                                                                                                                                                      ; LABCELL_X23_Y28_N6                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]~6                                                                                                                                                                                      ; LABCELL_X27_Y28_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1]~0                                                                                                                                                                                      ; LABCELL_X23_Y28_N39                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]~7                                                                                                                                                                                      ; LABCELL_X23_Y27_N36                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]~3                                                                                                                                                                                       ; LABCELL_X30_Y30_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]~4                                                                                                                                                                                       ; LABCELL_X30_Y30_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]~2                                                                                                                                                                                       ; LABCELL_X30_Y30_N51                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]~0                                                                                                                                                                            ; LABCELL_X23_Y27_N6                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1]~0                                                                                                                                                                                       ; LABCELL_X42_Y30_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2]~0                                                                                                                                                                                           ; MLABCELL_X39_Y28_N0                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]~1                                                                                                                                                                                            ; LABCELL_X42_Y30_N24                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                                                                                                                                                                   ; LABCELL_X42_Y30_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13]~0                                                                                                                                                                                 ; MLABCELL_X39_Y27_N42                         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26]~1                                                                                                                                                                                           ; LABCELL_X40_Y28_N33                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0]~0                                                                                                                                                                                           ; MLABCELL_X39_Y28_N51                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]~0                                                                                                                                                                                           ; MLABCELL_X39_Y28_N45                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9]~0                                                                                                                                                                                         ; LABCELL_X40_Y28_N12                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                   ; FF_X48_Y34_N40                               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                    ; FF_X48_Y34_N2                                ; 132     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; FF_X46_Y34_N53                               ; 163     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[1]~1                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y32_N51                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 5607    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 1       ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always0~0                                                                                                                                                                                           ; LABCELL_X46_Y33_N15                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always4~0                                                                                                                                                                                           ; LABCELL_X46_Y33_N45                          ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|always0~0                                                                                                                                                                                             ; LABCELL_X46_Y33_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]~3                                                                                                                                                                  ; LABCELL_X40_Y33_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                        ; LABCELL_X40_Y32_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                           ; LABCELL_X46_Y33_N6                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                             ; LABCELL_X42_Y33_N33                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent|m0_write~0                                                                                                                                                                                                 ; LABCELL_X46_Y33_N3                           ; 44      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent|m0_write~0                                                                                                                                                                                            ; LABCELL_X43_Y32_N0                           ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                                            ; LABCELL_X48_Y32_N45                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|save_dest_id~0                                                                                                                                                                                         ; LABCELL_X43_Y33_N51                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|wren~1                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y33_N6                           ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][12]~0                                                                                                                                                                                                                                   ; MLABCELL_X34_Y42_N42                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][16]~1                                                                                                                                                                                                                                   ; MLABCELL_X34_Y42_N18                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][24]~2                                                                                                                                                                                                                                   ; MLABCELL_X34_Y42_N45                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_waitrequest~0                                                                                                                                                                                                                                                       ; LABCELL_X36_Y41_N12                          ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|use_reg                                                                                                                                                                                                                                                                 ; FF_X39_Y40_N2                                ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wait_rise                                                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N6                           ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|cmd_waitrequest~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y43_N30                         ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|use_reg                                                                                                                                                                                                                                                                   ; FF_X28_Y43_N35                               ; 79      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|wait_rise                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y43_N36                         ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; FF_X33_Y44_N8                                ; 1968    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|merged_reset~0                                                                                                                                                                                                                                                   ; LABCELL_X33_Y44_N39                          ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X33_Y44_N56                               ; 359     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X33_Y44_N50                               ; 35      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                           ; FF_X35_Y37_N28                               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                            ; FF_X35_Y37_N14                               ; 395     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[8]~1                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y39_N48                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|slave_readdata                                                                                                                                                                                                                                                                             ; FF_X31_Y39_N41                               ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|always0~0                                                                                                                                                                       ; LABCELL_X29_Y44_N48                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always0~0                                                                                                                                                      ; LABCELL_X35_Y44_N51                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|always0~0                                                                                                                                                        ; LABCELL_X35_Y44_N54                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always0~0                                                                                                                                            ; LABCELL_X30_Y43_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always4~0                                                                                                                                            ; LABCELL_X30_Y42_N0                           ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|always0~0                                                                                                                                              ; LABCELL_X36_Y43_N42                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                     ; LABCELL_X37_Y44_N45                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                  ; MLABCELL_X34_Y39_N6                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                      ; LABCELL_X37_Y39_N21                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                              ; LABCELL_X33_Y40_N21                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                              ; LABCELL_X35_Y40_N3                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                          ; LABCELL_X35_Y40_N30                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; FF_X40_Y40_N2                                ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                  ; MLABCELL_X39_Y42_N15                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                     ; MLABCELL_X34_Y42_N0                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                       ; LABCELL_X35_Y41_N12                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                         ; LABCELL_X30_Y43_N42                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                         ; LABCELL_X35_Y44_N39                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                           ; LABCELL_X36_Y41_N27                          ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent|m0_write~0                                                                                                                                                                              ; LABCELL_X30_Y39_N57                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                  ; LABCELL_X36_Y41_N30                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|save_dest_id~0                                                                                                                                                               ; LABCELL_X35_Y39_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always10~0                                                                                                                                              ; LABCELL_X31_Y44_N9                           ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|wren~0                                                                                                                                                                                                                         ; MLABCELL_X39_Y40_N6                          ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2h_sdram0_READDATAVALID[0]                                                                                                                                                                                                                                                               ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                         ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                    ; LABCELL_X50_Y32_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|write                                                                                                                                                                                                                                                   ; LABCELL_X48_Y32_N57                          ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y35_N9                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                 ; LABCELL_X40_Y35_N24                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y36_N3                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                 ; LABCELL_X42_Y35_N30                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; FF_X40_Y35_N5                                ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                               ; FF_X40_Y35_N2                                ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                               ; FF_X40_Y35_N32                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]~4                                                                                                                                                                                                                                             ; LABCELL_X40_Y35_N45                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X45_Y43_N9                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X45_Y42_N6                           ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|read~0                                                                                                                                                                                                                                      ; LABCELL_X45_Y42_N36                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X43_Y42_N12                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X45_Y34_N12                          ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X43_Y34_N30                          ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; LABCELL_X40_Y38_N36                          ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; MLABCELL_X39_Y40_N24                         ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X45_Y41_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X46_Y41_N45                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; MLABCELL_X39_Y35_N21                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                               ; LABCELL_X43_Y42_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                    ; MLABCELL_X47_Y39_N3                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                         ; LABCELL_X45_Y36_N36                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                            ; LABCELL_X46_Y38_N36                          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                         ; LABCELL_X46_Y38_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                      ; LABCELL_X46_Y38_N30                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N6                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y65_N45                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y65_N57                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y65_N21                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y65_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N33                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N30                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N12                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N15                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N54                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N39                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N18                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N48                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y65_N42                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                            ; LABCELL_X36_Y65_N3                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write                                                                                                                                                                                                                                                     ; LABCELL_X36_Y66_N6                           ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register~1                                                                                                                                                                                                         ; MLABCELL_X39_Y64_N48                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|always4~0                                                                                                                                                                                                                  ; LABCELL_X42_Y62_N18                          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                               ; LABCELL_X36_Y67_N51                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                         ; LABCELL_X36_Y65_N24                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                         ; PLLOUTPUTCOUNTER_X89_Y3_N1                   ; 250     ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                             ; FF_X30_Y54_N59                               ; 29      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                             ; FF_X28_Y53_N47                               ; 30      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp|datavalid~0                                                                                                                                                                                                                                              ; LABCELL_X30_Y54_N48                          ; 257     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[2].m_endp|datavalid~0                                                                                                                                                                                                                                              ; LABCELL_X30_Y54_N30                          ; 257     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                       ; LABCELL_X22_Y61_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                       ; LABCELL_X23_Y59_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~10                                                                                                                                                                                                      ; LABCELL_X23_Y59_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~11                                                                                                                                                                                                      ; LABCELL_X18_Y59_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~12                                                                                                                                                                                                      ; LABCELL_X18_Y59_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~13                                                                                                                                                                                                      ; LABCELL_X17_Y59_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~14                                                                                                                                                                                                      ; LABCELL_X17_Y59_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~15                                                                                                                                                                                                      ; LABCELL_X16_Y61_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~16                                                                                                                                                                                                      ; MLABCELL_X15_Y61_N21                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~17                                                                                                                                                                                                      ; MLABCELL_X15_Y61_N48                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~18                                                                                                                                                                                                      ; LABCELL_X16_Y61_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~19                                                                                                                                                                                                      ; LABCELL_X18_Y63_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~2                                                                                                                                                                                                       ; LABCELL_X24_Y59_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~20                                                                                                                                                                                                      ; LABCELL_X18_Y63_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~21                                                                                                                                                                                                      ; LABCELL_X19_Y63_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~22                                                                                                                                                                                                      ; LABCELL_X19_Y64_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~23                                                                                                                                                                                                      ; LABCELL_X22_Y63_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~24                                                                                                                                                                                                      ; LABCELL_X22_Y62_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~25                                                                                                                                                                                                      ; LABCELL_X17_Y63_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~26                                                                                                                                                                                                      ; LABCELL_X23_Y64_N15                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~27                                                                                                                                                                                                      ; LABCELL_X17_Y63_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~28                                                                                                                                                                                                      ; LABCELL_X17_Y61_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~29                                                                                                                                                                                                      ; LABCELL_X18_Y61_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~3                                                                                                                                                                                                       ; LABCELL_X24_Y59_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~30                                                                                                                                                                                                      ; LABCELL_X19_Y62_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~31                                                                                                                                                                                                      ; LABCELL_X19_Y62_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~32                                                                                                                                                                                                      ; LABCELL_X19_Y62_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~33                                                                                                                                                                                                      ; LABCELL_X22_Y60_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~34                                                                                                                                                                                                      ; LABCELL_X24_Y62_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~35                                                                                                                                                                                                      ; LABCELL_X24_Y62_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~36                                                                                                                                                                                                      ; LABCELL_X19_Y62_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~37                                                                                                                                                                                                      ; LABCELL_X23_Y62_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~38                                                                                                                                                                                                      ; LABCELL_X23_Y62_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~39                                                                                                                                                                                                      ; LABCELL_X22_Y60_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~4                                                                                                                                                                                                       ; LABCELL_X17_Y59_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~40                                                                                                                                                                                                      ; LABCELL_X22_Y60_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~41                                                                                                                                                                                                      ; LABCELL_X19_Y60_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~42                                                                                                                                                                                                      ; LABCELL_X19_Y62_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~43                                                                                                                                                                                                      ; LABCELL_X19_Y62_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~44                                                                                                                                                                                                      ; LABCELL_X23_Y59_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~45                                                                                                                                                                                                      ; LABCELL_X18_Y60_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~46                                                                                                                                                                                                      ; LABCELL_X19_Y60_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~47                                                                                                                                                                                                      ; LABCELL_X17_Y60_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~48                                                                                                                                                                                                      ; LABCELL_X18_Y61_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~49                                                                                                                                                                                                      ; LABCELL_X22_Y61_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~5                                                                                                                                                                                                       ; LABCELL_X23_Y59_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~50                                                                                                                                                                                                      ; LABCELL_X17_Y61_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~51                                                                                                                                                                                                      ; LABCELL_X19_Y61_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~52                                                                                                                                                                                                      ; LABCELL_X18_Y61_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~53                                                                                                                                                                                                      ; LABCELL_X19_Y61_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~54                                                                                                                                                                                                      ; LABCELL_X19_Y60_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~55                                                                                                                                                                                                      ; LABCELL_X16_Y62_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~56                                                                                                                                                                                                      ; LABCELL_X23_Y62_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~57                                                                                                                                                                                                      ; LABCELL_X19_Y61_N18                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~58                                                                                                                                                                                                      ; LABCELL_X17_Y61_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~59                                                                                                                                                                                                      ; MLABCELL_X21_Y58_N30                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~6                                                                                                                                                                                                       ; LABCELL_X23_Y59_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~60                                                                                                                                                                                                      ; MLABCELL_X21_Y58_N33                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~61                                                                                                                                                                                                      ; MLABCELL_X21_Y58_N21                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~62                                                                                                                                                                                                      ; LABCELL_X22_Y58_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~7                                                                                                                                                                                                       ; MLABCELL_X21_Y59_N51                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~8                                                                                                                                                                                                       ; MLABCELL_X21_Y59_N48                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~9                                                                                                                                                                                                       ; LABCELL_X19_Y59_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                       ; MLABCELL_X21_Y62_N39                         ; 161     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                          ; LABCELL_X23_Y61_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read~0                                                                                                                                                                                                                               ; MLABCELL_X21_Y59_N36                         ; 658     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|Equal0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y44_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~4                                                                                                                                                          ; LABCELL_X27_Y46_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~5                                                                                                                                                          ; LABCELL_X27_Y46_N39                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|pulse_ram_output~2                                                                                                                                           ; LABCELL_X27_Y46_N51                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][27]~1                                                                                                                                                                                                ; MLABCELL_X28_Y47_N30                         ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|just_seen_last_in_group~0                                                                                                                                                                                         ; MLABCELL_X28_Y47_N27                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_0[15]~0                                                                                                                                                                                                  ; LABCELL_X29_Y48_N24                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_0[15]~1                                                                                                                                                                                                  ; LABCELL_X29_Y48_N21                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[2]~0                                                                                                                                                                                                   ; LABCELL_X19_Y46_N27                          ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_1[2]~9                                                                                                                                                                                                   ; LABCELL_X19_Y46_N21                          ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[4]~0                                                                                                                                                                                                   ; LABCELL_X23_Y46_N12                          ; 47      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id_2[4]~9                                                                                                                                                                                                   ; LABCELL_X19_Y46_N18                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][1]~0                                                                                                                                                                                   ; LABCELL_X11_Y44_N42                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][11]~0                                                                                                                                                                                                                              ; LABCELL_X16_Y43_N54                          ; 79      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[0][11]~1                                                                                                                                                                                                                              ; LABCELL_X16_Y41_N45                          ; 79      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][6]~2                                                                                                                                                                                                                               ; LABCELL_X17_Y42_N51                          ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][6]~3                                                                                                                                                                                                                               ; LABCELL_X16_Y41_N48                          ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][0]~4                                                                                                                                                                                                                               ; LABCELL_X18_Y43_N51                          ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][0]~5                                                                                                                                                                                                                               ; LABCELL_X17_Y42_N54                          ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|started~0                                                                                                                                                                                                                                      ; LABCELL_X16_Y41_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|valid_out[0]                                                                                                                                                                                                                                   ; LABCELL_X16_Y41_N57                          ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|avs_cra_readdatavalid                                                                                                                                                                                                                                                                     ; FF_X22_Y42_N34                               ; 65      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][16]~3                                                                                                                                                                                                                                                         ; LABCELL_X23_Y52_N27                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][24]~2                                                                                                                                                                                                                                                         ; LABCELL_X23_Y52_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][2]~4                                                                                                                                                                                                                                                          ; LABCELL_X23_Y44_N39                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|global_size_NO_SHIFT_REG[0][8]~1                                                                                                                                                                                                                                                          ; LABCELL_X23_Y47_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[10]~3                                                                                                                                                                                                                                                       ; LABCELL_X23_Y44_N27                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[138]~0                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y46_N18                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[144]~4                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y46_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[152]~7                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y46_N6                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[16]~6                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y46_N33                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[24]~9                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y46_N9                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[74]~2                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y46_N3                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[80]~5                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y46_N27                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[88]~8                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y46_N51                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][0]~2                                                                                                                                                                                                                                                           ; LABCELL_X17_Y46_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][16]~8                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y45_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][24]~9                                                                                                                                                                                                                                                          ; LABCELL_X22_Y45_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][8]~7                                                                                                                                                                                                                                                           ; LABCELL_X19_Y47_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][0]~3                                                                                                                                                                                                                                                           ; LABCELL_X17_Y44_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][16]~11                                                                                                                                                                                                                                                         ; LABCELL_X18_Y44_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][24]~12                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y45_N21                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][8]~10                                                                                                                                                                                                                                                          ; LABCELL_X17_Y44_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][0]~0                                                                                                                                                                                                                                                           ; LABCELL_X18_Y42_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][16]~5                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y46_N0                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][24]~6                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y46_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][8]~4                                                                                                                                                                                                                                                           ; LABCELL_X23_Y44_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][0]~2                                                                                                                                                                                                                                                           ; LABCELL_X22_Y44_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][16]~5                                                                                                                                                                                                                                                          ; LABCELL_X22_Y44_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][24]~7                                                                                                                                                                                                                                                          ; LABCELL_X22_Y44_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][8]~6                                                                                                                                                                                                                                                           ; LABCELL_X22_Y44_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][0]~3                                                                                                                                                                                                                                                           ; LABCELL_X18_Y42_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][16]~8                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y46_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][24]~10                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y46_N54                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][8]~9                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y46_N21                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][0]~4                                                                                                                                                                                                                                                           ; LABCELL_X22_Y44_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][16]~11                                                                                                                                                                                                                                                         ; LABCELL_X22_Y44_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][24]~13                                                                                                                                                                                                                                                         ; LABCELL_X22_Y44_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][8]~12                                                                                                                                                                                                                                                          ; LABCELL_X22_Y44_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|start_NO_SHIFT_REG                                                                                                                                                                                                                                                                        ; FF_X16_Y48_N47                               ; 548     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|status_NO_SHIFT_REG[3]~1                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y42_N39                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|status_NO_SHIFT_REG[8]~6                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y42_N45                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|status_NO_SHIFT_REG~3                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y44_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|status_NO_SHIFT_REG~5                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y42_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                       ; LABCELL_X24_Y49_N15                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~1                                                                                       ; LABCELL_X27_Y49_N0                           ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[0]                                                                                       ; LABCELL_X24_Y49_N18                          ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                       ; MLABCELL_X28_Y49_N45                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                   ; FF_X28_Y53_N20                               ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|input_global_id_0_staging_reg_NO_SHIFT_REG[7]~0                                                                                                                                           ; LABCELL_X27_Y49_N6                           ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__u0_output_regs_ready                                                                                                                                                        ; MLABCELL_X28_Y53_N48                         ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|local_bb0_ld__valid_out_NO_SHIFT_REG~0                                                                                                                                                    ; LABCELL_X27_Y53_N54                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                   ; LABCELL_X17_Y52_N54                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                   ; LABCELL_X17_Y54_N9                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                               ; FF_X24_Y57_N38                               ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length~0                                                                                 ; LABCELL_X17_Y51_N9                           ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|_~0       ; LABCELL_X19_Y51_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|_~4       ; LABCELL_X17_Y51_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|o_stall~0                                                                                                                  ; LABCELL_X19_Y51_N57                          ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|rm_ack~1                                                                                                                   ; LABCELL_X19_Y51_N39                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|rm_go~7                                                                                                                    ; LABCELL_X19_Y51_N18                          ; 98      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|sync_rstn_MS[1]                                                                                                                                              ; FF_X11_Y53_N53                               ; 189     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                      ; LABCELL_X16_Y56_N57                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                      ; LABCELL_X16_Y56_N0                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                                  ; FF_X24_Y57_N8                                ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length~0                                                                                    ; LABCELL_X16_Y56_N30                          ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|_~0          ; MLABCELL_X28_Y52_N24                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|_~4          ; MLABCELL_X28_Y52_N27                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|o_stall~0                                                                                                                     ; MLABCELL_X28_Y53_N36                         ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|rm_ack~1                                                                                                                      ; MLABCELL_X28_Y52_N45                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|rm_go~7                                                                                                                       ; MLABCELL_X28_Y52_N36                         ; 95      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|sync_rstn_MS[1]                                                                                                                                                 ; FF_X13_Y58_N17                               ; 194     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                 ; LABCELL_X23_Y54_N18                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                 ; LABCELL_X23_Y54_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                             ; FF_X23_Y56_N20                               ; 569     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|burst_begin~14                                                                                                           ; MLABCELL_X25_Y55_N18                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|c_length_reenc~0                                                                                                         ; LABCELL_X23_Y54_N24                          ; 62      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~0                                                                                                                   ; MLABCELL_X28_Y60_N51                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~1                                                                                                                   ; LABCELL_X31_Y57_N51                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~2                                                                                                                   ; LABCELL_X31_Y57_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~3                                                                                                                   ; LABCELL_X27_Y56_N33                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~4                                                                                                                   ; LABCELL_X33_Y59_N15                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~5                                                                                                                   ; LABCELL_X27_Y57_N18                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~6                                                                                                                   ; LABCELL_X27_Y59_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|comb~7                                                                                                                   ; LABCELL_X33_Y59_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[0]                                                                                                          ; LABCELL_X29_Y57_N54                          ; 27      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[1]                                                                                                          ; LABCELL_X29_Y57_N30                          ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[2]                                                                                                          ; LABCELL_X29_Y57_N39                          ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[3]                                                                                                          ; LABCELL_X29_Y57_N51                          ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[4]                                                                                                          ; LABCELL_X29_Y56_N9                           ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[5]                                                                                                          ; LABCELL_X29_Y57_N42                          ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[6]                                                                                                          ; MLABCELL_X28_Y57_N0                          ; 20      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|fifo_wrreq_n[7]                                                                                                          ; LABCELL_X29_Y56_N21                          ; 21      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|go                                                                                                                       ; LABCELL_X23_Y54_N57                          ; 114     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; LABCELL_X27_Y59_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; MLABCELL_X28_Y59_N54                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; LABCELL_X27_Y57_N21                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; LABCELL_X27_Y57_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; MLABCELL_X34_Y59_N3                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; LABCELL_X30_Y59_N54                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; LABCELL_X33_Y59_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; LABCELL_X30_Y58_N6                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; MLABCELL_X28_Y60_N21                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; LABCELL_X29_Y56_N54                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; LABCELL_X33_Y58_N27                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; LABCELL_X30_Y56_N54                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; LABCELL_X31_Y57_N27                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~4                                           ; MLABCELL_X28_Y57_N54                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~2                                           ; MLABCELL_X25_Y57_N30                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|_~3                                           ; LABCELL_X24_Y56_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|valid_in_d~0                                                                                                             ; MLABCELL_X25_Y53_N6                          ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|wm_address[16]~1                                                                                                         ; MLABCELL_X25_Y55_N48                         ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|sync_rstn_MS[1]                                                                                                                                              ; FF_X29_Y59_N17                               ; 492     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|merge_node_valid_in_staging_reg_NO_SHIFT_REG                                                                                                                                              ; FF_X27_Y49_N59                               ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|merge_stalled_by_successors~0                                                                                                                                                             ; LABCELL_X27_Y49_N12                          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_1to1_bb0_arrayidx2_staging_valid_NO_SHIFT_REG                                                                                                                                       ; FF_X24_Y49_N26                               ; 63      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_1to1_bb0_arrayidx_staging_valid_NO_SHIFT_REG                                                                                                                                        ; FF_X24_Y49_N38                               ; 63      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_3to3_bb0_add_staging_valid_NO_SHIFT_REG                                                                                                                                             ; FF_X28_Y53_N8                                ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_3to3_bb0_ld__staging_valid_NO_SHIFT_REG                                                                                                                                             ; FF_X30_Y53_N17                               ; 70      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|rstag_3to3_bb0_ld__u0_staging_valid_NO_SHIFT_REG                                                                                                                                          ; FF_X33_Y53_N11                               ; 70      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[0]~2                                                                                                                                                                                                                                                          ; LABCELL_X17_Y44_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[16]~4                                                                                                                                                                                                                                                         ; LABCELL_X22_Y44_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[24]~1                                                                                                                                                                                                                                                         ; LABCELL_X22_Y44_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[8]~3                                                                                                                                                                                                                                                          ; LABCELL_X22_Y44_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                 ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; fpga_clk_50                                                                                                                                                                                                          ; PIN_AA16                              ; 1954    ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 5607    ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1] ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK4            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK9            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                                                       ; FRACTIONALPLL_X89_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                         ; PLLOUTPUTCOUNTER_X89_Y3_N1            ; 250     ; Global Clock         ; GCLK10           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                   ; 1968    ;
; system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read~0                                                                                                                                                                   ; 658     ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 627     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                ; 580     ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid ; 569     ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|start_NO_SHIFT_REG                                                                                                                                                                                                            ; 548     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                 ; Location                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 320          ; 64           ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 20480 ; 64                          ; 320                         ; 64                          ; 320                         ; 20480               ; 8           ; 0          ; None                ; M10K_X26_Y60_N0, M10K_X38_Y68_N0, M10K_X41_Y67_N0, M10K_X41_Y66_N0, M10K_X41_Y62_N0, M10K_X41_Y64_N0, M10K_X41_Y61_N0, M10K_X41_Y60_N0 ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B           ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0          ; None                ; M10K_X41_Y56_N0, M10K_X41_Y57_N0, M10K_X41_Y58_N0, M10K_X49_Y58_N0, M10K_X49_Y56_N0, M10K_X49_Y55_N0, M10K_X49_Y57_N0                  ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B           ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; pll_rom.hex         ; M10K_X41_Y32_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Clock 1 ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 512          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 32768 ; 512                         ; 64                          ; --                          ; --                          ; 32768               ; 4           ; 0          ; sys_description.hex ; M10K_X38_Y40_N0, M10K_X38_Y42_N0, M10K_X38_Y43_N0, M10K_X38_Y41_N0                                                                     ; Don't care           ; New data        ; New data        ; No - Address Too Wide                               ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                ; M10K_X49_Y32_N0                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting         ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 192          ; 4            ; 192          ; yes                    ; no                      ; yes                    ; yes                     ; 768   ; 4                           ; 28                          ; 4                           ; 28                          ; 112                 ; 1           ; 0          ; None                ; M10K_X26_Y46_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld__u0|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|altsyncram_34i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0          ; None                ; M10K_X38_Y52_N0, M10K_X38_Y53_N0, M10K_X38_Y54_N0, M10K_X41_Y54_N0, M10K_X41_Y52_N0, M10K_X41_Y53_N0, M10K_X38_Y55_N0                  ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|altsyncram_34i1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0          ; None                ; M10K_X26_Y52_N0, M10K_X26_Y54_N0, M10K_X26_Y53_N0, M10K_X41_Y55_N0, M10K_X41_Y51_N0, M10K_X38_Y51_N0, M10K_X26_Y55_N0                  ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X26_Y59_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X26_Y61_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X38_Y59_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X38_Y61_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X38_Y60_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X38_Y58_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X38_Y57_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                ; M10K_X26_Y58_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 17,289 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 194 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 5,069 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 2,727 / 56,300 ( 5 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,053 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 332 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,013 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 408 / 12,676 ( 3 % )      ;
; R14/C12 interconnect drivers                ; 540 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 7,416 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 11,034 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 18 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 103       ; 103       ; 0            ; 32           ; 103       ; 103       ; 0            ; 0            ; 0            ; 0            ; 2            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 103       ; 103       ; 32           ;
; Total Unchecked     ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 103          ; 0         ; 0         ; 103          ; 71           ; 0         ; 0         ; 103          ; 103          ; 103          ; 103          ; 101          ; 57           ; 32           ; 103          ; 103          ; 103          ; 103          ; 57           ; 78           ; 103          ; 103          ; 103          ; 57           ; 78           ; 0         ; 0         ; 71           ;
; Total Fail          ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; fpga_led_output[0]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[1]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[2]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[3]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_a[0]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[3]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[4]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[5]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[6]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[7]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[8]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[9]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[10]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[11]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[12]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[13]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[14]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ck       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_ck_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_cke      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cs_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ras_n    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cas_n    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_we_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_reset_n  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_odt      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[3]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_mdc            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_ctl         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_clk         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_clk              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_tx             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dq[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[3]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[4]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[5]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[6]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[7]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[8]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[9]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[10]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[11]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[12]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[13]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[14]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[15]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[16]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[17]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[18]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[19]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[20]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[21]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[22]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[23]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[24]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[25]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[26]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[27]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[28]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[29]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[30]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[31]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dqs[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[0] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[1] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[2] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[3] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_mdio           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_cmd              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; led                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_sda             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_scl             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_rxd[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_clk         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_ctl         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_rx             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_oct_rzqin    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_clk_50         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_reset_n        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                           ; Destination Clock(s)                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 499.8             ;
; fpga_clk_50                                                                                               ; fpga_clk_50                                                                                               ; 212.1             ;
; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; 129.8             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                           ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1493                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 1.107             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1492                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 1.040             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1926                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a158~porta_datain_reg0                                ; 1.037             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1925                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a159~porta_datain_reg0                                ; 1.037             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1941                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a143~porta_datain_reg0                                ; 1.031             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1940                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a144~porta_datain_reg0                                ; 1.012             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1902                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a182~porta_datain_reg0                                ; 0.969             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1903                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a181~porta_datain_reg0                                ; 0.968             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1901                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a183~porta_datain_reg0                                ; 0.962             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1904                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a180~porta_datain_reg0                                ; 0.958             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1939                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a145~porta_datain_reg0                                ; 0.946             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1938                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a146~porta_datain_reg0                                ; 0.946             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1900                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a184~porta_datain_reg0                                ; 0.945             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1937                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a147~porta_datain_reg0                                ; 0.944             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1829                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a111~porta_datain_reg0                                ; 0.865             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1896                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a188~porta_datain_reg0                                ; 0.863             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1488                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.840             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1489                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.840             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1490                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.840             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1491                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.840             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.837             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1893                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a191~porta_datain_reg0                                ; 0.834             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1827                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a113~porta_datain_reg0                                ; 0.828             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1860                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a80~porta_datain_reg0                                 ; 0.823             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.816             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1899                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a185~porta_datain_reg0                                ; 0.814             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1907                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a177~porta_datain_reg0                                ; 0.805             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1928                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a156~porta_datain_reg0                                ; 0.802             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1932                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a152~porta_datain_reg0                                ; 0.802             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1499                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.797             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1934                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a150~porta_datain_reg0                                ; 0.795             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1894                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a190~porta_datain_reg0                                ; 0.787             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.786             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1494                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.781             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1936                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a148~porta_datain_reg0                                ; 0.777             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1945                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a139~porta_datain_reg0                                ; 0.769             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1917                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a167~porta_datain_reg0                                ; 0.769             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1944                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a140~porta_datain_reg0                                ; 0.768             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1495                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.760             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1745                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a51~porta_datain_reg0                                 ; 0.756             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1748                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a48~porta_datain_reg0                                 ; 0.756             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1496                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1826                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a114~porta_datain_reg0                                ; 0.753             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1935                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a149~porta_datain_reg0                                ; 0.752             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1825                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a115~porta_datain_reg0                                ; 0.748             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1813                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a127~porta_datain_reg0                                ; 0.740             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1828                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a112~porta_datain_reg0                                ; 0.740             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1897                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a187~porta_datain_reg0                                ; 0.739             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1497                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.738             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1820                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a120~porta_datain_reg0                                ; 0.731             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1814                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a126~porta_datain_reg0                                ; 0.724             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1498                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.721             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1500                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.721             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1501                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.721             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.720             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|read_latency_shift_reg[0]                                                                                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                         ; 0.720             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1927                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a157~porta_datain_reg0                                ; 0.719             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.718             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1930                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a154~porta_datain_reg0                                ; 0.715             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1846                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a94~porta_datain_reg0                                 ; 0.713             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1845                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a95~porta_datain_reg0                                 ; 0.712             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1857                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a83~porta_datain_reg0                                 ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1861                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a79~porta_datain_reg0                                 ; 0.698             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1858                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a82~porta_datain_reg0                                 ; 0.698             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1859                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a81~porta_datain_reg0                                 ; 0.698             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.698             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1929                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a155~porta_datain_reg0                                ; 0.695             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.689             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1931                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a153~porta_datain_reg0                                ; 0.689             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|mem_used[0]                                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                         ; 0.688             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.679             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1933                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a151~porta_datain_reg0                                ; 0.678             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1816                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a124~porta_datain_reg0                                ; 0.675             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1898                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a186~porta_datain_reg0                                ; 0.674             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.671             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1822                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a118~porta_datain_reg0                                ; 0.670             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.669             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1734                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a62~porta_datain_reg0                                 ; 0.668             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][57]                                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                         ; 0.666             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1855                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a85~porta_datain_reg0                                 ; 0.665             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[0]                                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                         ; 0.665             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1821                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a119~porta_datain_reg0                                ; 0.663             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.660             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1909                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a175~porta_datain_reg0                                ; 0.658             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.657             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1867                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a73~porta_datain_reg0                                 ; 0.653             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[1]                                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[1]                                                                                    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[0]                                                                                    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|waitrequest_reset_override                                                                                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1953                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a131~porta_datain_reg0                                ; 0.641             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1921                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a163~porta_datain_reg0                                ; 0.638             ;
; async_counter_30:AC30|count_a[0]                                                                                                                                                                                                                                    ; async_counter_30:AC30|count_a[13]                                                                                                                                                                                                                              ; 0.633             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1906                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a178~porta_datain_reg0                                ; 0.633             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1920                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a164~porta_datain_reg0                                ; 0.632             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1823                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a117~porta_datain_reg0                                ; 0.618             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1853                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a87~porta_datain_reg0                                 ; 0.615             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.614             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                             ;
+------------------------------------------------+---------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                       ;
+------------------------------------------------+---------------------------------------------------------------------------------------------+
; Initialization file:                           ; /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/quartus.ini ;
; enable_sin_legality_checker                    ; off                                                                                         ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                         ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                         ;
; fsv_skip_power_down                            ; on                                                                                          ;
+------------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 7858 fanout uses global clock CLKCTRL_G6
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G9
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1138 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): fpga_clk_50~inputCLKENA0 with 2090 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 5
Warning (332049): Ignored create_clock at top.sdc(5): Argument <targets> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 5
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tdi could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tck could not be matched with a clock File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 6
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(7): altera_reserved_tms could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 7
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 7
Warning (332174): Ignored filter at top.sdc(8): altera_reserved_tdo could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 8
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 8
Warning (332174): Ignored filter at top.sdc(14): fpga_button_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 14
Warning (332049): Ignored set_false_path at top.sdc(14): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 14
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 14
Warning (332174): Ignored filter at top.sdc(15): fpga_button_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 15
Warning (332049): Ignored set_false_path at top.sdc(15): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 15
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 15
Warning (332174): Ignored filter at top.sdc(16): fpga_dipsw_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 16
Warning (332049): Ignored set_false_path at top.sdc(16): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 16
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 16
Warning (332174): Ignored filter at top.sdc(17): fpga_dipsw_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 17
Warning (332049): Ignored set_false_path at top.sdc(17): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 17
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 17
Warning (332174): Ignored filter at top.sdc(18): fpga_dipsw_pio[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 18
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 18
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 18
Warning (332174): Ignored filter at top.sdc(19): fpga_dipsw_pio[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 19
Warning (332049): Ignored set_false_path at top.sdc(19): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 19
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 19
Warning (332174): Ignored filter at top.sdc(20): fpga_led_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 20
Warning (332049): Ignored set_false_path at top.sdc(20): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 20
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 20
Warning (332174): Ignored filter at top.sdc(21): fpga_led_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 21
Warning (332049): Ignored set_false_path at top.sdc(21): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 21
Warning (332174): Ignored filter at top.sdc(22): fpga_led_pio[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 22
Warning (332049): Ignored set_false_path at top.sdc(22): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 22
Warning (332174): Ignored filter at top.sdc(23): fpga_led_pio[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 23
Warning (332049): Ignored set_false_path at top.sdc(23): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(26): hps_emac1_TX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 26
Warning (332049): Ignored set_false_path at top.sdc(26): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 26
Warning (332174): Ignored filter at top.sdc(27): hps_emac1_TXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 27
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 27
Warning (332174): Ignored filter at top.sdc(28): hps_emac1_TXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 28
Warning (332049): Ignored set_false_path at top.sdc(28): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 28
Warning (332174): Ignored filter at top.sdc(29): hps_emac1_TXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 29
Warning (332049): Ignored set_false_path at top.sdc(29): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 29
Warning (332174): Ignored filter at top.sdc(30): hps_emac1_TXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 30
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 30
Warning (332174): Ignored filter at top.sdc(31): hps_emac1_MDC could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 31
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 31
Warning (332174): Ignored filter at top.sdc(32): hps_emac1_TX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 32
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 32
Warning (332174): Ignored filter at top.sdc(33): hps_qspi_SS0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 33
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 33
Warning (332174): Ignored filter at top.sdc(34): hps_qspi_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 34
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 34
Warning (332174): Ignored filter at top.sdc(35): hps_sdio_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 35
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 35
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 35
Warning (332174): Ignored filter at top.sdc(36): hps_usb1_STP could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 36
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 36
Warning (332174): Ignored filter at top.sdc(37): hps_spim0_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 37
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 37
Warning (332174): Ignored filter at top.sdc(38): hps_spim0_MOSI could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 38
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 38
Warning (332174): Ignored filter at top.sdc(39): hps_spim0_SS0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 39
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 39
Warning (332174): Ignored filter at top.sdc(40): hps_uart0_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 40
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 40
Warning (332174): Ignored filter at top.sdc(41): hps_can0_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 41
Warning (332049): Ignored set_false_path at top.sdc(41): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 41
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 41
Warning (332174): Ignored filter at top.sdc(42): hps_trace_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 42
Warning (332049): Ignored set_false_path at top.sdc(42): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 42
Warning (332174): Ignored filter at top.sdc(43): hps_trace_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 43
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 43
Warning (332174): Ignored filter at top.sdc(44): hps_trace_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 44
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 44
Warning (332174): Ignored filter at top.sdc(45): hps_trace_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 45
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 45
Warning (332174): Ignored filter at top.sdc(46): hps_trace_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 46
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 46
Warning (332174): Ignored filter at top.sdc(47): hps_trace_D4 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 47
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 47
Warning (332174): Ignored filter at top.sdc(48): hps_trace_D5 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 48
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 48
Warning (332174): Ignored filter at top.sdc(49): hps_trace_D6 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 49
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 49
Warning (332174): Ignored filter at top.sdc(50): hps_trace_D7 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 50
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 50
Warning (332174): Ignored filter at top.sdc(52): hps_emac1_MDIO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 52
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 52
Warning (332174): Ignored filter at top.sdc(53): hps_qspi_IO0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 53
Warning (332049): Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 53
Warning (332174): Ignored filter at top.sdc(54): hps_qspi_IO1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 54
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 54
Warning (332174): Ignored filter at top.sdc(55): hps_qspi_IO2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 55
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 55
Warning (332174): Ignored filter at top.sdc(56): hps_qspi_IO3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 56
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 56
Warning (332174): Ignored filter at top.sdc(57): hps_sdio_CMD could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 57
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 57
Warning (332174): Ignored filter at top.sdc(58): hps_sdio_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 58
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 58
Warning (332174): Ignored filter at top.sdc(59): hps_sdio_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 59
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 59
Warning (332174): Ignored filter at top.sdc(60): hps_sdio_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 60
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 60
Warning (332174): Ignored filter at top.sdc(61): hps_sdio_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 61
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 61
Warning (332174): Ignored filter at top.sdc(62): hps_usb1_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 62
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 62
Warning (332174): Ignored filter at top.sdc(63): hps_usb1_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 63
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 63
Warning (332174): Ignored filter at top.sdc(64): hps_usb1_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 64
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 64
Warning (332174): Ignored filter at top.sdc(65): hps_usb1_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 65
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 65
Warning (332174): Ignored filter at top.sdc(66): hps_usb1_D4 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 66
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 66
Warning (332174): Ignored filter at top.sdc(67): hps_usb1_D5 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 67
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 67
Warning (332174): Ignored filter at top.sdc(68): hps_usb1_D6 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 68
Warning (332049): Ignored set_false_path at top.sdc(68): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 68
Warning (332174): Ignored filter at top.sdc(69): hps_usb1_D7 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 69
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 69
Warning (332174): Ignored filter at top.sdc(70): hps_i2c0_SDA could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 70
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 70
Warning (332174): Ignored filter at top.sdc(71): hps_i2c0_SCL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 71
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 71
Warning (332174): Ignored filter at top.sdc(72): hps_gpio_GPIO09 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 72
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 72
Warning (332174): Ignored filter at top.sdc(73): hps_gpio_GPIO35 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 73
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 73
Warning (332174): Ignored filter at top.sdc(74): hps_gpio_GPIO41 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 74
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 74
Warning (332174): Ignored filter at top.sdc(75): hps_gpio_GPIO42 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 75
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 75
Warning (332174): Ignored filter at top.sdc(76): hps_gpio_GPIO43 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 76
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 76
Warning (332174): Ignored filter at top.sdc(77): hps_gpio_GPIO44 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(79): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 79
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 79
Warning (332049): Ignored set_false_path at top.sdc(80): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 80
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 80
Warning (332049): Ignored set_false_path at top.sdc(81): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 81
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 81
Warning (332049): Ignored set_false_path at top.sdc(82): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 82
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 82
Warning (332049): Ignored set_false_path at top.sdc(83): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 83
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 83
Warning (332049): Ignored set_false_path at top.sdc(84): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 84
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 84
Warning (332049): Ignored set_false_path at top.sdc(85): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 85
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 85
Warning (332049): Ignored set_false_path at top.sdc(86): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 86
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 86
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 87
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 87
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 88
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 88
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 89
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 89
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 90
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 90
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 91
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 91
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 92
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 93
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 94
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(95): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 95
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 95
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 96
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 97
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 98
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 99
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 100
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 101
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 102
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 103
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 104
Warning (332174): Ignored filter at top.sdc(106): hps_usb1_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 106
Warning (332049): Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 106
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 106
Warning (332174): Ignored filter at top.sdc(107): hps_usb1_DIR could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 107
Warning (332049): Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 107
Warning (332174): Ignored filter at top.sdc(108): hps_usb1_NXT could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 108
Warning (332049): Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 108
Warning (332174): Ignored filter at top.sdc(109): hps_spim0_MISO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 109
Warning (332049): Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 109
Warning (332174): Ignored filter at top.sdc(110): hps_uart0_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 110
Warning (332049): Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 110
Warning (332174): Ignored filter at top.sdc(111): hps_can0_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 111
Warning (332049): Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 111
Warning (332174): Ignored filter at top.sdc(121): led[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 121
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {led[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 121
Warning (332174): Ignored filter at top.sdc(122): led[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 122
Warning (332049): Ignored set_false_path at top.sdc(122): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 122
    Info (332050): set_false_path -from [get_ports {led[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 122
Warning (332174): Ignored filter at top.sdc(123): led[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 123
Warning (332049): Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {led[2]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 123
Warning (332174): Ignored filter at top.sdc(124): led[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {led[3]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(140): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 140
    Info (332050): set_false_path -from * -to [get_ports {led[0]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 140
Warning (332049): Ignored set_false_path at top.sdc(141): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 141
    Info (332050): set_false_path -from * -to [get_ports {led[1]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 141
Warning (332049): Ignored set_false_path at top.sdc(142): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 142
    Info (332050): set_false_path -from * -to [get_ports {led[2]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 142
Warning (332049): Ignored set_false_path at top.sdc(143): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 143
    Info (332050): set_false_path -from * -to [get_ports {led[3]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 143
Warning (332174): Ignored filter at top.sdc(158): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 158
Warning (332049): Ignored set_false_path at top.sdc(158): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 158
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 158
Warning (332174): Ignored filter at top.sdc(159): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 159
Warning (332049): Ignored set_false_path at top.sdc(159): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 159
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 159
Warning (332174): Ignored filter at top.sdc(163): system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 163
Warning (332049): Ignored set_min_delay at top.sdc(163): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 163
    Info (332050): set_min_delay -from system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 0.5 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 163
Warning (332049): Ignored set_min_delay at top.sdc(164): Argument <to> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 164
    Info (332050): set_min_delay -to system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 1.0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.sdc Line: 164
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'top_clean.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[0] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  fpga_clk_50
    Info (332111):  300.000      i2c_scl
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    7.140 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.570 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    1.785 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.500 the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 960 registers into blocks of type EC
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "memory_mem_dm[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs_n[4]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:30
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:24
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:51
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:01:13
Info (11888): Total time spent on timing analysis during the Fitter is 41.25 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:34
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.v Line: 57
Info (144001): Generated suppressed messages file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 3373 megabytes
    Info: Processing ended: Sun Nov 22 13:51:25 2015
    Info: Elapsed time: 00:04:10
    Info: Total CPU time (on all processors): 00:08:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin/vector_add/top.fit.smsg.


