// Seed: 1306255816
module module_0;
  assign id_1 = ~1;
  assign module_2.id_18 = 0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri0 id_2 = 1;
  assign {id_2, 1} = id_2;
  module_0 modCall_1 ();
  assign id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    input tri id_0,
    output tri0 id_1,
    input wand id_2,
    output wire id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input wire id_12,
    output wand id_13,
    output wire id_14,
    output tri0 id_15,
    output tri0 id_16,
    input supply0 id_17,
    input wire id_18
);
  uwire id_20 = 1;
  module_0 modCall_1 ();
  wire id_21;
endmodule
