// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xencrypt.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XEncrypt_CfgInitialize(XEncrypt *InstancePtr, XEncrypt_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Periph_bus_BaseAddress = ConfigPtr->Periph_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XEncrypt_Start(XEncrypt *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL) & 0x80;
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XEncrypt_IsDone(XEncrypt *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XEncrypt_IsIdle(XEncrypt *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XEncrypt_IsReady(XEncrypt *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XEncrypt_EnableAutoRestart(XEncrypt *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL, 0x80);
}

void XEncrypt_DisableAutoRestart(XEncrypt *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL, 0);
}

void XEncrypt_Set_key_V(XEncrypt *InstancePtr, XEncrypt_Key_v Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 0, Data.word_0);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 4, Data.word_1);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 8, Data.word_2);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 12, Data.word_3);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 16, Data.word_4);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 20, Data.word_5);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 24, Data.word_6);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 28, Data.word_7);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 32, Data.word_8);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 36, Data.word_9);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 40, Data.word_10);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 44, Data.word_11);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 48, Data.word_12);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 52, Data.word_13);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 56, Data.word_14);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 60, Data.word_15);
}

XEncrypt_Key_v XEncrypt_Get_key_V(XEncrypt *InstancePtr) {
    XEncrypt_Key_v Data;

    Data.word_0 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 0);
    Data.word_1 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 4);
    Data.word_2 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 8);
    Data.word_3 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 12);
    Data.word_4 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 16);
    Data.word_5 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 20);
    Data.word_6 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 24);
    Data.word_7 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 28);
    Data.word_8 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 32);
    Data.word_9 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 36);
    Data.word_10 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 40);
    Data.word_11 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 44);
    Data.word_12 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 48);
    Data.word_13 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 52);
    Data.word_14 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 56);
    Data.word_15 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA + 60);
    return Data;
}

XEncrypt_Output_v XEncrypt_Get_output_V(XEncrypt *InstancePtr) {
    XEncrypt_Output_v Data;

    Data.word_0 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 0);
    Data.word_1 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 4);
    Data.word_2 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 8);
    Data.word_3 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 12);
    Data.word_4 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 16);
    Data.word_5 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 20);
    Data.word_6 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 24);
    Data.word_7 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 28);
    Data.word_8 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 32);
    Data.word_9 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 36);
    Data.word_10 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 40);
    Data.word_11 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 44);
    Data.word_12 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 48);
    Data.word_13 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 52);
    Data.word_14 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 56);
    Data.word_15 = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA + 60);
    return Data;
}

u32 XEncrypt_Get_output_V_vld(XEncrypt *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_CTRL);
    return Data & 0x1;
}

void XEncrypt_InterruptGlobalEnable(XEncrypt *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_GIE, 1);
}

void XEncrypt_InterruptGlobalDisable(XEncrypt *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_GIE, 0);
}

void XEncrypt_InterruptEnable(XEncrypt *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_IER);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_IER, Register | Mask);
}

void XEncrypt_InterruptDisable(XEncrypt *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_IER);
    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_IER, Register & (~Mask));
}

void XEncrypt_InterruptClear(XEncrypt *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEncrypt_WriteReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_ISR, Mask);
}

u32 XEncrypt_InterruptGetEnabled(XEncrypt *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_IER);
}

u32 XEncrypt_InterruptGetStatus(XEncrypt *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XEncrypt_ReadReg(InstancePtr->Periph_bus_BaseAddress, XENCRYPT_PERIPH_BUS_ADDR_ISR);
}

