###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:51:42 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.096 ns) Recovery Check with Pin ro_reg[3][5][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.745
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.650  
  ro_reg[3][5][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.096 ns) Recovery Check with Pin ro_reg[3][5][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.745
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.650  
  ro_reg[3][5][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.096 ns) Recovery Check with Pin ro_reg[3][6][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.130
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.265    1.650  
  ro_reg[3][6][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.096 ns) Recovery Check with Pin ro_reg[3][6][15]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][15]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.130
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.265    1.650  
  ro_reg[3][6][15]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.096 ns) Recovery Check with Pin ro_reg[3][6][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.650  
  ro_reg[3][6][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][6][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][6][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][2]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][2]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][2]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.098 ns) Recovery Check with Pin ro_reg[3][5][15]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][15]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][5][15]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.098 ns) Recovery Check with Pin ro_reg[3][5][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][5][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.098 ns) Recovery Check with Pin ro_reg[3][5][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.648  
  ro_reg[3][5][9]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.098 ns) Recovery Check with Pin ro_reg[3][6][0]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][0]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.131
        Uncertainty:-    0.125
      Required Time:=    1.748
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][0]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.098 ns) Recovery Check with Pin ro_reg[3][6][1]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][1]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.131
        Uncertainty:-    0.125
      Required Time:=    1.748
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][1]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.098 ns) Recovery Check with Pin ro_reg[3][6][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.262    1.647  
  ro_reg[3][6][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.099 ns) Recovery Check with Pin ro_reg[3][6][6]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][6]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.744
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.033
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.261    1.646  
  ro_reg[3][6][6]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.646  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.099 ns) Recovery Check with Pin ro_reg[3][5][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.648  
  ro_reg[3][5][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.099 ns) Recovery Check with Pin ro_reg[3][5][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.648  
  ro_reg[3][5][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.099 ns) Recovery Check with Pin ro_reg[3][5][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.262    1.648  
  ro_reg[3][5][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.099 ns) Recovery Check with Pin ro_reg[3][6][7]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][7]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.745
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.033
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.261    1.646  
  ro_reg[3][6][7]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.646  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.101 ns) Recovery Check with Pin ro_reg[3][6][4]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][4]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.744
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.031
              Slack:=    0.101

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.258    1.644  
  ro_reg[3][6][4]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.644  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.102 ns) Recovery Check with Pin ro_reg[3][6][5]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][5]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.744
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.029
              Slack:=    0.102

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.257    1.643  
  ro_reg[3][6][5]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.643  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.106 ns) Recovery Check with Pin ro_reg[3][6][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.128
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.106

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.256    1.641  
  ro_reg[3][6][9]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.107 ns) Recovery Check with Pin ro_reg[3][6][3]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][3]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.128
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.026
              Slack:=    0.107

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.254    1.640  
  ro_reg[3][6][3]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.640  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.108 ns) Recovery Check with Pin retime_s1_128_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_128_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.152 (P)    0.000 (I)
            Arrival:=    1.997        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.725
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.004
              Slack:=    0.108

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.261    1.617  
  retime_s1_128_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.114 ns) Recovery Check with Pin retime_s2_172_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_172_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s2_172_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.114 ns) Recovery Check with Pin retime_s1_80_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_80_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.999
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.612  
  retime_s1_80_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.114 ns) Recovery Check with Pin retime_s3_328_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_328_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s3_328_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.114 ns) Recovery Check with Pin retime_s3_340_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_340_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s3_340_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.115 ns) Recovery Check with Pin retime_s1_76_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_76_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.115

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s1_76_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.115 ns) Recovery Check with Pin retime_s1_43_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_43_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.999
              Slack:=    0.115

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.256    1.612  
  retime_s1_43_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.115 ns) Recovery Check with Pin retime_s1_97_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_97_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.999
              Slack:=    0.115

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.256    1.612  
  retime_s1_97_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.117 ns) Recovery Check with Pin retime_s3_354_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_354_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.152
        Uncertainty:-    0.125
      Required Time:=    1.723
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.993
              Slack:=    0.117

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.250    1.606  
  retime_s3_354_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.376   0.000    1.606  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.118 ns) Recovery Check with Pin retime_s1_78_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_78_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.113

           Recovery:-    0.150
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.996
              Slack:=    0.118

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.253    1.609  
  retime_s1_78_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.609  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.119 ns) Recovery Check with Pin retime_s4_183_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s4_183_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.113

           Recovery:-    0.150
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.995
              Slack:=    0.119

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.252    1.608  
  retime_s4_183_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.608  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][6]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][6]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.650  
  ro_reg[3][7][6]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][3]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][3]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][3]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][4]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][4]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][4]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][5]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][5]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][5]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][1]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][1]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][1]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][2]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][2]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][2]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][7]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][7]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.038
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  ro_reg[3][7][7]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.038
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  ro_reg[3][7][9]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.038
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  ro_reg[3][7][8]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.138 ns) Recovery Check with Pin retime_s9_23_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_23_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.138

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  retime_s9_23_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.139 ns) Recovery Check with Pin ro_reg[3][7][0]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][0]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.262    1.648  
  ro_reg[3][7][0]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.139 ns) Recovery Check with Pin retime_s8_24_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_24_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_24_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.139 ns) Recovery Check with Pin retime_s8_31_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_31_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.785
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_31_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.139 ns) Recovery Check with Pin retime_s7_33_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s7_33_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  retime_s7_33_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.139 ns) Recovery Check with Pin retime_s8_38_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_38_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_38_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.139 ns) Recovery Check with Pin retime_s8_32_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_32_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.786
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_32_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.140 ns) Recovery Check with Pin retime_s8_33_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_33_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.786
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.140

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_33_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.140 ns) Recovery Check with Pin retime_s8_34_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_34_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.786
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.140

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_34_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 54: MET (0.141 ns) Recovery Check with Pin retime_s8_25_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_25_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_25_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.141 ns) Recovery Check with Pin retime_s8_28_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_28_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.263    1.649  
  retime_s8_28_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 56: MET (0.141 ns) Recovery Check with Pin retime_s8_29_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_29_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.263    1.649  
  retime_s8_29_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.141 ns) Recovery Check with Pin retime_s8_26_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_26_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_26_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 58: MET (0.141 ns) Recovery Check with Pin retime_s8_23_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_23_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_23_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 59: MET (0.141 ns) Recovery Check with Pin retime_s8_27_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_27_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_27_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.142 ns) Recovery Check with Pin retime_s8_30_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_30_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.142

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.263    1.648  
  retime_s8_30_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.142 ns) Recovery Check with Pin retime_s7_34_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s7_34_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.142

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.263    1.648  
  retime_s7_34_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.146 ns) Recovery Check with Pin retime_s9_20_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_20_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.256    1.641  
  retime_s9_20_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.146 ns) Recovery Check with Pin retime_s9_22_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_22_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.256    1.641  
  retime_s9_22_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 64: MET (0.146 ns) Recovery Check with Pin retime_s9_21_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_21_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.256    1.641  
  retime_s9_21_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.146 ns) Recovery Check with Pin retime_s9_28_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_28_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.256    1.641  
  retime_s9_28_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.147 ns) Recovery Check with Pin retime_s9_27_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_27_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.147

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.256    1.641  
  retime_s9_27_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.148 ns) Recovery Check with Pin retime_s9_30_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_30_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.026
              Slack:=    0.148

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.254    1.639  
  retime_s9_30_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.639  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.149 ns) Recovery Check with Pin retime_s9_45_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_45_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.087
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.025
              Slack:=    0.149

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.253    1.638  
  retime_s9_45_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.638  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.154 ns) Recovery Check with Pin retime_s1_74_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_74_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.152 (P)    0.000 (I)
            Arrival:=    1.997        0.113

           Recovery:-    0.102
        Uncertainty:-    0.125
      Required Time:=    1.770
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.154

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_74_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 70: MET (0.154 ns) Recovery Check with Pin retime_s1_158_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_158_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.152 (P)    0.000 (I)
            Arrival:=    1.997        0.113

           Recovery:-    0.102
        Uncertainty:-    0.125
      Required Time:=    1.770
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.154

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_158_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 71: MET (0.154 ns) Recovery Check with Pin retime_s1_130_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_130_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.150 (P)    0.000 (I)
            Arrival:=    1.994        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.769
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.154

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s1_130_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.155 ns) Recovery Check with Pin retime_s1_39_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_39_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.772
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.004
              Slack:=    0.155

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.261    1.617  
  retime_s1_39_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.155 ns) Recovery Check with Pin retime_s1_75_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_75_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.772
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.004
              Slack:=    0.155

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.261    1.617  
  retime_s1_75_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.155 ns) Recovery Check with Pin retime_s1_108_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_108_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.772
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.004
              Slack:=    0.155

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.261    1.617  
  retime_s1_108_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.156 ns) Recovery Check with Pin retime_s1_44_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_44_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.772
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.004
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.261    1.617  
  retime_s1_44_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.156 ns) Recovery Check with Pin retime_s2_142_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_142_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.261    1.617  
  retime_s2_142_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.156 ns) Recovery Check with Pin retime_s1_142_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_142_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.261    1.617  
  retime_s1_142_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 78: MET (0.156 ns) Recovery Check with Pin retime_s1_188_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_188_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_188_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 79: MET (0.156 ns) Recovery Check with Pin retime_s1_109_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_109_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_109_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.156 ns) Recovery Check with Pin retime_s1_155_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_155_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_155_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.156 ns) Recovery Check with Pin retime_s1_38_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_38_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_38_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.156 ns) Recovery Check with Pin retime_s1_57_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_57_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_57_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.156 ns) Recovery Check with Pin retime_s1_77_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_77_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.156

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_77_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.157 ns) Recovery Check with Pin retime_s1_134_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_134_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.157

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_134_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.157 ns) Recovery Check with Pin retime_s1_145_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_145_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.157

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_145_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.157 ns) Recovery Check with Pin ro_reg[2][2][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][2][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.168
        Uncertainty:-    0.125
      Required Time:=    1.711
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.941
              Slack:=    0.157

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.345    1.179  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.521   0.098    1.277  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.146   0.277    1.554  
  ro_reg[2][2][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.418   0.000    1.554  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.157 ns) Recovery Check with Pin retime_s1_63_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_63_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.157

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.260    1.616  
  retime_s1_63_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.616  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.158 ns) Recovery Check with Pin retime_s2_151_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_151_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.165
        Uncertainty:-    0.125
      Required Time:=    1.712
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.941
              Slack:=    0.158

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.345    1.179  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.521   0.098    1.277  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.146   0.277    1.554  
  retime_s2_151_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.418   0.000    1.554  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 89: MET (0.159 ns) Recovery Check with Pin retime_s1_61_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_61_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s1_61_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.159 ns) Recovery Check with Pin retime_s1_103_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_103_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s1_103_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 91: MET (0.159 ns) Recovery Check with Pin retime_s1_181_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_181_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s1_181_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.159 ns) Recovery Check with Pin retime_s3_348_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_348_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s3_348_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 93: MET (0.159 ns) Recovery Check with Pin retime_s1_105_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_105_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s1_105_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.159 ns) Recovery Check with Pin retime_s2_154_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_154_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s2_154_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.159 ns) Recovery Check with Pin retime_s2_122_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_122_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s2_122_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.159 ns) Recovery Check with Pin retime_s2_141_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_141_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.001
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s2_141_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.159 ns) Recovery Check with Pin retime_s3_322_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_322_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.165
        Uncertainty:-    0.125
      Required Time:=    1.713
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.941
              Slack:=    0.159

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.345    1.179  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.521   0.098    1.277  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.146   0.277    1.554  
  retime_s3_322_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.418   0.000    1.554  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.159 ns) Recovery Check with Pin ro_reg[2][1][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.165
        Uncertainty:-    0.125
      Required Time:=    1.713
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.940
              Slack:=    0.159

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.345    1.179  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.521   0.098    1.277  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.146   0.276    1.554  
  ro_reg[2][1][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.418   0.000    1.554  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.159 ns) Recovery Check with Pin retime_s1_120_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_120_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.258    1.614  
  retime_s1_120_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.614  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 100: MET (0.159 ns) Recovery Check with Pin retime_s2_153_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_153_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.772
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.159

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.187   0.257    1.613  
  retime_s2_153_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------

