 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : huffman
Version: O-2018.06
Date   : Sat Mar  4 12:13:41 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cnt0_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  huffman            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  counter1_reg[1]/CK (DFFRX2)              0.00       0.50 r
  counter1_reg[1]/Q (DFFRX2)               0.59       1.09 f
  U1670/Y (CLKBUFX3)                       0.85       1.94 f
  U1671/Y (NAND2X1)                        0.81       2.74 r
  U1657/Y (NOR2X1)                         0.51       3.25 f
  U1812/Y (CLKINVX1)                       0.44       3.69 r
  U2585/Y (NAND2X1)                        0.19       3.88 f
  U2584/Y (CLKBUFX3)                       0.68       4.56 f
  U1658/Y (CLKINVX1)                       0.60       5.17 r
  U1965/Y (NOR2X1)                         0.19       5.36 f
  U1964/Y (CLKBUFX3)                       0.66       6.01 f
  U2183/Y (AOI222XL)                       0.78       6.80 r
  U2181/Y (OAI211X1)                       0.29       7.08 f
  U1927/Y (CLKINVX1)                       0.53       7.62 r
  U3260/Y (OAI2BB2XL)                      0.28       7.90 f
  U3261/Y (OAI21XL)                        0.33       8.23 r
  U3264/Y (AOI2BB2X1)                      0.25       8.48 f
  U3265/Y (OAI221XL)                       0.32       8.80 r
  U3266/Y (OAI211X1)                       0.27       9.07 f
  U3267/Y (AO22X1)                         0.46       9.52 f
  U3268/Y (OAI21XL)                        0.32       9.84 r
  U1921/Y (NAND3X2)                        0.52      10.36 f
  U2186/Y (OAI31XL)                        0.62      10.98 r
  U2185/Y (CLKBUFX3)                       0.62      11.60 r
  U1963/Y (CLKINVX1)                       0.34      11.94 f
  U1811/Y (NOR2X1)                         0.44      12.38 r
  U1975/Y (NAND2X1)                        0.20      12.58 f
  U1974/Y (CLKBUFX3)                       0.64      13.22 f
  U2547/Y (AOI2BB2X1)                      0.48      13.70 f
  U2546/Y (OAI221XL)                       0.31      14.01 r
  cnt0_reg[5][1]/D (DFFRX1)                0.00      14.01 r
  data arrival time                                  14.01

  clock clk (rise edge)                   50.00      50.00
  clock network delay (ideal)              0.50      50.50
  clock uncertainty                       -0.10      50.40
  cnt0_reg[5][1]/CK (DFFRX1)               0.00      50.40 r
  library setup time                      -0.30      50.10
  data required time                                 50.10
  -----------------------------------------------------------
  data required time                                 50.10
  data arrival time                                 -14.01
  -----------------------------------------------------------
  slack (MET)                                        36.09


1
