;redcode
;assert 1
	SPL 0, <-52
	MOV -1, <-26
	SUB 221, 1
	ADD 421, 1
	ADD 3, @540
	MOV -11, <-20
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SUB @1, @2
	SUB 401, -1
	ADD 211, 60
	SPL 100, 13
	SUB @121, 103
	SUB @129, 106
	SUB 221, 1
	SUB -13, 2
	SPL <129, 106
	SLT 1, <0
	SLT 121, 600
	SLT 121, 600
	MOV -1, <-56
	MOV -1, <-56
	SLT 161, 600
	SUB 10, 9
	JMN -117, 20
	SPL 31, 400
	SPL 31, 400
	SLT #270, 0
	ADD #130, 9
	ADD #130, 9
	MOV @121, 106
	ADD #130, 9
	SLT 1, <0
	SUB -7, <-115
	SUB -7, <-115
	SLT #270, 0
	JMN -7, @-115
	MOV -1, <-56
	JMP @-127, 100
	JMP @-127, 100
	JMP @-127, 100
	ADD #130, 9
	JMN -117, 20
	MOV -1, <-56
	SPL 0, <-52
	SUB 1, 0
	MOV -1, <-26
