Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 16 17:44:51 2020
| Host         : Monotonous running 64-bit major release  (build 9200)
| Command      : report_methodology -file shiftreg_4bit_methodology_drc_routed.rpt -pb shiftreg_4bit_methodology_drc_routed.pb -rpx shiftreg_4bit_methodology_drc_routed.rpx
| Design       : shiftreg_4bit
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                   | 11         |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 7          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on din[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on din[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on din[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on din[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on left relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on load relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dout[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dout[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dout[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dout[3] relative to clock(s) clock
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on din[0] overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 97)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on din[1] overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 97)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on din[2] overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 97)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on din[3] overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 97)
Related violations: <none>

XDCC-5#5 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on left overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 94)
Related violations: <none>

XDCC-5#6 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on load overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 91)
Related violations: <none>

XDCC-5#7 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on reset overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 397)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 88)
Related violations: <none>


