Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 12 16:08:14 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   235 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             224 |           73 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |             164 |           58 |
| Yes          | No                    | No                     |             437 |          109 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |             738 |          199 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                                                                   Enable Signal                                                                                                                   |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                              | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                           |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                            | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                   | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                    | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                        |                3 |              6 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0                                                                                                                       | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                           | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |         2.25 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             11 |         2.75 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                      |                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                           | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             13 |         2.60 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                        | system_i/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axis_bram_writer_0/inst/bram_porta_we                                                                                                                                                                                                    | system_i/axis_bram_writer_0/inst/bram_porta_rst                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                    | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |                5 |             16 |         3.20 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                              |                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                7 |             20 |         2.86 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                     |                                                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             21 |         3.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             21 |         2.63 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |         3.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                           | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             26 |         6.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                                                                                                                                                                     |               10 |             28 |         2.80 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                   | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               11 |             32 |         2.91 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               10 |             33 |         3.30 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                                                                                                                                             |               10 |             39 |         3.90 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                            |                                                                                                                                                                                                                                                                             |               11 |             39 |         3.55 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                          |                                                                                                                                                                                                                                                                             |               15 |             40 |         2.67 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             42 |         3.50 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                             |                6 |             43 |         7.17 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             45 |         5.63 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                             |                7 |             45 |         6.43 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                           | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                8 |             46 |         5.75 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                9 |             59 |         6.56 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               14 |             60 |         4.29 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               17 |             62 |         3.65 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               74 |            225 |         3.04 |
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


