
ZephC_LTE_Gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a63c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  0800a7dc  0800a7dc  0001a7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa14  0800aa14  00020160  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa14  0800aa14  0001aa14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa1c  0800aa1c  00020160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa1c  0800aa1c  0001aa1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa20  0800aa20  0001aa20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  0800aa24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002264  20000160  0800ab84  00020160  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200023c4  0800ab84  000223c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018c4e  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000390c  00000000  00000000  00038dde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  0003c6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  0003db20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a16f  00000000  00000000  0003edd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019503  00000000  00000000  00058f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000927c3  00000000  00000000  0007244a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00104c0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057d0  00000000  00000000  00104c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a7c4 	.word	0x0800a7c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0800a7c4 	.word	0x0800a7c4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800059e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db0b      	blt.n	80005be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	f003 021f 	and.w	r2, r3, #31
 80005ac:	4907      	ldr	r1, [pc, #28]	; (80005cc <__NVIC_EnableIRQ+0x38>)
 80005ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b2:	095b      	lsrs	r3, r3, #5
 80005b4:	2001      	movs	r0, #1
 80005b6:	fa00 f202 	lsl.w	r2, r0, r2
 80005ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	e000e100 	.word	0xe000e100

080005d0 <initEXIT>:
#include "stm32f4xx.h"
#include "stm32f4xx_it.h"

unsigned char intterruptEvent_Flag = 0;

void initEXIT(void) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
	RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOBEN;		// Enable GPIO Clock
 80005d4:	4b1d      	ldr	r3, [pc, #116]	; (800064c <initEXIT+0x7c>)
 80005d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d8:	4a1c      	ldr	r2, [pc, #112]	; (800064c <initEXIT+0x7c>)
 80005da:	f043 0302 	orr.w	r3, r3, #2
 80005de:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOB -> MODER &= ~3U << 6;					// GPIO B3 set 00 - INPUT
 80005e0:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <initEXIT+0x80>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a1a      	ldr	r2, [pc, #104]	; (8000650 <initEXIT+0x80>)
 80005e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80005ea:	6013      	str	r3, [r2, #0]
	GPIOB -> PUPDR &= ~3U << 6;					// No pull-up|pull-down
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <initEXIT+0x80>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	4a17      	ldr	r2, [pc, #92]	; (8000650 <initEXIT+0x80>)
 80005f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80005f6:	60d3      	str	r3, [r2, #12]

	NVIC_EnableIRQ(EXTI3_IRQn);					// Enable interrupt
 80005f8:	2009      	movs	r0, #9
 80005fa:	f7ff ffcb 	bl	8000594 <__NVIC_EnableIRQ>

	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80005fe:	4b13      	ldr	r3, [pc, #76]	; (800064c <initEXIT+0x7c>)
 8000600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000602:	4a12      	ldr	r2, [pc, #72]	; (800064c <initEXIT+0x7c>)
 8000604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000608:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG -> EXTICR[0] &= SYSCFG_EXTICR1_EXTI3;
 800060a:	4b12      	ldr	r3, [pc, #72]	; (8000654 <initEXIT+0x84>)
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	4a11      	ldr	r2, [pc, #68]	; (8000654 <initEXIT+0x84>)
 8000610:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8000614:	6093      	str	r3, [r2, #8]
	SYSCFG -> EXTICR[0] |= SYSCFG_EXTICR1_EXTI3_PB;
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <initEXIT+0x84>)
 8000618:	689b      	ldr	r3, [r3, #8]
 800061a:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <initEXIT+0x84>)
 800061c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000620:	6093      	str	r3, [r2, #8]

	EXTI -> RTSR &= ~EXTI_RTSR_TR3;				// Disable rising trigger
 8000622:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <initEXIT+0x88>)
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	4a0c      	ldr	r2, [pc, #48]	; (8000658 <initEXIT+0x88>)
 8000628:	f023 0308 	bic.w	r3, r3, #8
 800062c:	6093      	str	r3, [r2, #8]
	EXTI -> RTSR |= EXTI_FTSR_TR3;				// Enable falling trigger
 800062e:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <initEXIT+0x88>)
 8000630:	689b      	ldr	r3, [r3, #8]
 8000632:	4a09      	ldr	r2, [pc, #36]	; (8000658 <initEXIT+0x88>)
 8000634:	f043 0308 	orr.w	r3, r3, #8
 8000638:	6093      	str	r3, [r2, #8]

	EXTI -> IMR |= EXTI_IMR_IM3;				// Interrupt Mask 1 = not mask
 800063a:	4b07      	ldr	r3, [pc, #28]	; (8000658 <initEXIT+0x88>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a06      	ldr	r2, [pc, #24]	; (8000658 <initEXIT+0x88>)
 8000640:	f043 0308 	orr.w	r3, r3, #8
 8000644:	6013      	str	r3, [r2, #0]
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40023800 	.word	0x40023800
 8000650:	40020400 	.word	0x40020400
 8000654:	40013800 	.word	0x40013800
 8000658:	40013c00 	.word	0x40013c00

0800065c <EXTI3_IRQHandler>:


void EXTI3_IRQHandler(void) {
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
	if((EXTI -> PR & EXTI_PR_PR3) != 0) {
 8000660:	4b09      	ldr	r3, [pc, #36]	; (8000688 <EXTI3_IRQHandler+0x2c>)
 8000662:	695b      	ldr	r3, [r3, #20]
 8000664:	f003 0308 	and.w	r3, r3, #8
 8000668:	2b00      	cmp	r3, #0
 800066a:	d008      	beq.n	800067e <EXTI3_IRQHandler+0x22>
		intterruptEvent_Flag = 1;
 800066c:	4b07      	ldr	r3, [pc, #28]	; (800068c <EXTI3_IRQHandler+0x30>)
 800066e:	2201      	movs	r2, #1
 8000670:	701a      	strb	r2, [r3, #0]
		EXTI -> PR |= EXTI_PR_PR3;
 8000672:	4b05      	ldr	r3, [pc, #20]	; (8000688 <EXTI3_IRQHandler+0x2c>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	4a04      	ldr	r2, [pc, #16]	; (8000688 <EXTI3_IRQHandler+0x2c>)
 8000678:	f043 0308 	orr.w	r3, r3, #8
 800067c:	6153      	str	r3, [r2, #20]
	}
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	40013c00 	.word	0x40013c00
 800068c:	2000017c 	.word	0x2000017c

08000690 <clearText_Temp>:





void clearText_Temp(void) {
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
	memset(TextTemp, 0x00, sizeof(TextTemp));
 8000694:	227d      	movs	r2, #125	; 0x7d
 8000696:	2100      	movs	r1, #0
 8000698:	4802      	ldr	r0, [pc, #8]	; (80006a4 <clearText_Temp+0x14>)
 800069a:	f009 fc2b 	bl	8009ef4 <memset>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000180 	.word	0x20000180

080006a8 <clearLTE_Temp>:

void clearLTE_Temp(void) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
	memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 80006ac:	22ff      	movs	r2, #255	; 0xff
 80006ae:	2100      	movs	r1, #0
 80006b0:	4802      	ldr	r0, [pc, #8]	; (80006bc <clearLTE_Temp+0x14>)
 80006b2:	f009 fc1f 	bl	8009ef4 <memset>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000500 	.word	0x20000500

080006c0 <initLTE>:





void initLTE(void) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
	SerialDebug("[MCU] -> start initialize LTE module\r\n");
 80006c6:	485d      	ldr	r0, [pc, #372]	; (800083c <initLTE+0x17c>)
 80006c8:	f000 f990 	bl	80009ec <SerialDebug>

	for(unsigned char countSeq = 0; countSeq < 8; countSeq++) {
 80006cc:	2300      	movs	r3, #0
 80006ce:	71fb      	strb	r3, [r7, #7]
 80006d0:	e0ab      	b.n	800082a <initLTE+0x16a>

		switch(countSeq) {
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	2b07      	cmp	r3, #7
 80006d6:	d83b      	bhi.n	8000750 <initLTE+0x90>
 80006d8:	a201      	add	r2, pc, #4	; (adr r2, 80006e0 <initLTE+0x20>)
 80006da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006de:	bf00      	nop
 80006e0:	08000701 	.word	0x08000701
 80006e4:	0800070b 	.word	0x0800070b
 80006e8:	08000715 	.word	0x08000715
 80006ec:	0800071f 	.word	0x0800071f
 80006f0:	08000729 	.word	0x08000729
 80006f4:	08000733 	.word	0x08000733
 80006f8:	0800073d 	.word	0x0800073d
 80006fc:	08000747 	.word	0x08000747
			case 0 :	// Turn off echo
				sprintf(TextTemp, "ATE0\r\n");
 8000700:	494f      	ldr	r1, [pc, #316]	; (8000840 <initLTE+0x180>)
 8000702:	4850      	ldr	r0, [pc, #320]	; (8000844 <initLTE+0x184>)
 8000704:	f009 fbfe 	bl	8009f04 <siprintf>
				break;
 8000708:	e022      	b.n	8000750 <initLTE+0x90>

			case 1 :	// Low -> High on DTR: Change to command mode while remaining the connected call
				sprintf(TextTemp, "AT&D1\r\n");
 800070a:	494f      	ldr	r1, [pc, #316]	; (8000848 <initLTE+0x188>)
 800070c:	484d      	ldr	r0, [pc, #308]	; (8000844 <initLTE+0x184>)
 800070e:	f009 fbf9 	bl	8009f04 <siprintf>
				break;
 8000712:	e01d      	b.n	8000750 <initLTE+0x90>

			case 2 :	// Set frequency band
				sprintf(TextTemp, "AT+QCFG=\"Band\",511,1\r\n");
 8000714:	494d      	ldr	r1, [pc, #308]	; (800084c <initLTE+0x18c>)
 8000716:	484b      	ldr	r0, [pc, #300]	; (8000844 <initLTE+0x184>)
 8000718:	f009 fbf4 	bl	8009f04 <siprintf>
				break;
 800071c:	e018      	b.n	8000750 <initLTE+0x90>

			case 3 :	// Disable GNSS
				sprintf(TextTemp, "AT+QGPSEND\r\n");
 800071e:	494c      	ldr	r1, [pc, #304]	; (8000850 <initLTE+0x190>)
 8000720:	4848      	ldr	r0, [pc, #288]	; (8000844 <initLTE+0x184>)
 8000722:	f009 fbef 	bl	8009f04 <siprintf>
				break;
 8000726:	e013      	b.n	8000750 <initLTE+0x90>

			case 4 :	// Output via debug UART port
				sprintf(TextTemp, "AT+QGPSCFG=\"outport\",\"uartdebug\"\r\n");
 8000728:	494a      	ldr	r1, [pc, #296]	; (8000854 <initLTE+0x194>)
 800072a:	4846      	ldr	r0, [pc, #280]	; (8000844 <initLTE+0x184>)
 800072c:	f009 fbea 	bl	8009f04 <siprintf>
				break;
 8000730:	e00e      	b.n	8000750 <initLTE+0x90>

			case 5 :	// Enable NMEA
				sprintf(TextTemp, "AT+QGPSCFG=\"nmeasrc\",1\r\n");
 8000732:	4949      	ldr	r1, [pc, #292]	; (8000858 <initLTE+0x198>)
 8000734:	4843      	ldr	r0, [pc, #268]	; (8000844 <initLTE+0x184>)
 8000736:	f009 fbe5 	bl	8009f04 <siprintf>
				break;
 800073a:	e009      	b.n	8000750 <initLTE+0x90>

			case 6 :	// NMEA type output GPRMC only
				sprintf(TextTemp, "AT+QGPSCFG=\"gpsnmeatype\",2\r\n");
 800073c:	4947      	ldr	r1, [pc, #284]	; (800085c <initLTE+0x19c>)
 800073e:	4841      	ldr	r0, [pc, #260]	; (8000844 <initLTE+0x184>)
 8000740:	f009 fbe0 	bl	8009f04 <siprintf>
				break;
 8000744:	e004      	b.n	8000750 <initLTE+0x90>

			case 7 :	// Set status network registration
				sprintf(TextTemp, "AT+CREG=1\r\n");
 8000746:	4946      	ldr	r1, [pc, #280]	; (8000860 <initLTE+0x1a0>)
 8000748:	483e      	ldr	r0, [pc, #248]	; (8000844 <initLTE+0x184>)
 800074a:	f009 fbdb 	bl	8009f04 <siprintf>
				break;
 800074e:	bf00      	nop
		}

		SendCMD_LTE((char *)TextTemp);	// Sned CMD
 8000750:	483c      	ldr	r0, [pc, #240]	; (8000844 <initLTE+0x184>)
 8000752:	f000 f961 	bl	8000a18 <SendCMD_LTE>
		sysFlag.LTE_CMD_Send = 1;
 8000756:	4b43      	ldr	r3, [pc, #268]	; (8000864 <initLTE+0x1a4>)
 8000758:	2201      	movs	r2, #1
 800075a:	701a      	strb	r2, [r3, #0]
		sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 800075c:	4b42      	ldr	r3, [pc, #264]	; (8000868 <initLTE+0x1a8>)
 800075e:	881a      	ldrh	r2, [r3, #0]
 8000760:	4b41      	ldr	r3, [pc, #260]	; (8000868 <initLTE+0x1a8>)
 8000762:	805a      	strh	r2, [r3, #2]

		while(sysFlag.LTE_CMD_Send == 1) {
 8000764:	e05a      	b.n	800081c <initLTE+0x15c>
			// OK conditions
			if(findTarget(lteComm_MainBuff, "OK") == 1) {
 8000766:	4941      	ldr	r1, [pc, #260]	; (800086c <initLTE+0x1ac>)
 8000768:	4841      	ldr	r0, [pc, #260]	; (8000870 <initLTE+0x1b0>)
 800076a:	f000 f9e5 	bl	8000b38 <findTarget>
 800076e:	4603      	mov	r3, r0
 8000770:	2b01      	cmp	r3, #1
 8000772:	d10e      	bne.n	8000792 <initLTE+0xd2>
				SerialDebug("[LTE] -> OK\r\n");
 8000774:	483f      	ldr	r0, [pc, #252]	; (8000874 <initLTE+0x1b4>)
 8000776:	f000 f939 	bl	80009ec <SerialDebug>

				sysFlag.LTE_CMD_Send = 0;
 800077a:	4b3a      	ldr	r3, [pc, #232]	; (8000864 <initLTE+0x1a4>)
 800077c:	2200      	movs	r2, #0
 800077e:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 8000780:	f7ff ff92 	bl	80006a8 <clearLTE_Temp>
				clearText_Temp();
 8000784:	f7ff ff84 	bl	8000690 <clearText_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8000788:	4b37      	ldr	r3, [pc, #220]	; (8000868 <initLTE+0x1a8>)
 800078a:	881a      	ldrh	r2, [r3, #0]
 800078c:	4b36      	ldr	r3, [pc, #216]	; (8000868 <initLTE+0x1a8>)
 800078e:	805a      	strh	r2, [r3, #2]
 8000790:	e044      	b.n	800081c <initLTE+0x15c>
			}

			// Error conditions
			else if(findTarget(lteComm_MainBuff, "ERROR") == 1) {
 8000792:	4939      	ldr	r1, [pc, #228]	; (8000878 <initLTE+0x1b8>)
 8000794:	4836      	ldr	r0, [pc, #216]	; (8000870 <initLTE+0x1b0>)
 8000796:	f000 f9cf 	bl	8000b38 <findTarget>
 800079a:	4603      	mov	r3, r0
 800079c:	2b01      	cmp	r3, #1
 800079e:	d122      	bne.n	80007e6 <initLTE+0x126>
				SerialDebug("[LTE] -> ");
 80007a0:	4836      	ldr	r0, [pc, #216]	; (800087c <initLTE+0x1bc>)
 80007a2:	f000 f923 	bl	80009ec <SerialDebug>
				SerialDebug((char *)lteComm_MainBuff);
 80007a6:	4832      	ldr	r0, [pc, #200]	; (8000870 <initLTE+0x1b0>)
 80007a8:	f000 f920 	bl	80009ec <SerialDebug>

				// Case 3 : Disable GNSS fail -> ignore error 505
				if(countSeq == 3 && findTarget(lteComm_MainBuff, "505") == 1) {
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	2b03      	cmp	r3, #3
 80007b0:	d10a      	bne.n	80007c8 <initLTE+0x108>
 80007b2:	4933      	ldr	r1, [pc, #204]	; (8000880 <initLTE+0x1c0>)
 80007b4:	482e      	ldr	r0, [pc, #184]	; (8000870 <initLTE+0x1b0>)
 80007b6:	f000 f9bf 	bl	8000b38 <findTarget>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d103      	bne.n	80007c8 <initLTE+0x108>
					sysFlag.LTE_ERROR = 0;
 80007c0:	4b28      	ldr	r3, [pc, #160]	; (8000864 <initLTE+0x1a4>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	705a      	strb	r2, [r3, #1]
 80007c6:	e002      	b.n	80007ce <initLTE+0x10e>
				}else {
					sysFlag.LTE_ERROR = 1;
 80007c8:	4b26      	ldr	r3, [pc, #152]	; (8000864 <initLTE+0x1a4>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	705a      	strb	r2, [r3, #1]
				}

				sysFlag.LTE_CMD_Send = 0;
 80007ce:	4b25      	ldr	r3, [pc, #148]	; (8000864 <initLTE+0x1a4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 80007d4:	f7ff ff68 	bl	80006a8 <clearLTE_Temp>
				clearText_Temp();
 80007d8:	f7ff ff5a 	bl	8000690 <clearText_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 80007dc:	4b22      	ldr	r3, [pc, #136]	; (8000868 <initLTE+0x1a8>)
 80007de:	881a      	ldrh	r2, [r3, #0]
 80007e0:	4b21      	ldr	r3, [pc, #132]	; (8000868 <initLTE+0x1a8>)
 80007e2:	805a      	strh	r2, [r3, #2]
 80007e4:	e01a      	b.n	800081c <initLTE+0x15c>
			}

			// Timeout Conditions
			else if((sysCounter.main_ms_counter - sysCounter.prev_LTEtimeout) >= sysCounter.CMDrespTime) {
 80007e6:	4b20      	ldr	r3, [pc, #128]	; (8000868 <initLTE+0x1a8>)
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	461a      	mov	r2, r3
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <initLTE+0x1a8>)
 80007ee:	885b      	ldrh	r3, [r3, #2]
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	4a1d      	ldr	r2, [pc, #116]	; (8000868 <initLTE+0x1a8>)
 80007f4:	8912      	ldrh	r2, [r2, #8]
 80007f6:	4293      	cmp	r3, r2
 80007f8:	db10      	blt.n	800081c <initLTE+0x15c>
				SerialDebug("[MCU] -> LTE TIME OUT\r\n");
 80007fa:	4822      	ldr	r0, [pc, #136]	; (8000884 <initLTE+0x1c4>)
 80007fc:	f000 f8f6 	bl	80009ec <SerialDebug>
				sysFlag.LTE_ERROR = 1;
 8000800:	4b18      	ldr	r3, [pc, #96]	; (8000864 <initLTE+0x1a4>)
 8000802:	2201      	movs	r2, #1
 8000804:	705a      	strb	r2, [r3, #1]
				sysFlag.LTE_CMD_Send = 0;
 8000806:	4b17      	ldr	r3, [pc, #92]	; (8000864 <initLTE+0x1a4>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 800080c:	f7ff ff4c 	bl	80006a8 <clearLTE_Temp>
				clearText_Temp();
 8000810:	f7ff ff3e 	bl	8000690 <clearText_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8000814:	4b14      	ldr	r3, [pc, #80]	; (8000868 <initLTE+0x1a8>)
 8000816:	881a      	ldrh	r2, [r3, #0]
 8000818:	4b13      	ldr	r3, [pc, #76]	; (8000868 <initLTE+0x1a8>)
 800081a:	805a      	strh	r2, [r3, #2]
		while(sysFlag.LTE_CMD_Send == 1) {
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <initLTE+0x1a4>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d0a0      	beq.n	8000766 <initLTE+0xa6>
	for(unsigned char countSeq = 0; countSeq < 8; countSeq++) {
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	3301      	adds	r3, #1
 8000828:	71fb      	strb	r3, [r7, #7]
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	2b07      	cmp	r3, #7
 800082e:	f67f af50 	bls.w	80006d2 <initLTE+0x12>
			}
		}
	}
}
 8000832:	bf00      	nop
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	0800a7dc 	.word	0x0800a7dc
 8000840:	0800a804 	.word	0x0800a804
 8000844:	20000180 	.word	0x20000180
 8000848:	0800a80c 	.word	0x0800a80c
 800084c:	0800a814 	.word	0x0800a814
 8000850:	0800a82c 	.word	0x0800a82c
 8000854:	0800a83c 	.word	0x0800a83c
 8000858:	0800a860 	.word	0x0800a860
 800085c:	0800a87c 	.word	0x0800a87c
 8000860:	0800a89c 	.word	0x0800a89c
 8000864:	2000079c 	.word	0x2000079c
 8000868:	20000790 	.word	0x20000790
 800086c:	0800a8a8 	.word	0x0800a8a8
 8000870:	20000500 	.word	0x20000500
 8000874:	0800a8ac 	.word	0x0800a8ac
 8000878:	0800a8bc 	.word	0x0800a8bc
 800087c:	0800a8c4 	.word	0x0800a8c4
 8000880:	0800a8d0 	.word	0x0800a8d0
 8000884:	0800a8d4 	.word	0x0800a8d4

08000888 <main>:
static void MX_USART2_UART_Init(void);
static void MX_TIM4_Init(void);



int main(void) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0

  sysValinit();
 800088e:	f000 f88b 	bl	80009a8 <sysValinit>

  HAL_Init();
 8000892:	f000 fd3b 	bl	800130c <HAL_Init>
  SystemClock_Config();
 8000896:	f000 f989 	bl	8000bac <SystemClock_Config>
  MX_GPIO_Init();
 800089a:	f000 fac7 	bl	8000e2c <MX_GPIO_Init>
  MX_DMA_Init();
 800089e:	f000 fa8f 	bl	8000dc0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80008a2:	f000 fa39 	bl	8000d18 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80008a6:	f000 fa61 	bl	8000d6c <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80008aa:	f008 fddb 	bl	8009464 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 80008ae:	f000 f9e5 	bl	8000c7c <MX_TIM4_Init>


  // TIMER4 START
  HAL_TIM_Base_Start_IT(&htim4);
 80008b2:	482e      	ldr	r0, [pc, #184]	; (800096c <main+0xe4>)
 80008b4:	f003 fb96 	bl	8003fe4 <HAL_TIM_Base_Start_IT>


  // DMA LTE
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)Rx2Buff, Rx2Buff_Size);
 80008b8:	22ff      	movs	r2, #255	; 0xff
 80008ba:	492d      	ldr	r1, [pc, #180]	; (8000970 <main+0xe8>)
 80008bc:	482d      	ldr	r0, [pc, #180]	; (8000974 <main+0xec>)
 80008be:	f004 f866 	bl	800498e <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 80008c2:	4b2d      	ldr	r3, [pc, #180]	; (8000978 <main+0xf0>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	4b2b      	ldr	r3, [pc, #172]	; (8000978 <main+0xf0>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f022 0208 	bic.w	r2, r2, #8
 80008d0:	601a      	str	r2, [r3, #0]

  //DMA commMaster
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)Rx1Buff, Rx1Buff_Size);
 80008d2:	22ff      	movs	r2, #255	; 0xff
 80008d4:	4929      	ldr	r1, [pc, #164]	; (800097c <main+0xf4>)
 80008d6:	482a      	ldr	r0, [pc, #168]	; (8000980 <main+0xf8>)
 80008d8:	f004 f859 	bl	800498e <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80008dc:	4b29      	ldr	r3, [pc, #164]	; (8000984 <main+0xfc>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	4b28      	ldr	r3, [pc, #160]	; (8000984 <main+0xfc>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f022 0208 	bic.w	r2, r2, #8
 80008ea:	601a      	str	r2, [r3, #0]



  // INTERRUPT
  initEXIT();
 80008ec:	f7ff fe70 	bl	80005d0 <initEXIT>
  /*
   *			MAIN CODE
   * */

  // Wait LTE module boot
  HAL_GPIO_WritePin(GPIOB, BUSY, GPIO_PIN_SET);			// BUSY 1
 80008f0:	2201      	movs	r2, #1
 80008f2:	2120      	movs	r1, #32
 80008f4:	4824      	ldr	r0, [pc, #144]	; (8000988 <main+0x100>)
 80008f6:	f001 fc37 	bl	8002168 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ONLINE, GPIO_PIN_RESET);		// ONLINE 0
 80008fa:	2200      	movs	r2, #0
 80008fc:	2140      	movs	r1, #64	; 0x40
 80008fe:	4822      	ldr	r0, [pc, #136]	; (8000988 <main+0x100>)
 8000900:	f001 fc32 	bl	8002168 <HAL_GPIO_WritePin>
  while(sysCounter.main_ms_counter < 500);				// Wait MCU boot
 8000904:	bf00      	nop
 8000906:	4b21      	ldr	r3, [pc, #132]	; (800098c <main+0x104>)
 8000908:	881b      	ldrh	r3, [r3, #0]
 800090a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800090e:	d3fa      	bcc.n	8000906 <main+0x7e>
  SerialDebug("[MCU] -> Wait system boot 30sec.\r\n");
 8000910:	481f      	ldr	r0, [pc, #124]	; (8000990 <main+0x108>)
 8000912:	f000 f86b 	bl	80009ec <SerialDebug>

  while(sysCounter.main_ms_counter < LTEbootTime);		// Wait LTE module boot
 8000916:	bf00      	nop
 8000918:	4b1c      	ldr	r3, [pc, #112]	; (800098c <main+0x104>)
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	f247 522f 	movw	r2, #29999	; 0x752f
 8000920:	4293      	cmp	r3, r2
 8000922:	d9f9      	bls.n	8000918 <main+0x90>
  initLTE();											// Start init LTE module
 8000924:	f7ff fecc 	bl	80006c0 <initLTE>


	  // =====================================================================================
	  // CODE UNDER TEST EXINT'

	  while(intterruptEvent_Flag == 1) {
 8000928:	bf00      	nop
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <main+0x10c>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d1fa      	bne.n	8000928 <main+0xa0>
		  SerialDebug("[MCU] -> GET RTS\r\n");
 8000932:	4819      	ldr	r0, [pc, #100]	; (8000998 <main+0x110>)
 8000934:	f000 f85a 	bl	80009ec <SerialDebug>
		  memset(dataComm_mainBuff, 0x00, sizeof(dataComm_mainBuff));		// Clear buffer
 8000938:	22ff      	movs	r2, #255	; 0xff
 800093a:	2100      	movs	r1, #0
 800093c:	4817      	ldr	r0, [pc, #92]	; (800099c <main+0x114>)
 800093e:	f009 fad9 	bl	8009ef4 <memset>
		  // Generate pulse 5ms.
		  SerialDebug("[MCU] -> SEND RDY\r\n");
 8000942:	4817      	ldr	r0, [pc, #92]	; (80009a0 <main+0x118>)
 8000944:	f000 f852 	bl	80009ec <SerialDebug>
		  HAL_GPIO_WritePin(GPIOB, RDY, GPIO_PIN_SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2180      	movs	r1, #128	; 0x80
 800094c:	480e      	ldr	r0, [pc, #56]	; (8000988 <main+0x100>)
 800094e:	f001 fc0b 	bl	8002168 <HAL_GPIO_WritePin>
		  HAL_Delay(5);
 8000952:	2005      	movs	r0, #5
 8000954:	f000 fd4c 	bl	80013f0 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, RDY, GPIO_PIN_RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	2180      	movs	r1, #128	; 0x80
 800095c:	480a      	ldr	r0, [pc, #40]	; (8000988 <main+0x100>)
 800095e:	f001 fc03 	bl	8002168 <HAL_GPIO_WritePin>

		  // Process data
		  SerialDebug("[MCU] -> WAIT DATA\r\n");
 8000962:	4810      	ldr	r0, [pc, #64]	; (80009a4 <main+0x11c>)
 8000964:	f000 f842 	bl	80009ec <SerialDebug>
		  while(dataComm_mainBuff != 0x00);									// Wait DMA put data from UART to buffer
 8000968:	e7fe      	b.n	8000968 <main+0xe0>
 800096a:	bf00      	nop
 800096c:	20000600 	.word	0x20000600
 8000970:	20000300 	.word	0x20000300
 8000974:	2000068c 	.word	0x2000068c
 8000978:	20000730 	.word	0x20000730
 800097c:	20000200 	.word	0x20000200
 8000980:	20000648 	.word	0x20000648
 8000984:	200006d0 	.word	0x200006d0
 8000988:	40020400 	.word	0x40020400
 800098c:	20000790 	.word	0x20000790
 8000990:	0800a920 	.word	0x0800a920
 8000994:	2000017c 	.word	0x2000017c
 8000998:	0800a944 	.word	0x0800a944
 800099c:	20000400 	.word	0x20000400
 80009a0:	0800a958 	.word	0x0800a958
 80009a4:	0800a96c 	.word	0x0800a96c

080009a8 <sysValinit>:


// user custom functions

// init startup value at boot
void sysValinit(void) {
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
	sysCounter.main_ms_counter = 0;
 80009ac:	4b0d      	ldr	r3, [pc, #52]	; (80009e4 <sysValinit+0x3c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	801a      	strh	r2, [r3, #0]
	sysCounter.prev_LTEtimeout = 0;
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <sysValinit+0x3c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	805a      	strh	r2, [r3, #2]
	sysCounter.prev_ERRORtime = 0;
 80009b8:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <sysValinit+0x3c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	809a      	strh	r2, [r3, #4]
	sysCounter.rebootCount = 0;
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <sysValinit+0x3c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	719a      	strb	r2, [r3, #6]

	sysCounter.CMDrespTime = 1000;	// 1sec.
 80009c4:	4b07      	ldr	r3, [pc, #28]	; (80009e4 <sysValinit+0x3c>)
 80009c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009ca:	811a      	strh	r2, [r3, #8]

	sysFlag.LTE_CMD_Send = 0;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <sysValinit+0x40>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
	sysFlag.LTE_ERROR = 0;
 80009d2:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <sysValinit+0x40>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	705a      	strb	r2, [r3, #1]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	20000790 	.word	0x20000790
 80009e8:	2000079c 	.word	0x2000079c

080009ec <SerialDebug>:


// Send text via USB VCOM port
void SerialDebug(char *msgDebug) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	while(CDC_Transmit_FS((uint8_t *) msgDebug, strlen(msgDebug)) != USBD_OK);
 80009f4:	bf00      	nop
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f7ff fbf2 	bl	80001e0 <strlen>
 80009fc:	4603      	mov	r3, r0
 80009fe:	b29b      	uxth	r3, r3
 8000a00:	4619      	mov	r1, r3
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f008 fdec 	bl	80095e0 <CDC_Transmit_FS>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d1f3      	bne.n	80009f6 <SerialDebug+0xa>
}
 8000a0e:	bf00      	nop
 8000a10:	bf00      	nop
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <SendCMD_LTE>:
// UART Tx [Polling method]
void SendData(char *msg) {
	HAL_UART_Transmit(&huart1, (uint8_t *) msg, strlen(msg), 10);
}

void SendCMD_LTE(char *msg) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) msg, strlen(msg), 10);
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff fbdd 	bl	80001e0 <strlen>
 8000a26:	4603      	mov	r3, r0
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	230a      	movs	r3, #10
 8000a2c:	6879      	ldr	r1, [r7, #4]
 8000a2e:	4803      	ldr	r0, [pc, #12]	; (8000a3c <SendCMD_LTE+0x24>)
 8000a30:	f003 ff1b 	bl	800486a <HAL_UART_Transmit>
}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000068c 	.word	0x2000068c

08000a40 <HAL_UARTEx_RxEventCallback>:


// UART Rx used DMA
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	460b      	mov	r3, r1
 8000a4a:	807b      	strh	r3, [r7, #2]
	// For LTE module
	if(huart -> Instance == USART2) {
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a22      	ldr	r2, [pc, #136]	; (8000adc <HAL_UARTEx_RxEventCallback+0x9c>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d11c      	bne.n	8000a90 <HAL_UARTEx_RxEventCallback+0x50>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)Rx2Buff, Rx2Buff_Size);
 8000a56:	22ff      	movs	r2, #255	; 0xff
 8000a58:	4921      	ldr	r1, [pc, #132]	; (8000ae0 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000a5a:	4822      	ldr	r0, [pc, #136]	; (8000ae4 <HAL_UARTEx_RxEventCallback+0xa4>)
 8000a5c:	f003 ff97 	bl	800498e <HAL_UARTEx_ReceiveToIdle_DMA>

		memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));				// Clear main buffer
 8000a60:	22ff      	movs	r2, #255	; 0xff
 8000a62:	2100      	movs	r1, #0
 8000a64:	4820      	ldr	r0, [pc, #128]	; (8000ae8 <HAL_UARTEx_RxEventCallback+0xa8>)
 8000a66:	f009 fa45 	bl	8009ef4 <memset>
		memcpy(lteComm_MainBuff, Rx2Buff, Size);								// Copy char from UART buffer -> main buffer
 8000a6a:	887b      	ldrh	r3, [r7, #2]
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	491c      	ldr	r1, [pc, #112]	; (8000ae0 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000a70:	481d      	ldr	r0, [pc, #116]	; (8000ae8 <HAL_UARTEx_RxEventCallback+0xa8>)
 8000a72:	f009 fa31 	bl	8009ed8 <memcpy>
		memset(Rx2Buff, 0x00, sizeof(Rx2Buff));									// Clear UART buffer
 8000a76:	22ff      	movs	r2, #255	; 0xff
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4819      	ldr	r0, [pc, #100]	; (8000ae0 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000a7c:	f009 fa3a 	bl	8009ef4 <memset>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8000a80:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <HAL_UARTEx_RxEventCallback+0xac>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	4b19      	ldr	r3, [pc, #100]	; (8000aec <HAL_UARTEx_RxEventCallback+0xac>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f022 0208 	bic.w	r2, r2, #8
 8000a8e:	601a      	str	r2, [r3, #0]
	}

	// For communicate with master
	if(huart -> Instance == USART1) {
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a16      	ldr	r2, [pc, #88]	; (8000af0 <HAL_UARTEx_RxEventCallback+0xb0>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d11c      	bne.n	8000ad4 <HAL_UARTEx_RxEventCallback+0x94>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)Rx1Buff, Rx1Buff_Size);
 8000a9a:	22ff      	movs	r2, #255	; 0xff
 8000a9c:	4915      	ldr	r1, [pc, #84]	; (8000af4 <HAL_UARTEx_RxEventCallback+0xb4>)
 8000a9e:	4816      	ldr	r0, [pc, #88]	; (8000af8 <HAL_UARTEx_RxEventCallback+0xb8>)
 8000aa0:	f003 ff75 	bl	800498e <HAL_UARTEx_ReceiveToIdle_DMA>

		memset(dataComm_mainBuff, 0x00, sizeof(dataComm_mainBuff));				// Clear main buffer
 8000aa4:	22ff      	movs	r2, #255	; 0xff
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4814      	ldr	r0, [pc, #80]	; (8000afc <HAL_UARTEx_RxEventCallback+0xbc>)
 8000aaa:	f009 fa23 	bl	8009ef4 <memset>
		memcpy(dataComm_mainBuff, Rx1Buff, Size);								// Copy char from UART buffer -> main buffer
 8000aae:	887b      	ldrh	r3, [r7, #2]
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	4910      	ldr	r1, [pc, #64]	; (8000af4 <HAL_UARTEx_RxEventCallback+0xb4>)
 8000ab4:	4811      	ldr	r0, [pc, #68]	; (8000afc <HAL_UARTEx_RxEventCallback+0xbc>)
 8000ab6:	f009 fa0f 	bl	8009ed8 <memcpy>
		memset(Rx1Buff, 0x00, sizeof(Rx1Buff));									// Clear UART buffer
 8000aba:	22ff      	movs	r2, #255	; 0xff
 8000abc:	2100      	movs	r1, #0
 8000abe:	480d      	ldr	r0, [pc, #52]	; (8000af4 <HAL_UARTEx_RxEventCallback+0xb4>)
 8000ac0:	f009 fa18 	bl	8009ef4 <memset>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8000ac4:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <HAL_UARTEx_RxEventCallback+0xc0>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	4b0d      	ldr	r3, [pc, #52]	; (8000b00 <HAL_UARTEx_RxEventCallback+0xc0>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f022 0208 	bic.w	r2, r2, #8
 8000ad2:	601a      	str	r2, [r3, #0]
	}
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40004400 	.word	0x40004400
 8000ae0:	20000300 	.word	0x20000300
 8000ae4:	2000068c 	.word	0x2000068c
 8000ae8:	20000500 	.word	0x20000500
 8000aec:	20000730 	.word	0x20000730
 8000af0:	40011000 	.word	0x40011000
 8000af4:	20000200 	.word	0x20000200
 8000af8:	20000648 	.word	0x20000648
 8000afc:	20000400 	.word	0x20000400
 8000b00:	200006d0 	.word	0x200006d0

08000b04 <HAL_TIM_PeriodElapsedCallback>:


// Timer4 call back
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM4) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a07      	ldr	r2, [pc, #28]	; (8000b30 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d105      	bne.n	8000b22 <HAL_TIM_PeriodElapsedCallback+0x1e>
		sysCounter.main_ms_counter++;
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	b29a      	uxth	r2, r3
 8000b1e:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000b20:	801a      	strh	r2, [r3, #0]
	}
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	40000800 	.word	0x40000800
 8000b34:	20000790 	.word	0x20000790

08000b38 <findTarget>:
/*
 * @brief find string if match it return
 * @retval 0 - Not found
 * @retval 1 - found
 */
int findTarget(const char *inStr, const char *target) {
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	6039      	str	r1, [r7, #0]
    int i, j;
    for (i = 0; inStr[i] != '\0'; i++) {
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	e023      	b.n	8000b90 <findTarget+0x58>
        j = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60bb      	str	r3, [r7, #8]
        while (target[j] != '\0' && inStr[i + j] == target[j]) {
 8000b4c:	e002      	b.n	8000b54 <findTarget+0x1c>
            j++;
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	3301      	adds	r3, #1
 8000b52:	60bb      	str	r3, [r7, #8]
        while (target[j] != '\0' && inStr[i + j] == target[j]) {
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	683a      	ldr	r2, [r7, #0]
 8000b58:	4413      	add	r3, r2
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d00c      	beq.n	8000b7a <findTarget+0x42>
 8000b60:	68fa      	ldr	r2, [r7, #12]
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	4413      	add	r3, r2
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	781a      	ldrb	r2, [r3, #0]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	6839      	ldr	r1, [r7, #0]
 8000b72:	440b      	add	r3, r1
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d0e9      	beq.n	8000b4e <findTarget+0x16>
        }
        if (target[j] == '\0') {
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	683a      	ldr	r2, [r7, #0]
 8000b7e:	4413      	add	r3, r2
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d101      	bne.n	8000b8a <findTarget+0x52>
            return 1; // Return 1 if found
 8000b86:	2301      	movs	r3, #1
 8000b88:	e009      	b.n	8000b9e <findTarget+0x66>
    for (i = 0; inStr[i] != '\0'; i++) {
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d1d5      	bne.n	8000b48 <findTarget+0x10>
        }
    }
    return 0; // Return 0 if not found
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3714      	adds	r7, #20
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b094      	sub	sp, #80	; 0x50
 8000bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb2:	f107 0320 	add.w	r3, r7, #32
 8000bb6:	2230      	movs	r2, #48	; 0x30
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f009 f99a 	bl	8009ef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc0:	f107 030c 	add.w	r3, r7, #12
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	4b27      	ldr	r3, [pc, #156]	; (8000c74 <SystemClock_Config+0xc8>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd8:	4a26      	ldr	r2, [pc, #152]	; (8000c74 <SystemClock_Config+0xc8>)
 8000bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bde:	6413      	str	r3, [r2, #64]	; 0x40
 8000be0:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <SystemClock_Config+0xc8>)
 8000be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bec:	2300      	movs	r3, #0
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <SystemClock_Config+0xcc>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a20      	ldr	r2, [pc, #128]	; (8000c78 <SystemClock_Config+0xcc>)
 8000bf6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000bfa:	6013      	str	r3, [r2, #0]
 8000bfc:	4b1e      	ldr	r3, [pc, #120]	; (8000c78 <SystemClock_Config+0xcc>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c12:	2302      	movs	r3, #2
 8000c14:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c16:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000c1c:	2319      	movs	r3, #25
 8000c1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000c20:	2390      	movs	r3, #144	; 0x90
 8000c22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c24:	2302      	movs	r3, #2
 8000c26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2c:	f107 0320 	add.w	r3, r7, #32
 8000c30:	4618      	mov	r0, r3
 8000c32:	f002 fd2f 	bl	8003694 <HAL_RCC_OscConfig>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c3c:	f000 f948 	bl	8000ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c40:	230f      	movs	r3, #15
 8000c42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c44:	2302      	movs	r3, #2
 8000c46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	2102      	movs	r1, #2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f002 ff91 	bl	8003b84 <HAL_RCC_ClockConfig>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000c68:	f000 f932 	bl	8000ed0 <Error_Handler>
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	3750      	adds	r7, #80	; 0x50
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40007000 	.word	0x40007000

08000c7c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c82:	f107 0308 	add.w	r3, r7, #8
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c90:	463b      	mov	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c98:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000c9a:	4a1e      	ldr	r2, [pc, #120]	; (8000d14 <MX_TIM4_Init+0x98>)
 8000c9c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36000-1;
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000ca0:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8000ca4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca6:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2-1;
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cbe:	4814      	ldr	r0, [pc, #80]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cc0:	f003 f940 	bl	8003f44 <HAL_TIM_Base_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000cca:	f000 f901 	bl	8000ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	4619      	mov	r1, r3
 8000cda:	480d      	ldr	r0, [pc, #52]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cdc:	f003 faec 	bl	80042b8 <HAL_TIM_ConfigClockSource>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000ce6:	f000 f8f3 	bl	8000ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cea:	2300      	movs	r3, #0
 8000cec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4806      	ldr	r0, [pc, #24]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cf8:	f003 fce8 	bl	80046cc <HAL_TIMEx_MasterConfigSynchronization>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000d02:	f000 f8e5 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000600 	.word	0x20000600
 8000d14:	40000800 	.word	0x40000800

08000d18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d1e:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <MX_USART1_UART_Init+0x50>)
 8000d20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d36:	4b0b      	ldr	r3, [pc, #44]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d3c:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d3e:	220c      	movs	r2, #12
 8000d40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d42:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d4e:	4805      	ldr	r0, [pc, #20]	; (8000d64 <MX_USART1_UART_Init+0x4c>)
 8000d50:	f003 fd3e 	bl	80047d0 <HAL_UART_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d5a:	f000 f8b9 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000648 	.word	0x20000648
 8000d68:	40011000 	.word	0x40011000

08000d6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d70:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d72:	4a12      	ldr	r2, [pc, #72]	; (8000dbc <MX_USART2_UART_Init+0x50>)
 8000d74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d76:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d90:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d92:	220c      	movs	r2, #12
 8000d94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000da2:	4805      	ldr	r0, [pc, #20]	; (8000db8 <MX_USART2_UART_Init+0x4c>)
 8000da4:	f003 fd14 	bl	80047d0 <HAL_UART_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dae:	f000 f88f 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000068c 	.word	0x2000068c
 8000dbc:	40004400 	.word	0x40004400

08000dc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	4b17      	ldr	r3, [pc, #92]	; (8000e28 <MX_DMA_Init+0x68>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a16      	ldr	r2, [pc, #88]	; (8000e28 <MX_DMA_Init+0x68>)
 8000dd0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <MX_DMA_Init+0x68>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	603b      	str	r3, [r7, #0]
 8000de6:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <MX_DMA_Init+0x68>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	4a0f      	ldr	r2, [pc, #60]	; (8000e28 <MX_DMA_Init+0x68>)
 8000dec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000df0:	6313      	str	r3, [r2, #48]	; 0x30
 8000df2:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <MX_DMA_Init+0x68>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dfa:	603b      	str	r3, [r7, #0]
 8000dfc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2100      	movs	r1, #0
 8000e02:	2010      	movs	r0, #16
 8000e04:	f000 fbf3 	bl	80015ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000e08:	2010      	movs	r0, #16
 8000e0a:	f000 fc0c 	bl	8001626 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2100      	movs	r1, #0
 8000e12:	203a      	movs	r0, #58	; 0x3a
 8000e14:	f000 fbeb 	bl	80015ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e18:	203a      	movs	r0, #58	; 0x3a
 8000e1a:	f000 fc04 	bl	8001626 <HAL_NVIC_EnableIRQ>

}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40023800 	.word	0x40023800

08000e2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e32:	f107 030c 	add.w	r3, r7, #12
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	60da      	str	r2, [r3, #12]
 8000e40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	4b20      	ldr	r3, [pc, #128]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	4a1f      	ldr	r2, [pc, #124]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e50:	6313      	str	r3, [r2, #48]	; 0x30
 8000e52:	4b1d      	ldr	r3, [pc, #116]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a18      	ldr	r2, [pc, #96]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b16      	ldr	r3, [pc, #88]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	603b      	str	r3, [r7, #0]
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	4a11      	ldr	r2, [pc, #68]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <MX_GPIO_Init+0x9c>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000e96:	2200      	movs	r2, #0
 8000e98:	f240 21e2 	movw	r1, #738	; 0x2e2
 8000e9c:	480b      	ldr	r0, [pc, #44]	; (8000ecc <MX_GPIO_Init+0xa0>)
 8000e9e:	f001 f963 	bl	8002168 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB1 PB5 PB6 PB7
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000ea2:	f240 23e2 	movw	r3, #738	; 0x2e2
 8000ea6:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4804      	ldr	r0, [pc, #16]	; (8000ecc <MX_GPIO_Init+0xa0>)
 8000ebc:	f000 ffd0 	bl	8001e60 <HAL_GPIO_Init>

}
 8000ec0:	bf00      	nop
 8000ec2:	3720      	adds	r7, #32
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	40020400 	.word	0x40020400

08000ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed4:	b672      	cpsid	i
}
 8000ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed8:	e7fe      	b.n	8000ed8 <Error_Handler+0x8>
	...

08000edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <HAL_MspInit+0x4c>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eea:	4a0f      	ldr	r2, [pc, #60]	; (8000f28 <HAL_MspInit+0x4c>)
 8000eec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ef2:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <HAL_MspInit+0x4c>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	603b      	str	r3, [r7, #0]
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <HAL_MspInit+0x4c>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	4a08      	ldr	r2, [pc, #32]	; (8000f28 <HAL_MspInit+0x4c>)
 8000f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f0e:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_MspInit+0x4c>)
 8000f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f16:	603b      	str	r3, [r7, #0]
 8000f18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	40023800 	.word	0x40023800

08000f2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0e      	ldr	r2, [pc, #56]	; (8000f74 <HAL_TIM_Base_MspInit+0x48>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d115      	bne.n	8000f6a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <HAL_TIM_Base_MspInit+0x4c>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f46:	4a0c      	ldr	r2, [pc, #48]	; (8000f78 <HAL_TIM_Base_MspInit+0x4c>)
 8000f48:	f043 0304 	orr.w	r3, r3, #4
 8000f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <HAL_TIM_Base_MspInit+0x4c>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	201e      	movs	r0, #30
 8000f60:	f000 fb45 	bl	80015ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f64:	201e      	movs	r0, #30
 8000f66:	f000 fb5e 	bl	8001626 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40000800 	.word	0x40000800
 8000f78:	40023800 	.word	0x40023800

08000f7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08c      	sub	sp, #48	; 0x30
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a68      	ldr	r2, [pc, #416]	; (800113c <HAL_UART_MspInit+0x1c0>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d163      	bne.n	8001066 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
 8000fa2:	4b67      	ldr	r3, [pc, #412]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	4a66      	ldr	r2, [pc, #408]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8000fa8:	f043 0310 	orr.w	r3, r3, #16
 8000fac:	6453      	str	r3, [r2, #68]	; 0x44
 8000fae:	4b64      	ldr	r3, [pc, #400]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb2:	f003 0310 	and.w	r3, r3, #16
 8000fb6:	61bb      	str	r3, [r7, #24]
 8000fb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	4b60      	ldr	r3, [pc, #384]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a5f      	ldr	r2, [pc, #380]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b5d      	ldr	r3, [pc, #372]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fd6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fe8:	2307      	movs	r3, #7
 8000fea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fec:	f107 031c 	add.w	r3, r7, #28
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4854      	ldr	r0, [pc, #336]	; (8001144 <HAL_UART_MspInit+0x1c8>)
 8000ff4:	f000 ff34 	bl	8001e60 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8000ff8:	4b53      	ldr	r3, [pc, #332]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8000ffa:	4a54      	ldr	r2, [pc, #336]	; (800114c <HAL_UART_MspInit+0x1d0>)
 8000ffc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8000ffe:	4b52      	ldr	r3, [pc, #328]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001000:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001004:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001006:	4b50      	ldr	r3, [pc, #320]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800100c:	4b4e      	ldr	r3, [pc, #312]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 800100e:	2200      	movs	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001012:	4b4d      	ldr	r3, [pc, #308]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001014:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001018:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800101a:	4b4b      	ldr	r3, [pc, #300]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 800101c:	2200      	movs	r2, #0
 800101e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001020:	4b49      	ldr	r3, [pc, #292]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001022:	2200      	movs	r2, #0
 8001024:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001026:	4b48      	ldr	r3, [pc, #288]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001028:	2200      	movs	r2, #0
 800102a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800102c:	4b46      	ldr	r3, [pc, #280]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 800102e:	2200      	movs	r2, #0
 8001030:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001032:	4b45      	ldr	r3, [pc, #276]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001034:	2200      	movs	r2, #0
 8001036:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001038:	4843      	ldr	r0, [pc, #268]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 800103a:	f000 fb0f 	bl	800165c <HAL_DMA_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001044:	f7ff ff44 	bl	8000ed0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a3f      	ldr	r2, [pc, #252]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 800104c:	639a      	str	r2, [r3, #56]	; 0x38
 800104e:	4a3e      	ldr	r2, [pc, #248]	; (8001148 <HAL_UART_MspInit+0x1cc>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001054:	2200      	movs	r2, #0
 8001056:	2100      	movs	r1, #0
 8001058:	2025      	movs	r0, #37	; 0x25
 800105a:	f000 fac8 	bl	80015ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800105e:	2025      	movs	r0, #37	; 0x25
 8001060:	f000 fae1 	bl	8001626 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001064:	e066      	b.n	8001134 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART2)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a39      	ldr	r2, [pc, #228]	; (8001150 <HAL_UART_MspInit+0x1d4>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d161      	bne.n	8001134 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001070:	2300      	movs	r3, #0
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	4b32      	ldr	r3, [pc, #200]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001078:	4a31      	ldr	r2, [pc, #196]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 800107a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107e:	6413      	str	r3, [r2, #64]	; 0x40
 8001080:	4b2f      	ldr	r3, [pc, #188]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8001082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	4b2b      	ldr	r3, [pc, #172]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001094:	4a2a      	ldr	r2, [pc, #168]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	6313      	str	r3, [r2, #48]	; 0x30
 800109c:	4b28      	ldr	r3, [pc, #160]	; (8001140 <HAL_UART_MspInit+0x1c4>)
 800109e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010a8:	230c      	movs	r3, #12
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b4:	2303      	movs	r3, #3
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010b8:	2307      	movs	r3, #7
 80010ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010bc:	f107 031c 	add.w	r3, r7, #28
 80010c0:	4619      	mov	r1, r3
 80010c2:	4820      	ldr	r0, [pc, #128]	; (8001144 <HAL_UART_MspInit+0x1c8>)
 80010c4:	f000 fecc 	bl	8001e60 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010ca:	4a23      	ldr	r2, [pc, #140]	; (8001158 <HAL_UART_MspInit+0x1dc>)
 80010cc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010d4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010d6:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010dc:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010e2:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ea:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010f0:	4b18      	ldr	r3, [pc, #96]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80010f6:	4b17      	ldr	r3, [pc, #92]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 80010fe:	2200      	movs	r2, #0
 8001100:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001108:	4812      	ldr	r0, [pc, #72]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 800110a:	f000 faa7 	bl	800165c <HAL_DMA_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8001114:	f7ff fedc 	bl	8000ed0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a0e      	ldr	r2, [pc, #56]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 800111c:	639a      	str	r2, [r3, #56]	; 0x38
 800111e:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <HAL_UART_MspInit+0x1d8>)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2026      	movs	r0, #38	; 0x26
 800112a:	f000 fa60 	bl	80015ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800112e:	2026      	movs	r0, #38	; 0x26
 8001130:	f000 fa79 	bl	8001626 <HAL_NVIC_EnableIRQ>
}
 8001134:	bf00      	nop
 8001136:	3730      	adds	r7, #48	; 0x30
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40011000 	.word	0x40011000
 8001140:	40023800 	.word	0x40023800
 8001144:	40020000 	.word	0x40020000
 8001148:	200006d0 	.word	0x200006d0
 800114c:	40026440 	.word	0x40026440
 8001150:	40004400 	.word	0x40004400
 8001154:	20000730 	.word	0x20000730
 8001158:	40026088 	.word	0x40026088

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001160:	e7fe      	b.n	8001160 <NMI_Handler+0x4>

08001162 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001166:	e7fe      	b.n	8001166 <HardFault_Handler+0x4>

08001168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800116c:	e7fe      	b.n	800116c <MemManage_Handler+0x4>

0800116e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001172:	e7fe      	b.n	8001172 <BusFault_Handler+0x4>

08001174 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001178:	e7fe      	b.n	8001178 <UsageFault_Handler+0x4>

0800117a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a8:	f000 f902 	bl	80013b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80011b4:	4802      	ldr	r0, [pc, #8]	; (80011c0 <DMA1_Stream5_IRQHandler+0x10>)
 80011b6:	f000 fbe9 	bl	800198c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000730 	.word	0x20000730

080011c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80011c8:	4802      	ldr	r0, [pc, #8]	; (80011d4 <TIM4_IRQHandler+0x10>)
 80011ca:	f002 ff6d 	bl	80040a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000600 	.word	0x20000600

080011d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011dc:	4802      	ldr	r0, [pc, #8]	; (80011e8 <USART1_IRQHandler+0x10>)
 80011de:	f003 fc3b 	bl	8004a58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000648 	.word	0x20000648

080011ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011f0:	4802      	ldr	r0, [pc, #8]	; (80011fc <USART2_IRQHandler+0x10>)
 80011f2:	f003 fc31 	bl	8004a58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2000068c 	.word	0x2000068c

08001200 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001204:	4802      	ldr	r0, [pc, #8]	; (8001210 <DMA2_Stream2_IRQHandler+0x10>)
 8001206:	f000 fbc1 	bl	800198c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200006d0 	.word	0x200006d0

08001214 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001218:	4802      	ldr	r0, [pc, #8]	; (8001224 <OTG_FS_IRQHandler+0x10>)
 800121a:	f001 f90e 	bl	800243a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20001c88 	.word	0x20001c88

08001228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001230:	4a14      	ldr	r2, [pc, #80]	; (8001284 <_sbrk+0x5c>)
 8001232:	4b15      	ldr	r3, [pc, #84]	; (8001288 <_sbrk+0x60>)
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800123c:	4b13      	ldr	r3, [pc, #76]	; (800128c <_sbrk+0x64>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d102      	bne.n	800124a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001244:	4b11      	ldr	r3, [pc, #68]	; (800128c <_sbrk+0x64>)
 8001246:	4a12      	ldr	r2, [pc, #72]	; (8001290 <_sbrk+0x68>)
 8001248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800124a:	4b10      	ldr	r3, [pc, #64]	; (800128c <_sbrk+0x64>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4413      	add	r3, r2
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	429a      	cmp	r2, r3
 8001256:	d207      	bcs.n	8001268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001258:	f008 fe14 	bl	8009e84 <__errno>
 800125c:	4603      	mov	r3, r0
 800125e:	220c      	movs	r2, #12
 8001260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001262:	f04f 33ff 	mov.w	r3, #4294967295
 8001266:	e009      	b.n	800127c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001268:	4b08      	ldr	r3, [pc, #32]	; (800128c <_sbrk+0x64>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800126e:	4b07      	ldr	r3, [pc, #28]	; (800128c <_sbrk+0x64>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4413      	add	r3, r2
 8001276:	4a05      	ldr	r2, [pc, #20]	; (800128c <_sbrk+0x64>)
 8001278:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800127a:	68fb      	ldr	r3, [r7, #12]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20020000 	.word	0x20020000
 8001288:	00000400 	.word	0x00000400
 800128c:	200007a0 	.word	0x200007a0
 8001290:	200023c8 	.word	0x200023c8

08001294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <SystemInit+0x20>)
 800129a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800129e:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <SystemInit+0x20>)
 80012a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012bc:	480d      	ldr	r0, [pc, #52]	; (80012f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012be:	490e      	ldr	r1, [pc, #56]	; (80012f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012c0:	4a0e      	ldr	r2, [pc, #56]	; (80012fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c4:	e002      	b.n	80012cc <LoopCopyDataInit>

080012c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ca:	3304      	adds	r3, #4

080012cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d0:	d3f9      	bcc.n	80012c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012d2:	4a0b      	ldr	r2, [pc, #44]	; (8001300 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012d4:	4c0b      	ldr	r4, [pc, #44]	; (8001304 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012d8:	e001      	b.n	80012de <LoopFillZerobss>

080012da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012dc:	3204      	adds	r2, #4

080012de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e0:	d3fb      	bcc.n	80012da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012e2:	f7ff ffd7 	bl	8001294 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012e6:	f008 fdd3 	bl	8009e90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ea:	f7ff facd 	bl	8000888 <main>
  bx  lr    
 80012ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012f8:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80012fc:	0800aa24 	.word	0x0800aa24
  ldr r2, =_sbss
 8001300:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001304:	200023c4 	.word	0x200023c4

08001308 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001308:	e7fe      	b.n	8001308 <ADC_IRQHandler>
	...

0800130c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001310:	4b0e      	ldr	r3, [pc, #56]	; (800134c <HAL_Init+0x40>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a0d      	ldr	r2, [pc, #52]	; (800134c <HAL_Init+0x40>)
 8001316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800131a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800131c:	4b0b      	ldr	r3, [pc, #44]	; (800134c <HAL_Init+0x40>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a0a      	ldr	r2, [pc, #40]	; (800134c <HAL_Init+0x40>)
 8001322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001326:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <HAL_Init+0x40>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a07      	ldr	r2, [pc, #28]	; (800134c <HAL_Init+0x40>)
 800132e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001332:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001334:	2003      	movs	r0, #3
 8001336:	f000 f94f 	bl	80015d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800133a:	200f      	movs	r0, #15
 800133c:	f000 f808 	bl	8001350 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001340:	f7ff fdcc 	bl	8000edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40023c00 	.word	0x40023c00

08001350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <HAL_InitTick+0x54>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <HAL_InitTick+0x58>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001366:	fbb3 f3f1 	udiv	r3, r3, r1
 800136a:	fbb2 f3f3 	udiv	r3, r2, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f000 f967 	bl	8001642 <HAL_SYSTICK_Config>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e00e      	b.n	800139c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b0f      	cmp	r3, #15
 8001382:	d80a      	bhi.n	800139a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001384:	2200      	movs	r2, #0
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	f04f 30ff 	mov.w	r0, #4294967295
 800138c:	f000 f92f 	bl	80015ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001390:	4a06      	ldr	r2, [pc, #24]	; (80013ac <HAL_InitTick+0x5c>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001396:	2300      	movs	r3, #0
 8001398:	e000      	b.n	800139c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000000 	.word	0x20000000
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000004 	.word	0x20000004

080013b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <HAL_IncTick+0x20>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <HAL_IncTick+0x24>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <HAL_IncTick+0x24>)
 80013c2:	6013      	str	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000008 	.word	0x20000008
 80013d4:	200007a4 	.word	0x200007a4

080013d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return uwTick;
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <HAL_GetTick+0x14>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	200007a4 	.word	0x200007a4

080013f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f8:	f7ff ffee 	bl	80013d8 <HAL_GetTick>
 80013fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001408:	d005      	beq.n	8001416 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140a:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <HAL_Delay+0x44>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4413      	add	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001416:	bf00      	nop
 8001418:	f7ff ffde 	bl	80013d8 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	429a      	cmp	r2, r3
 8001426:	d8f7      	bhi.n	8001418 <HAL_Delay+0x28>
  {
  }
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000008 	.word	0x20000008

08001438 <__NVIC_SetPriorityGrouping>:
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f003 0307 	and.w	r3, r3, #7
 8001446:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <__NVIC_SetPriorityGrouping+0x44>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001454:	4013      	ands	r3, r2
 8001456:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001460:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146a:	4a04      	ldr	r2, [pc, #16]	; (800147c <__NVIC_SetPriorityGrouping+0x44>)
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	60d3      	str	r3, [r2, #12]
}
 8001470:	bf00      	nop
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <__NVIC_GetPriorityGrouping>:
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001484:	4b04      	ldr	r3, [pc, #16]	; (8001498 <__NVIC_GetPriorityGrouping+0x18>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	0a1b      	lsrs	r3, r3, #8
 800148a:	f003 0307 	and.w	r3, r3, #7
}
 800148e:	4618      	mov	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <__NVIC_EnableIRQ>:
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	db0b      	blt.n	80014c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	f003 021f 	and.w	r2, r3, #31
 80014b4:	4907      	ldr	r1, [pc, #28]	; (80014d4 <__NVIC_EnableIRQ+0x38>)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	095b      	lsrs	r3, r3, #5
 80014bc:	2001      	movs	r0, #1
 80014be:	fa00 f202 	lsl.w	r2, r0, r2
 80014c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	6039      	str	r1, [r7, #0]
 80014e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	db0a      	blt.n	8001502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	490c      	ldr	r1, [pc, #48]	; (8001524 <__NVIC_SetPriority+0x4c>)
 80014f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f6:	0112      	lsls	r2, r2, #4
 80014f8:	b2d2      	uxtb	r2, r2
 80014fa:	440b      	add	r3, r1
 80014fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001500:	e00a      	b.n	8001518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4908      	ldr	r1, [pc, #32]	; (8001528 <__NVIC_SetPriority+0x50>)
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	3b04      	subs	r3, #4
 8001510:	0112      	lsls	r2, r2, #4
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	440b      	add	r3, r1
 8001516:	761a      	strb	r2, [r3, #24]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	e000e100 	.word	0xe000e100
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800152c:	b480      	push	{r7}
 800152e:	b089      	sub	sp, #36	; 0x24
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f1c3 0307 	rsb	r3, r3, #7
 8001546:	2b04      	cmp	r3, #4
 8001548:	bf28      	it	cs
 800154a:	2304      	movcs	r3, #4
 800154c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3304      	adds	r3, #4
 8001552:	2b06      	cmp	r3, #6
 8001554:	d902      	bls.n	800155c <NVIC_EncodePriority+0x30>
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3b03      	subs	r3, #3
 800155a:	e000      	b.n	800155e <NVIC_EncodePriority+0x32>
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001560:	f04f 32ff 	mov.w	r2, #4294967295
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43da      	mvns	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	401a      	ands	r2, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001574:	f04f 31ff 	mov.w	r1, #4294967295
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa01 f303 	lsl.w	r3, r1, r3
 800157e:	43d9      	mvns	r1, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001584:	4313      	orrs	r3, r2
         );
}
 8001586:	4618      	mov	r0, r3
 8001588:	3724      	adds	r7, #36	; 0x24
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
	...

08001594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3b01      	subs	r3, #1
 80015a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015a4:	d301      	bcc.n	80015aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015a6:	2301      	movs	r3, #1
 80015a8:	e00f      	b.n	80015ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015aa:	4a0a      	ldr	r2, [pc, #40]	; (80015d4 <SysTick_Config+0x40>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015b2:	210f      	movs	r1, #15
 80015b4:	f04f 30ff 	mov.w	r0, #4294967295
 80015b8:	f7ff ff8e 	bl	80014d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <SysTick_Config+0x40>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015c2:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <SysTick_Config+0x40>)
 80015c4:	2207      	movs	r2, #7
 80015c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	e000e010 	.word	0xe000e010

080015d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ff29 	bl	8001438 <__NVIC_SetPriorityGrouping>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b086      	sub	sp, #24
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	4603      	mov	r3, r0
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
 80015fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001600:	f7ff ff3e 	bl	8001480 <__NVIC_GetPriorityGrouping>
 8001604:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	68b9      	ldr	r1, [r7, #8]
 800160a:	6978      	ldr	r0, [r7, #20]
 800160c:	f7ff ff8e 	bl	800152c <NVIC_EncodePriority>
 8001610:	4602      	mov	r2, r0
 8001612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001616:	4611      	mov	r1, r2
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff ff5d 	bl	80014d8 <__NVIC_SetPriority>
}
 800161e:	bf00      	nop
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	4603      	mov	r3, r0
 800162e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff ff31 	bl	800149c <__NVIC_EnableIRQ>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7ff ffa2 	bl	8001594 <SysTick_Config>
 8001650:	4603      	mov	r3, r0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001668:	f7ff feb6 	bl	80013d8 <HAL_GetTick>
 800166c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d101      	bne.n	8001678 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e099      	b.n	80017ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2202      	movs	r2, #2
 800167c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f022 0201 	bic.w	r2, r2, #1
 8001696:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001698:	e00f      	b.n	80016ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800169a:	f7ff fe9d 	bl	80013d8 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b05      	cmp	r3, #5
 80016a6:	d908      	bls.n	80016ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2220      	movs	r2, #32
 80016ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2203      	movs	r2, #3
 80016b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e078      	b.n	80017ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1e8      	bne.n	800169a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	4b38      	ldr	r3, [pc, #224]	; (80017b4 <HAL_DMA_Init+0x158>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	691b      	ldr	r3, [r3, #16]
 80016ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a1b      	ldr	r3, [r3, #32]
 8001704:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	4313      	orrs	r3, r2
 800170a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001710:	2b04      	cmp	r3, #4
 8001712:	d107      	bne.n	8001724 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171c:	4313      	orrs	r3, r2
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	4313      	orrs	r3, r2
 8001722:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	f023 0307 	bic.w	r3, r3, #7
 800173a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	697a      	ldr	r2, [r7, #20]
 8001742:	4313      	orrs	r3, r2
 8001744:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174a:	2b04      	cmp	r3, #4
 800174c:	d117      	bne.n	800177e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001752:	697a      	ldr	r2, [r7, #20]
 8001754:	4313      	orrs	r3, r2
 8001756:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00e      	beq.n	800177e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 fb01 	bl	8001d68 <DMA_CheckFifoParam>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d008      	beq.n	800177e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2240      	movs	r2, #64	; 0x40
 8001770:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2201      	movs	r2, #1
 8001776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800177a:	2301      	movs	r3, #1
 800177c:	e016      	b.n	80017ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 fab8 	bl	8001cfc <DMA_CalcBaseAndBitshift>
 800178c:	4603      	mov	r3, r0
 800178e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001794:	223f      	movs	r2, #63	; 0x3f
 8001796:	409a      	lsls	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	f010803f 	.word	0xf010803f

080017b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
 80017c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d101      	bne.n	80017de <HAL_DMA_Start_IT+0x26>
 80017da:	2302      	movs	r3, #2
 80017dc:	e040      	b.n	8001860 <HAL_DMA_Start_IT+0xa8>
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2201      	movs	r2, #1
 80017e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d12f      	bne.n	8001852 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2202      	movs	r2, #2
 80017f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2200      	movs	r2, #0
 80017fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	68f8      	ldr	r0, [r7, #12]
 8001808:	f000 fa4a 	bl	8001ca0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001810:	223f      	movs	r2, #63	; 0x3f
 8001812:	409a      	lsls	r2, r3
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f042 0216 	orr.w	r2, r2, #22
 8001826:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f042 0208 	orr.w	r2, r2, #8
 800183e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	e005      	b.n	800185e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800185a:	2302      	movs	r3, #2
 800185c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800185e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001874:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001876:	f7ff fdaf 	bl	80013d8 <HAL_GetTick>
 800187a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d008      	beq.n	800189a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2280      	movs	r2, #128	; 0x80
 800188c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e052      	b.n	8001940 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f022 0216 	bic.w	r2, r2, #22
 80018a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	695a      	ldr	r2, [r3, #20]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d103      	bne.n	80018ca <HAL_DMA_Abort+0x62>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d007      	beq.n	80018da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0208 	bic.w	r2, r2, #8
 80018d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0201 	bic.w	r2, r2, #1
 80018e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018ea:	e013      	b.n	8001914 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018ec:	f7ff fd74 	bl	80013d8 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b05      	cmp	r3, #5
 80018f8:	d90c      	bls.n	8001914 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2220      	movs	r2, #32
 80018fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2203      	movs	r2, #3
 8001904:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e015      	b.n	8001940 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1e4      	bne.n	80018ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001926:	223f      	movs	r2, #63	; 0x3f
 8001928:	409a      	lsls	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d004      	beq.n	8001966 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2280      	movs	r2, #128	; 0x80
 8001960:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e00c      	b.n	8001980 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2205      	movs	r2, #5
 800196a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0201 	bic.w	r2, r2, #1
 800197c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001994:	2300      	movs	r3, #0
 8001996:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001998:	4b8e      	ldr	r3, [pc, #568]	; (8001bd4 <HAL_DMA_IRQHandler+0x248>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a8e      	ldr	r2, [pc, #568]	; (8001bd8 <HAL_DMA_IRQHandler+0x24c>)
 800199e:	fba2 2303 	umull	r2, r3, r2, r3
 80019a2:	0a9b      	lsrs	r3, r3, #10
 80019a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b6:	2208      	movs	r2, #8
 80019b8:	409a      	lsls	r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4013      	ands	r3, r2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d01a      	beq.n	80019f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d013      	beq.n	80019f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0204 	bic.w	r2, r2, #4
 80019de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e4:	2208      	movs	r2, #8
 80019e6:	409a      	lsls	r2, r3
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019f0:	f043 0201 	orr.w	r2, r3, #1
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019fc:	2201      	movs	r2, #1
 80019fe:	409a      	lsls	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d012      	beq.n	8001a2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00b      	beq.n	8001a2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	409a      	lsls	r2, r3
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a26:	f043 0202 	orr.w	r2, r3, #2
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a32:	2204      	movs	r2, #4
 8001a34:	409a      	lsls	r2, r3
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d012      	beq.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d00b      	beq.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a50:	2204      	movs	r2, #4
 8001a52:	409a      	lsls	r2, r3
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a5c:	f043 0204 	orr.w	r2, r3, #4
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a68:	2210      	movs	r2, #16
 8001a6a:	409a      	lsls	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d043      	beq.n	8001afc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d03c      	beq.n	8001afc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a86:	2210      	movs	r2, #16
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d018      	beq.n	8001ace <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d108      	bne.n	8001abc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d024      	beq.n	8001afc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	4798      	blx	r3
 8001aba:	e01f      	b.n	8001afc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d01b      	beq.n	8001afc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	4798      	blx	r3
 8001acc:	e016      	b.n	8001afc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d107      	bne.n	8001aec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0208 	bic.w	r2, r2, #8
 8001aea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b00:	2220      	movs	r2, #32
 8001b02:	409a      	lsls	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4013      	ands	r3, r2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 808f 	beq.w	8001c2c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0310 	and.w	r3, r3, #16
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f000 8087 	beq.w	8001c2c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b22:	2220      	movs	r2, #32
 8001b24:	409a      	lsls	r2, r3
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b05      	cmp	r3, #5
 8001b34:	d136      	bne.n	8001ba4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f022 0216 	bic.w	r2, r2, #22
 8001b44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	695a      	ldr	r2, [r3, #20]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d103      	bne.n	8001b66 <HAL_DMA_IRQHandler+0x1da>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d007      	beq.n	8001b76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 0208 	bic.w	r2, r2, #8
 8001b74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b7a:	223f      	movs	r2, #63	; 0x3f
 8001b7c:	409a      	lsls	r2, r3
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d07e      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	4798      	blx	r3
        }
        return;
 8001ba2:	e079      	b.n	8001c98 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d01d      	beq.n	8001bee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d10d      	bne.n	8001bdc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d031      	beq.n	8001c2c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	4798      	blx	r3
 8001bd0:	e02c      	b.n	8001c2c <HAL_DMA_IRQHandler+0x2a0>
 8001bd2:	bf00      	nop
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d023      	beq.n	8001c2c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	4798      	blx	r3
 8001bec:	e01e      	b.n	8001c2c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d10f      	bne.n	8001c1c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 0210 	bic.w	r2, r2, #16
 8001c0a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d032      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d022      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2205      	movs	r2, #5
 8001c44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 0201 	bic.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d307      	bcc.n	8001c74 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f2      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x2cc>
 8001c72:	e000      	b.n	8001c76 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001c74:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d005      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	4798      	blx	r3
 8001c96:	e000      	b.n	8001c9a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c98:	bf00      	nop
    }
  }
}
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cbc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b40      	cmp	r3, #64	; 0x40
 8001ccc:	d108      	bne.n	8001ce0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001cde:	e007      	b.n	8001cf0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68ba      	ldr	r2, [r7, #8]
 8001ce6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	60da      	str	r2, [r3, #12]
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	3b10      	subs	r3, #16
 8001d0c:	4a14      	ldr	r2, [pc, #80]	; (8001d60 <DMA_CalcBaseAndBitshift+0x64>)
 8001d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d12:	091b      	lsrs	r3, r3, #4
 8001d14:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d16:	4a13      	ldr	r2, [pc, #76]	; (8001d64 <DMA_CalcBaseAndBitshift+0x68>)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d909      	bls.n	8001d3e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d32:	f023 0303 	bic.w	r3, r3, #3
 8001d36:	1d1a      	adds	r2, r3, #4
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	659a      	str	r2, [r3, #88]	; 0x58
 8001d3c:	e007      	b.n	8001d4e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d46:	f023 0303 	bic.w	r3, r3, #3
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3714      	adds	r7, #20
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	aaaaaaab 	.word	0xaaaaaaab
 8001d64:	0800a9d8 	.word	0x0800a9d8

08001d68 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d70:	2300      	movs	r3, #0
 8001d72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d78:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d11f      	bne.n	8001dc2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d856      	bhi.n	8001e36 <DMA_CheckFifoParam+0xce>
 8001d88:	a201      	add	r2, pc, #4	; (adr r2, 8001d90 <DMA_CheckFifoParam+0x28>)
 8001d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8e:	bf00      	nop
 8001d90:	08001da1 	.word	0x08001da1
 8001d94:	08001db3 	.word	0x08001db3
 8001d98:	08001da1 	.word	0x08001da1
 8001d9c:	08001e37 	.word	0x08001e37
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d046      	beq.n	8001e3a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001db0:	e043      	b.n	8001e3a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001dba:	d140      	bne.n	8001e3e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dc0:	e03d      	b.n	8001e3e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dca:	d121      	bne.n	8001e10 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d837      	bhi.n	8001e42 <DMA_CheckFifoParam+0xda>
 8001dd2:	a201      	add	r2, pc, #4	; (adr r2, 8001dd8 <DMA_CheckFifoParam+0x70>)
 8001dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd8:	08001de9 	.word	0x08001de9
 8001ddc:	08001def 	.word	0x08001def
 8001de0:	08001de9 	.word	0x08001de9
 8001de4:	08001e01 	.word	0x08001e01
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	73fb      	strb	r3, [r7, #15]
      break;
 8001dec:	e030      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d025      	beq.n	8001e46 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dfe:	e022      	b.n	8001e46 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e04:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e08:	d11f      	bne.n	8001e4a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e0e:	e01c      	b.n	8001e4a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d903      	bls.n	8001e1e <DMA_CheckFifoParam+0xb6>
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	2b03      	cmp	r3, #3
 8001e1a:	d003      	beq.n	8001e24 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e1c:	e018      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	73fb      	strb	r3, [r7, #15]
      break;
 8001e22:	e015      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00e      	beq.n	8001e4e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
      break;
 8001e34:	e00b      	b.n	8001e4e <DMA_CheckFifoParam+0xe6>
      break;
 8001e36:	bf00      	nop
 8001e38:	e00a      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      break;
 8001e3a:	bf00      	nop
 8001e3c:	e008      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      break;
 8001e3e:	bf00      	nop
 8001e40:	e006      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      break;
 8001e42:	bf00      	nop
 8001e44:	e004      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      break;
 8001e46:	bf00      	nop
 8001e48:	e002      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      break;   
 8001e4a:	bf00      	nop
 8001e4c:	e000      	b.n	8001e50 <DMA_CheckFifoParam+0xe8>
      break;
 8001e4e:	bf00      	nop
    }
  } 
  
  return status; 
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop

08001e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	; 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	e159      	b.n	8002130 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	f040 8148 	bne.w	800212a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d005      	beq.n	8001eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d130      	bne.n	8001f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee8:	2201      	movs	r2, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 0201 	and.w	r2, r3, #1
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	d017      	beq.n	8001f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d123      	bne.n	8001fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	08da      	lsrs	r2, r3, #3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3208      	adds	r2, #8
 8001f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	220f      	movs	r2, #15
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	08da      	lsrs	r2, r3, #3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3208      	adds	r2, #8
 8001f9e:	69b9      	ldr	r1, [r7, #24]
 8001fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0203 	and.w	r2, r3, #3
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f000 80a2 	beq.w	800212a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b57      	ldr	r3, [pc, #348]	; (8002148 <HAL_GPIO_Init+0x2e8>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fee:	4a56      	ldr	r2, [pc, #344]	; (8002148 <HAL_GPIO_Init+0x2e8>)
 8001ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ff6:	4b54      	ldr	r3, [pc, #336]	; (8002148 <HAL_GPIO_Init+0x2e8>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002002:	4a52      	ldr	r2, [pc, #328]	; (800214c <HAL_GPIO_Init+0x2ec>)
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a49      	ldr	r2, [pc, #292]	; (8002150 <HAL_GPIO_Init+0x2f0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d019      	beq.n	8002062 <HAL_GPIO_Init+0x202>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a48      	ldr	r2, [pc, #288]	; (8002154 <HAL_GPIO_Init+0x2f4>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d013      	beq.n	800205e <HAL_GPIO_Init+0x1fe>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a47      	ldr	r2, [pc, #284]	; (8002158 <HAL_GPIO_Init+0x2f8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00d      	beq.n	800205a <HAL_GPIO_Init+0x1fa>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a46      	ldr	r2, [pc, #280]	; (800215c <HAL_GPIO_Init+0x2fc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d007      	beq.n	8002056 <HAL_GPIO_Init+0x1f6>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a45      	ldr	r2, [pc, #276]	; (8002160 <HAL_GPIO_Init+0x300>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d101      	bne.n	8002052 <HAL_GPIO_Init+0x1f2>
 800204e:	2304      	movs	r3, #4
 8002050:	e008      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002052:	2307      	movs	r3, #7
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002056:	2303      	movs	r3, #3
 8002058:	e004      	b.n	8002064 <HAL_GPIO_Init+0x204>
 800205a:	2302      	movs	r3, #2
 800205c:	e002      	b.n	8002064 <HAL_GPIO_Init+0x204>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002062:	2300      	movs	r3, #0
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	f002 0203 	and.w	r2, r2, #3
 800206a:	0092      	lsls	r2, r2, #2
 800206c:	4093      	lsls	r3, r2
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002074:	4935      	ldr	r1, [pc, #212]	; (800214c <HAL_GPIO_Init+0x2ec>)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	089b      	lsrs	r3, r3, #2
 800207a:	3302      	adds	r3, #2
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002082:	4b38      	ldr	r3, [pc, #224]	; (8002164 <HAL_GPIO_Init+0x304>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	43db      	mvns	r3, r3
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	4013      	ands	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020a6:	4a2f      	ldr	r2, [pc, #188]	; (8002164 <HAL_GPIO_Init+0x304>)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020ac:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <HAL_GPIO_Init+0x304>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4013      	ands	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020d0:	4a24      	ldr	r2, [pc, #144]	; (8002164 <HAL_GPIO_Init+0x304>)
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020d6:	4b23      	ldr	r3, [pc, #140]	; (8002164 <HAL_GPIO_Init+0x304>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020fa:	4a1a      	ldr	r2, [pc, #104]	; (8002164 <HAL_GPIO_Init+0x304>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002100:	4b18      	ldr	r3, [pc, #96]	; (8002164 <HAL_GPIO_Init+0x304>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002124:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <HAL_GPIO_Init+0x304>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3301      	adds	r3, #1
 800212e:	61fb      	str	r3, [r7, #28]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	2b0f      	cmp	r3, #15
 8002134:	f67f aea2 	bls.w	8001e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	3724      	adds	r7, #36	; 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800
 800214c:	40013800 	.word	0x40013800
 8002150:	40020000 	.word	0x40020000
 8002154:	40020400 	.word	0x40020400
 8002158:	40020800 	.word	0x40020800
 800215c:	40020c00 	.word	0x40020c00
 8002160:	40021000 	.word	0x40021000
 8002164:	40013c00 	.word	0x40013c00

08002168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	807b      	strh	r3, [r7, #2]
 8002174:	4613      	mov	r3, r2
 8002176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002178:	787b      	ldrb	r3, [r7, #1]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800217e:	887a      	ldrh	r2, [r7, #2]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002184:	e003      	b.n	800218e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002186:	887b      	ldrh	r3, [r7, #2]
 8002188:	041a      	lsls	r2, r3, #16
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	619a      	str	r2, [r3, #24]
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800219a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800219c:	b08f      	sub	sp, #60	; 0x3c
 800219e:	af0a      	add	r7, sp, #40	; 0x28
 80021a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e10f      	b.n	80023cc <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d106      	bne.n	80021cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f007 fb52 	bl	8009870 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2203      	movs	r2, #3
 80021d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d102      	bne.n	80021e6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f003 fe39 	bl	8005e62 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	603b      	str	r3, [r7, #0]
 80021f6:	687e      	ldr	r6, [r7, #4]
 80021f8:	466d      	mov	r5, sp
 80021fa:	f106 0410 	add.w	r4, r6, #16
 80021fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002200:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002202:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002204:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002206:	e894 0003 	ldmia.w	r4, {r0, r1}
 800220a:	e885 0003 	stmia.w	r5, {r0, r1}
 800220e:	1d33      	adds	r3, r6, #4
 8002210:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002212:	6838      	ldr	r0, [r7, #0]
 8002214:	f003 fd10 	bl	8005c38 <USB_CoreInit>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d005      	beq.n	800222a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2202      	movs	r2, #2
 8002222:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e0d0      	b.n	80023cc <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2100      	movs	r1, #0
 8002230:	4618      	mov	r0, r3
 8002232:	f003 fe27 	bl	8005e84 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
 800223a:	e04a      	b.n	80022d2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800223c:	7bfa      	ldrb	r2, [r7, #15]
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	4413      	add	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	333d      	adds	r3, #61	; 0x3d
 800224c:	2201      	movs	r2, #1
 800224e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4413      	add	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	333c      	adds	r3, #60	; 0x3c
 8002260:	7bfa      	ldrb	r2, [r7, #15]
 8002262:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002264:	7bfa      	ldrb	r2, [r7, #15]
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	b298      	uxth	r0, r3
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	3344      	adds	r3, #68	; 0x44
 8002278:	4602      	mov	r2, r0
 800227a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800227c:	7bfa      	ldrb	r2, [r7, #15]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	4413      	add	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	3340      	adds	r3, #64	; 0x40
 800228c:	2200      	movs	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002290:	7bfa      	ldrb	r2, [r7, #15]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	3348      	adds	r3, #72	; 0x48
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022a4:	7bfa      	ldrb	r2, [r7, #15]
 80022a6:	6879      	ldr	r1, [r7, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4413      	add	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	440b      	add	r3, r1
 80022b2:	334c      	adds	r3, #76	; 0x4c
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022b8:	7bfa      	ldrb	r2, [r7, #15]
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4413      	add	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	3354      	adds	r3, #84	; 0x54
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	3301      	adds	r3, #1
 80022d0:	73fb      	strb	r3, [r7, #15]
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d3af      	bcc.n	800223c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]
 80022e0:	e044      	b.n	800236c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022e2:	7bfa      	ldrb	r2, [r7, #15]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	4413      	add	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022f8:	7bfa      	ldrb	r2, [r7, #15]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4413      	add	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800230a:	7bfa      	ldrb	r2, [r7, #15]
 800230c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800230e:	7bfa      	ldrb	r2, [r7, #15]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	4413      	add	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002320:	2200      	movs	r2, #0
 8002322:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002324:	7bfa      	ldrb	r2, [r7, #15]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4413      	add	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800233a:	7bfa      	ldrb	r2, [r7, #15]
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4413      	add	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	440b      	add	r3, r1
 8002348:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002350:	7bfa      	ldrb	r2, [r7, #15]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	4413      	add	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	3301      	adds	r3, #1
 800236a:	73fb      	strb	r3, [r7, #15]
 800236c:	7bfa      	ldrb	r2, [r7, #15]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	429a      	cmp	r2, r3
 8002374:	d3b5      	bcc.n	80022e2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	603b      	str	r3, [r7, #0]
 800237c:	687e      	ldr	r6, [r7, #4]
 800237e:	466d      	mov	r5, sp
 8002380:	f106 0410 	add.w	r4, r6, #16
 8002384:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002386:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002388:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800238a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800238c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002390:	e885 0003 	stmia.w	r5, {r0, r1}
 8002394:	1d33      	adds	r3, r6, #4
 8002396:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002398:	6838      	ldr	r0, [r7, #0]
 800239a:	f003 fdbf 	bl	8005f1c <USB_DevInit>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2202      	movs	r2, #2
 80023a8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e00d      	b.n	80023cc <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f004 ff0e 	bl	80071e6 <USB_DevDisconnect>

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023d4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_PCD_Start+0x1c>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e020      	b.n	8002432 <HAL_PCD_Start+0x5e>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d109      	bne.n	8002414 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002404:	2b01      	cmp	r3, #1
 8002406:	d005      	beq.n	8002414 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800240c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f003 fd11 	bl	8005e40 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f004 febe 	bl	80071a4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800243a:	b590      	push	{r4, r7, lr}
 800243c:	b08d      	sub	sp, #52	; 0x34
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f004 ff7c 	bl	800734e <USB_GetMode>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	f040 848a 	bne.w	8002d72 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f004 fee0 	bl	8007228 <USB_ReadInterrupts>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 8480 	beq.w	8002d70 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	0a1b      	lsrs	r3, r3, #8
 800247a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f004 fecd 	bl	8007228 <USB_ReadInterrupts>
 800248e:	4603      	mov	r3, r0
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b02      	cmp	r3, #2
 8002496:	d107      	bne.n	80024a8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	695a      	ldr	r2, [r3, #20]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f002 0202 	and.w	r2, r2, #2
 80024a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f004 febb 	bl	8007228 <USB_ReadInterrupts>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f003 0310 	and.w	r3, r3, #16
 80024b8:	2b10      	cmp	r3, #16
 80024ba:	d161      	bne.n	8002580 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	699a      	ldr	r2, [r3, #24]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0210 	bic.w	r2, r2, #16
 80024ca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80024cc:	6a3b      	ldr	r3, [r7, #32]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	f003 020f 	and.w	r2, r3, #15
 80024d8:	4613      	mov	r3, r2
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4413      	add	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	4413      	add	r3, r2
 80024e8:	3304      	adds	r3, #4
 80024ea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	0c5b      	lsrs	r3, r3, #17
 80024f0:	f003 030f 	and.w	r3, r3, #15
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d124      	bne.n	8002542 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80024fe:	4013      	ands	r3, r2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d035      	beq.n	8002570 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800250e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002512:	b29b      	uxth	r3, r3
 8002514:	461a      	mov	r2, r3
 8002516:	6a38      	ldr	r0, [r7, #32]
 8002518:	f004 fcf2 	bl	8006f00 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	691a      	ldr	r2, [r3, #16]
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	091b      	lsrs	r3, r3, #4
 8002524:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002528:	441a      	add	r2, r3
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	6a1a      	ldr	r2, [r3, #32]
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	091b      	lsrs	r3, r3, #4
 8002536:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800253a:	441a      	add	r2, r3
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	621a      	str	r2, [r3, #32]
 8002540:	e016      	b.n	8002570 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	0c5b      	lsrs	r3, r3, #17
 8002546:	f003 030f 	and.w	r3, r3, #15
 800254a:	2b06      	cmp	r3, #6
 800254c:	d110      	bne.n	8002570 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002554:	2208      	movs	r2, #8
 8002556:	4619      	mov	r1, r3
 8002558:	6a38      	ldr	r0, [r7, #32]
 800255a:	f004 fcd1 	bl	8006f00 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	6a1a      	ldr	r2, [r3, #32]
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	091b      	lsrs	r3, r3, #4
 8002566:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800256a:	441a      	add	r2, r3
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0210 	orr.w	r2, r2, #16
 800257e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f004 fe4f 	bl	8007228 <USB_ReadInterrupts>
 800258a:	4603      	mov	r3, r0
 800258c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002590:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002594:	f040 80a7 	bne.w	80026e6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 fe54 	bl	800724e <USB_ReadDevAllOutEpInterrupt>
 80025a6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80025a8:	e099      	b.n	80026de <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80025aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 808e 	beq.w	80026d2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f004 fe78 	bl	80072b6 <USB_ReadDevOutEPInterrupt>
 80025c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00c      	beq.n	80025ec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	015a      	lsls	r2, r3, #5
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	4413      	add	r3, r2
 80025da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025de:	461a      	mov	r2, r3
 80025e0:	2301      	movs	r3, #1
 80025e2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80025e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fec2 	bl	8003370 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00c      	beq.n	8002610 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80025f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f8:	015a      	lsls	r2, r3, #5
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	4413      	add	r3, r2
 80025fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002602:	461a      	mov	r2, r3
 8002604:	2308      	movs	r3, #8
 8002606:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002608:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 ff98 	bl	8003540 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	f003 0310 	and.w	r3, r3, #16
 8002616:	2b00      	cmp	r3, #0
 8002618:	d008      	beq.n	800262c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	015a      	lsls	r2, r3, #5
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	4413      	add	r3, r2
 8002622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002626:	461a      	mov	r2, r3
 8002628:	2310      	movs	r3, #16
 800262a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d030      	beq.n	8002698 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002636:	6a3b      	ldr	r3, [r7, #32]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800263e:	2b80      	cmp	r3, #128	; 0x80
 8002640:	d109      	bne.n	8002656 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	69fa      	ldr	r2, [r7, #28]
 800264c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002650:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002654:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002658:	4613      	mov	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	4413      	add	r3, r2
 8002668:	3304      	adds	r3, #4
 800266a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	78db      	ldrb	r3, [r3, #3]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d108      	bne.n	8002686 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2200      	movs	r2, #0
 8002678:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	b2db      	uxtb	r3, r3
 800267e:	4619      	mov	r1, r3
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f007 f9f1 	bl	8009a68 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002688:	015a      	lsls	r2, r3, #5
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	4413      	add	r3, r2
 800268e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002692:	461a      	mov	r2, r3
 8002694:	2302      	movs	r3, #2
 8002696:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d008      	beq.n	80026b4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	015a      	lsls	r2, r3, #5
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	4413      	add	r3, r2
 80026aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ae:	461a      	mov	r2, r3
 80026b0:	2320      	movs	r3, #32
 80026b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d009      	beq.n	80026d2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ca:	461a      	mov	r2, r3
 80026cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026d0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d4:	3301      	adds	r3, #1
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80026d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026da:	085b      	lsrs	r3, r3, #1
 80026dc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80026de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f47f af62 	bne.w	80025aa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f004 fd9c 	bl	8007228 <USB_ReadInterrupts>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80026fa:	f040 80db 	bne.w	80028b4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f004 fdbd 	bl	8007282 <USB_ReadDevAllInEpInterrupt>
 8002708:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800270a:	2300      	movs	r3, #0
 800270c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800270e:	e0cd      	b.n	80028ac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	f000 80c2 	beq.w	80028a0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f004 fde3 	bl	80072f2 <USB_ReadDevInEPInterrupt>
 800272c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d057      	beq.n	80027e8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	2201      	movs	r2, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800274c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	43db      	mvns	r3, r3
 8002752:	69f9      	ldr	r1, [r7, #28]
 8002754:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002758:	4013      	ands	r3, r2
 800275a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	015a      	lsls	r2, r3, #5
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	4413      	add	r3, r2
 8002764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002768:	461a      	mov	r2, r3
 800276a:	2301      	movs	r3, #1
 800276c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d132      	bne.n	80027dc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800277a:	4613      	mov	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	334c      	adds	r3, #76	; 0x4c
 8002786:	6819      	ldr	r1, [r3, #0]
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800278c:	4613      	mov	r3, r2
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	4413      	add	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4403      	add	r3, r0
 8002796:	3348      	adds	r3, #72	; 0x48
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4419      	add	r1, r3
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027a0:	4613      	mov	r3, r2
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	4413      	add	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4403      	add	r3, r0
 80027aa:	334c      	adds	r3, #76	; 0x4c
 80027ac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d113      	bne.n	80027dc <HAL_PCD_IRQHandler+0x3a2>
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b8:	4613      	mov	r3, r2
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	4413      	add	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	3354      	adds	r3, #84	; 0x54
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d108      	bne.n	80027dc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80027d4:	461a      	mov	r2, r3
 80027d6:	2101      	movs	r1, #1
 80027d8:	f004 fdea 	bl	80073b0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	4619      	mov	r1, r3
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f007 f8c5 	bl	8009972 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d008      	beq.n	8002804 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	015a      	lsls	r2, r3, #5
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	4413      	add	r3, r2
 80027fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80027fe:	461a      	mov	r2, r3
 8002800:	2308      	movs	r3, #8
 8002802:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	f003 0310 	and.w	r3, r3, #16
 800280a:	2b00      	cmp	r3, #0
 800280c:	d008      	beq.n	8002820 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	015a      	lsls	r2, r3, #5
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	4413      	add	r3, r2
 8002816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800281a:	461a      	mov	r2, r3
 800281c:	2310      	movs	r3, #16
 800281e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800282a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282c:	015a      	lsls	r2, r3, #5
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	4413      	add	r3, r2
 8002832:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002836:	461a      	mov	r2, r3
 8002838:	2340      	movs	r3, #64	; 0x40
 800283a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d023      	beq.n	800288e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002846:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002848:	6a38      	ldr	r0, [r7, #32]
 800284a:	f003 fccb 	bl	80061e4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800284e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002850:	4613      	mov	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	3338      	adds	r3, #56	; 0x38
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	4413      	add	r3, r2
 800285e:	3304      	adds	r3, #4
 8002860:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	78db      	ldrb	r3, [r3, #3]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d108      	bne.n	800287c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2200      	movs	r2, #0
 800286e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	b2db      	uxtb	r3, r3
 8002874:	4619      	mov	r1, r3
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f007 f908 	bl	8009a8c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	015a      	lsls	r2, r3, #5
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	4413      	add	r3, r2
 8002884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002888:	461a      	mov	r2, r3
 800288a:	2302      	movs	r3, #2
 800288c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002898:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fcdb 	bl	8003256 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80028a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a2:	3301      	adds	r3, #1
 80028a4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80028a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028a8:	085b      	lsrs	r3, r3, #1
 80028aa:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80028ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f47f af2e 	bne.w	8002710 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f004 fcb5 	bl	8007228 <USB_ReadInterrupts>
 80028be:	4603      	mov	r3, r0
 80028c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80028c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028c8:	d122      	bne.n	8002910 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	69fa      	ldr	r2, [r7, #28]
 80028d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028d8:	f023 0301 	bic.w	r3, r3, #1
 80028dc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d108      	bne.n	80028fa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80028f0:	2100      	movs	r1, #0
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 fec2 	bl	800367c <HAL_PCDEx_LPM_Callback>
 80028f8:	e002      	b.n	8002900 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f007 f8a6 	bl	8009a4c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695a      	ldr	r2, [r3, #20]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800290e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f004 fc87 	bl	8007228 <USB_ReadInterrupts>
 800291a:	4603      	mov	r3, r0
 800291c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002924:	d112      	bne.n	800294c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b01      	cmp	r3, #1
 8002934:	d102      	bne.n	800293c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f007 f862 	bl	8009a00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695a      	ldr	r2, [r3, #20]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800294a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f004 fc69 	bl	8007228 <USB_ReadInterrupts>
 8002956:	4603      	mov	r3, r0
 8002958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800295c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002960:	f040 80b7 	bne.w	8002ad2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	69fa      	ldr	r2, [r7, #28]
 800296e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002972:	f023 0301 	bic.w	r3, r3, #1
 8002976:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2110      	movs	r1, #16
 800297e:	4618      	mov	r0, r3
 8002980:	f003 fc30 	bl	80061e4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002984:	2300      	movs	r3, #0
 8002986:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002988:	e046      	b.n	8002a18 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800298a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800298c:	015a      	lsls	r2, r3, #5
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	4413      	add	r3, r2
 8002992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002996:	461a      	mov	r2, r3
 8002998:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800299c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800299e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a0:	015a      	lsls	r2, r3, #5
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029ae:	0151      	lsls	r1, r2, #5
 80029b0:	69fa      	ldr	r2, [r7, #28]
 80029b2:	440a      	add	r2, r1
 80029b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80029b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80029be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029ca:	461a      	mov	r2, r3
 80029cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80029d0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80029d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029d4:	015a      	lsls	r2, r3, #5
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	4413      	add	r3, r2
 80029da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029e2:	0151      	lsls	r1, r2, #5
 80029e4:	69fa      	ldr	r2, [r7, #28]
 80029e6:	440a      	add	r2, r1
 80029e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80029ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80029f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029f4:	015a      	lsls	r2, r3, #5
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a02:	0151      	lsls	r1, r2, #5
 8002a04:	69fa      	ldr	r2, [r7, #28]
 8002a06:	440a      	add	r2, r1
 8002a08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a0c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a10:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a14:	3301      	adds	r3, #1
 8002a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d3b3      	bcc.n	800298a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a30:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002a34:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d016      	beq.n	8002a6c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a48:	69fa      	ldr	r2, [r7, #28]
 8002a4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a4e:	f043 030b 	orr.w	r3, r3, #11
 8002a52:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5e:	69fa      	ldr	r2, [r7, #28]
 8002a60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a64:	f043 030b 	orr.w	r3, r3, #11
 8002a68:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6a:	e015      	b.n	8002a98 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	69fa      	ldr	r2, [r7, #28]
 8002a76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a7e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002a82:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	69fa      	ldr	r2, [r7, #28]
 8002a8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a92:	f043 030b 	orr.w	r3, r3, #11
 8002a96:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	69fa      	ldr	r2, [r7, #28]
 8002aa2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aa6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002aaa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6818      	ldr	r0, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002abc:	461a      	mov	r2, r3
 8002abe:	f004 fc77 	bl	80073b0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002ad0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 fba6 	bl	8007228 <USB_ReadInterrupts>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ae2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ae6:	d124      	bne.n	8002b32 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f004 fc3c 	bl	800736a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f003 fbf1 	bl	80062de <USB_GetDevSpeed>
 8002afc:	4603      	mov	r3, r0
 8002afe:	461a      	mov	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681c      	ldr	r4, [r3, #0]
 8002b08:	f001 f9e8 	bl	8003edc <HAL_RCC_GetHCLKFreq>
 8002b0c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	461a      	mov	r2, r3
 8002b16:	4620      	mov	r0, r4
 8002b18:	f003 f8f0 	bl	8005cfc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f006 ff50 	bl	80099c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	695a      	ldr	r2, [r3, #20]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002b30:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 fb76 	bl	8007228 <USB_ReadInterrupts>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	f003 0308 	and.w	r3, r3, #8
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d10a      	bne.n	8002b5c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f006 ff2d 	bl	80099a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695a      	ldr	r2, [r3, #20]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f002 0208 	and.w	r2, r2, #8
 8002b5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f004 fb61 	bl	8007228 <USB_ReadInterrupts>
 8002b66:	4603      	mov	r3, r0
 8002b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6c:	2b80      	cmp	r3, #128	; 0x80
 8002b6e:	d122      	bne.n	8002bb6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002b70:	6a3b      	ldr	r3, [r7, #32]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b80:	e014      	b.n	8002bac <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b86:	4613      	mov	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	440b      	add	r3, r1
 8002b90:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d105      	bne.n	8002ba6 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 fb27 	bl	80031f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba8:	3301      	adds	r3, #1
 8002baa:	627b      	str	r3, [r7, #36]	; 0x24
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d3e5      	bcc.n	8002b82 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f004 fb34 	bl	8007228 <USB_ReadInterrupts>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bca:	d13b      	bne.n	8002c44 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bcc:	2301      	movs	r3, #1
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd0:	e02b      	b.n	8002c2a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd4:	015a      	lsls	r2, r3, #5
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	4413      	add	r3, r2
 8002bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be6:	4613      	mov	r3, r2
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	4413      	add	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	3340      	adds	r3, #64	; 0x40
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d115      	bne.n	8002c24 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002bf8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	da12      	bge.n	8002c24 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c02:	4613      	mov	r3, r2
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	4413      	add	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	333f      	adds	r3, #63	; 0x3f
 8002c0e:	2201      	movs	r2, #1
 8002c10:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 fae8 	bl	80031f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	3301      	adds	r3, #1
 8002c28:	627b      	str	r3, [r7, #36]	; 0x24
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d3ce      	bcc.n	8002bd2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	695a      	ldr	r2, [r3, #20]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002c42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f004 faed 	bl	8007228 <USB_ReadInterrupts>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c54:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c58:	d155      	bne.n	8002d06 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5e:	e045      	b.n	8002cec <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c74:	4613      	mov	r3, r2
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4413      	add	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d12e      	bne.n	8002ce6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c88:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	da2b      	bge.n	8002ce6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002c9a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d121      	bne.n	8002ce6 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	4413      	add	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	440b      	add	r3, r1
 8002cb0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002cb8:	6a3b      	ldr	r3, [r7, #32]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002cc4:	6a3b      	ldr	r3, [r7, #32]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10a      	bne.n	8002ce6 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	69fa      	ldr	r2, [r7, #28]
 8002cda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002cde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ce2:	6053      	str	r3, [r2, #4]
            break;
 8002ce4:	e007      	b.n	8002cf6 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce8:	3301      	adds	r3, #1
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d3b4      	bcc.n	8002c60 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695a      	ldr	r2, [r3, #20]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002d04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f004 fa8c 	bl	8007228 <USB_ReadInterrupts>
 8002d10:	4603      	mov	r3, r0
 8002d12:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d1a:	d10a      	bne.n	8002d32 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f006 fec7 	bl	8009ab0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695a      	ldr	r2, [r3, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002d30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f004 fa76 	bl	8007228 <USB_ReadInterrupts>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d115      	bne.n	8002d72 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f006 feb7 	bl	8009acc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	e000      	b.n	8002d72 <HAL_PCD_IRQHandler+0x938>
      return;
 8002d70:	bf00      	nop
    }
  }
}
 8002d72:	3734      	adds	r7, #52	; 0x34
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd90      	pop	{r4, r7, pc}

08002d78 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	460b      	mov	r3, r1
 8002d82:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_PCD_SetAddress+0x1a>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e013      	b.n	8002dba <HAL_PCD_SetAddress+0x42>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	78fa      	ldrb	r2, [r7, #3]
 8002d9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	78fa      	ldrb	r2, [r7, #3]
 8002da8:	4611      	mov	r1, r2
 8002daa:	4618      	mov	r0, r3
 8002dac:	f004 f9d4 	bl	8007158 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b084      	sub	sp, #16
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
 8002dca:	4608      	mov	r0, r1
 8002dcc:	4611      	mov	r1, r2
 8002dce:	461a      	mov	r2, r3
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	70fb      	strb	r3, [r7, #3]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	803b      	strh	r3, [r7, #0]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002de0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	da0f      	bge.n	8002e08 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002de8:	78fb      	ldrb	r3, [r7, #3]
 8002dea:	f003 020f 	and.w	r2, r3, #15
 8002dee:	4613      	mov	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	3338      	adds	r3, #56	; 0x38
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2201      	movs	r2, #1
 8002e04:	705a      	strb	r2, [r3, #1]
 8002e06:	e00f      	b.n	8002e28 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	f003 020f 	and.w	r2, r3, #15
 8002e0e:	4613      	mov	r3, r2
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	4413      	add	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3304      	adds	r3, #4
 8002e20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e28:	78fb      	ldrb	r3, [r7, #3]
 8002e2a:	f003 030f 	and.w	r3, r3, #15
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002e34:	883a      	ldrh	r2, [r7, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	78ba      	ldrb	r2, [r7, #2]
 8002e3e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	785b      	ldrb	r3, [r3, #1]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d004      	beq.n	8002e52 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002e52:	78bb      	ldrb	r3, [r7, #2]
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d102      	bne.n	8002e5e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_PCD_EP_Open+0xaa>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e00e      	b.n	8002e8a <HAL_PCD_EP_Open+0xc8>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68f9      	ldr	r1, [r7, #12]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f003 fa54 	bl	8006328 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002e88:	7afb      	ldrb	r3, [r7, #11]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	da0f      	bge.n	8002ec6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	f003 020f 	and.w	r2, r3, #15
 8002eac:	4613      	mov	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	3338      	adds	r3, #56	; 0x38
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	3304      	adds	r3, #4
 8002ebc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	705a      	strb	r2, [r3, #1]
 8002ec4:	e00f      	b.n	8002ee6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ec6:	78fb      	ldrb	r3, [r7, #3]
 8002ec8:	f003 020f 	and.w	r2, r3, #15
 8002ecc:	4613      	mov	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	4413      	add	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	4413      	add	r3, r2
 8002edc:	3304      	adds	r3, #4
 8002ede:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d101      	bne.n	8002f00 <HAL_PCD_EP_Close+0x6e>
 8002efc:	2302      	movs	r3, #2
 8002efe:	e00e      	b.n	8002f1e <HAL_PCD_EP_Close+0x8c>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68f9      	ldr	r1, [r7, #12]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f003 fa92 	bl	8006438 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b086      	sub	sp, #24
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	60f8      	str	r0, [r7, #12]
 8002f2e:	607a      	str	r2, [r7, #4]
 8002f30:	603b      	str	r3, [r7, #0]
 8002f32:	460b      	mov	r3, r1
 8002f34:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f36:	7afb      	ldrb	r3, [r7, #11]
 8002f38:	f003 020f 	and.w	r2, r3, #15
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f48:	68fa      	ldr	r2, [r7, #12]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2200      	movs	r2, #0
 8002f66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f68:	7afb      	ldrb	r3, [r7, #11]
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	b2da      	uxtb	r2, r3
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d102      	bne.n	8002f82 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f82:	7afb      	ldrb	r3, [r7, #11]
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d109      	bne.n	8002fa0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6818      	ldr	r0, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	461a      	mov	r2, r3
 8002f98:	6979      	ldr	r1, [r7, #20]
 8002f9a:	f003 fd71 	bl	8006a80 <USB_EP0StartXfer>
 8002f9e:	e008      	b.n	8002fb2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6818      	ldr	r0, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	461a      	mov	r2, r3
 8002fac:	6979      	ldr	r1, [r7, #20]
 8002fae:	f003 fb1f 	bl	80065f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002fc8:	78fb      	ldrb	r3, [r7, #3]
 8002fca:	f003 020f 	and.w	r2, r3, #15
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002fde:	681b      	ldr	r3, [r3, #0]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	603b      	str	r3, [r7, #0]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ffc:	7afb      	ldrb	r3, [r7, #11]
 8002ffe:	f003 020f 	and.w	r2, r3, #15
 8003002:	4613      	mov	r3, r2
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	4413      	add	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	3338      	adds	r3, #56	; 0x38
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	4413      	add	r3, r2
 8003010:	3304      	adds	r3, #4
 8003012:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2200      	movs	r2, #0
 8003024:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	2201      	movs	r2, #1
 800302a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800302c:	7afb      	ldrb	r3, [r7, #11]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	b2da      	uxtb	r2, r3
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d102      	bne.n	8003046 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003046:	7afb      	ldrb	r3, [r7, #11]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	2b00      	cmp	r3, #0
 800304e:	d109      	bne.n	8003064 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6818      	ldr	r0, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	461a      	mov	r2, r3
 800305c:	6979      	ldr	r1, [r7, #20]
 800305e:	f003 fd0f 	bl	8006a80 <USB_EP0StartXfer>
 8003062:	e008      	b.n	8003076 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6818      	ldr	r0, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	6979      	ldr	r1, [r7, #20]
 8003072:	f003 fabd 	bl	80065f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800308c:	78fb      	ldrb	r3, [r7, #3]
 800308e:	f003 020f 	and.w	r2, r3, #15
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	429a      	cmp	r2, r3
 8003098:	d901      	bls.n	800309e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e050      	b.n	8003140 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800309e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	da0f      	bge.n	80030c6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030a6:	78fb      	ldrb	r3, [r7, #3]
 80030a8:	f003 020f 	and.w	r2, r3, #15
 80030ac:	4613      	mov	r3, r2
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	4413      	add	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	3338      	adds	r3, #56	; 0x38
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	4413      	add	r3, r2
 80030ba:	3304      	adds	r3, #4
 80030bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2201      	movs	r2, #1
 80030c2:	705a      	strb	r2, [r3, #1]
 80030c4:	e00d      	b.n	80030e2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030c6:	78fa      	ldrb	r2, [r7, #3]
 80030c8:	4613      	mov	r3, r2
 80030ca:	00db      	lsls	r3, r3, #3
 80030cc:	4413      	add	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	4413      	add	r3, r2
 80030d8:	3304      	adds	r3, #4
 80030da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030e8:	78fb      	ldrb	r3, [r7, #3]
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_PCD_EP_SetStall+0x82>
 80030fe:	2302      	movs	r3, #2
 8003100:	e01e      	b.n	8003140 <HAL_PCD_EP_SetStall+0xc0>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68f9      	ldr	r1, [r7, #12]
 8003110:	4618      	mov	r0, r3
 8003112:	f003 ff4d 	bl	8006fb0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003116:	78fb      	ldrb	r3, [r7, #3]
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10a      	bne.n	8003136 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6818      	ldr	r0, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	b2d9      	uxtb	r1, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003130:	461a      	mov	r2, r3
 8003132:	f004 f93d 	bl	80073b0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3710      	adds	r7, #16
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	f003 020f 	and.w	r2, r3, #15
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	429a      	cmp	r2, r3
 8003160:	d901      	bls.n	8003166 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e042      	b.n	80031ec <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003166:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800316a:	2b00      	cmp	r3, #0
 800316c:	da0f      	bge.n	800318e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800316e:	78fb      	ldrb	r3, [r7, #3]
 8003170:	f003 020f 	and.w	r2, r3, #15
 8003174:	4613      	mov	r3, r2
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	4413      	add	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	3338      	adds	r3, #56	; 0x38
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	4413      	add	r3, r2
 8003182:	3304      	adds	r3, #4
 8003184:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2201      	movs	r2, #1
 800318a:	705a      	strb	r2, [r3, #1]
 800318c:	e00f      	b.n	80031ae <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800318e:	78fb      	ldrb	r3, [r7, #3]
 8003190:	f003 020f 	and.w	r2, r3, #15
 8003194:	4613      	mov	r3, r2
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	4413      	add	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4413      	add	r3, r2
 80031a4:	3304      	adds	r3, #4
 80031a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_PCD_EP_ClrStall+0x86>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e00e      	b.n	80031ec <HAL_PCD_EP_ClrStall+0xa4>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68f9      	ldr	r1, [r7, #12]
 80031dc:	4618      	mov	r0, r3
 80031de:	f003 ff55 	bl	800708c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003200:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003204:	2b00      	cmp	r3, #0
 8003206:	da0c      	bge.n	8003222 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	f003 020f 	and.w	r2, r3, #15
 800320e:	4613      	mov	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	4413      	add	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	3338      	adds	r3, #56	; 0x38
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	4413      	add	r3, r2
 800321c:	3304      	adds	r3, #4
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	e00c      	b.n	800323c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003222:	78fb      	ldrb	r3, [r7, #3]
 8003224:	f003 020f 	and.w	r2, r3, #15
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	4413      	add	r3, r2
 8003238:	3304      	adds	r3, #4
 800323a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68f9      	ldr	r1, [r7, #12]
 8003242:	4618      	mov	r0, r3
 8003244:	f003 fd74 	bl	8006d30 <USB_EPStopXfer>
 8003248:	4603      	mov	r3, r0
 800324a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800324c:	7afb      	ldrb	r3, [r7, #11]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b08a      	sub	sp, #40	; 0x28
 800325a:	af02      	add	r7, sp, #8
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	4613      	mov	r3, r2
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	4413      	add	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	3338      	adds	r3, #56	; 0x38
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	3304      	adds	r3, #4
 800327c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a1a      	ldr	r2, [r3, #32]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	429a      	cmp	r2, r3
 8003288:	d901      	bls.n	800328e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e06c      	b.n	8003368 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	699a      	ldr	r2, [r3, #24]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	69fa      	ldr	r2, [r7, #28]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d902      	bls.n	80032aa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	3303      	adds	r3, #3
 80032ae:	089b      	lsrs	r3, r3, #2
 80032b0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032b2:	e02b      	b.n	800330c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	699a      	ldr	r2, [r3, #24]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	69fa      	ldr	r2, [r7, #28]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d902      	bls.n	80032d0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	3303      	adds	r3, #3
 80032d4:	089b      	lsrs	r3, r3, #2
 80032d6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6919      	ldr	r1, [r3, #16]
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	4603      	mov	r3, r0
 80032ee:	6978      	ldr	r0, [r7, #20]
 80032f0:	f003 fdc8 	bl	8006e84 <USB_WritePacket>

    ep->xfer_buff  += len;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	441a      	add	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a1a      	ldr	r2, [r3, #32]
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	441a      	add	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	015a      	lsls	r2, r3, #5
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	4413      	add	r3, r2
 8003314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	b29b      	uxth	r3, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	429a      	cmp	r2, r3
 8003320:	d809      	bhi.n	8003336 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a1a      	ldr	r2, [r3, #32]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800332a:	429a      	cmp	r2, r3
 800332c:	d203      	bcs.n	8003336 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1be      	bne.n	80032b4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	699a      	ldr	r2, [r3, #24]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	429a      	cmp	r2, r3
 8003340:	d811      	bhi.n	8003366 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	2201      	movs	r2, #1
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003356:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	43db      	mvns	r3, r3
 800335c:	6939      	ldr	r1, [r7, #16]
 800335e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003362:	4013      	ands	r3, r2
 8003364:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3720      	adds	r7, #32
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b088      	sub	sp, #32
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	333c      	adds	r3, #60	; 0x3c
 8003388:	3304      	adds	r3, #4
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	015a      	lsls	r2, r3, #5
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	4413      	add	r3, r2
 8003396:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d17b      	bne.n	800349e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d015      	beq.n	80033dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	4a61      	ldr	r2, [pc, #388]	; (8003538 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	f240 80b9 	bls.w	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 80b3 	beq.w	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	015a      	lsls	r2, r3, #5
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	4413      	add	r3, r2
 80033ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033d2:	461a      	mov	r2, r3
 80033d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033d8:	6093      	str	r3, [r2, #8]
 80033da:	e0a7      	b.n	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	f003 0320 	and.w	r3, r3, #32
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	015a      	lsls	r2, r3, #5
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	4413      	add	r3, r2
 80033ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033f2:	461a      	mov	r2, r3
 80033f4:	2320      	movs	r3, #32
 80033f6:	6093      	str	r3, [r2, #8]
 80033f8:	e098      	b.n	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003400:	2b00      	cmp	r3, #0
 8003402:	f040 8093 	bne.w	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	4a4b      	ldr	r2, [pc, #300]	; (8003538 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d90f      	bls.n	800342e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	015a      	lsls	r2, r3, #5
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	4413      	add	r3, r2
 8003420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003424:	461a      	mov	r2, r3
 8003426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800342a:	6093      	str	r3, [r2, #8]
 800342c:	e07e      	b.n	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	4613      	mov	r3, r2
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	4413      	add	r3, r2
 8003440:	3304      	adds	r3, #4
 8003442:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	69da      	ldr	r2, [r3, #28]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	0159      	lsls	r1, r3, #5
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	440b      	add	r3, r1
 8003450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345a:	1ad2      	subs	r2, r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d114      	bne.n	8003490 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6818      	ldr	r0, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003478:	461a      	mov	r2, r3
 800347a:	2101      	movs	r1, #1
 800347c:	f003 ff98 	bl	80073b0 <USB_EP0_OutStart>
 8003480:	e006      	b.n	8003490 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	441a      	add	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	b2db      	uxtb	r3, r3
 8003494:	4619      	mov	r1, r3
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f006 fa50 	bl	800993c <HAL_PCD_DataOutStageCallback>
 800349c:	e046      	b.n	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	4a26      	ldr	r2, [pc, #152]	; (800353c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d124      	bne.n	80034f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00a      	beq.n	80034c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	015a      	lsls	r2, r3, #5
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	4413      	add	r3, r2
 80034b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034bc:	461a      	mov	r2, r3
 80034be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034c2:	6093      	str	r3, [r2, #8]
 80034c4:	e032      	b.n	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f003 0320 	and.w	r3, r3, #32
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d008      	beq.n	80034e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034dc:	461a      	mov	r2, r3
 80034de:	2320      	movs	r3, #32
 80034e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	4619      	mov	r1, r3
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f006 fa27 	bl	800993c <HAL_PCD_DataOutStageCallback>
 80034ee:	e01d      	b.n	800352c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d114      	bne.n	8003520 <PCD_EP_OutXfrComplete_int+0x1b0>
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	4613      	mov	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4413      	add	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	440b      	add	r3, r1
 8003504:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d108      	bne.n	8003520 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6818      	ldr	r0, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003518:	461a      	mov	r2, r3
 800351a:	2100      	movs	r1, #0
 800351c:	f003 ff48 	bl	80073b0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	b2db      	uxtb	r3, r3
 8003524:	4619      	mov	r1, r3
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f006 fa08 	bl	800993c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3720      	adds	r7, #32
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	4f54300a 	.word	0x4f54300a
 800353c:	4f54310a 	.word	0x4f54310a

08003540 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	333c      	adds	r3, #60	; 0x3c
 8003558:	3304      	adds	r3, #4
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4413      	add	r3, r2
 8003566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4a15      	ldr	r2, [pc, #84]	; (80035c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d90e      	bls.n	8003594 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800357c:	2b00      	cmp	r3, #0
 800357e:	d009      	beq.n	8003594 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	4413      	add	r3, r2
 8003588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800358c:	461a      	mov	r2, r3
 800358e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003592:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f006 f9bf 	bl	8009918 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	4a0a      	ldr	r2, [pc, #40]	; (80035c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d90c      	bls.n	80035bc <PCD_EP_OutSetupPacket_int+0x7c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d108      	bne.n	80035bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6818      	ldr	r0, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80035b4:	461a      	mov	r2, r3
 80035b6:	2101      	movs	r1, #1
 80035b8:	f003 fefa 	bl	80073b0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	4f54300a 	.word	0x4f54300a

080035cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	70fb      	strb	r3, [r7, #3]
 80035d8:	4613      	mov	r3, r2
 80035da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80035e4:	78fb      	ldrb	r3, [r7, #3]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d107      	bne.n	80035fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80035ea:	883b      	ldrh	r3, [r7, #0]
 80035ec:	0419      	lsls	r1, r3, #16
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	629a      	str	r2, [r3, #40]	; 0x28
 80035f8:	e028      	b.n	800364c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	0c1b      	lsrs	r3, r3, #16
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	4413      	add	r3, r2
 8003606:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003608:	2300      	movs	r3, #0
 800360a:	73fb      	strb	r3, [r7, #15]
 800360c:	e00d      	b.n	800362a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	7bfb      	ldrb	r3, [r7, #15]
 8003614:	3340      	adds	r3, #64	; 0x40
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	0c1b      	lsrs	r3, r3, #16
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	4413      	add	r3, r2
 8003622:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003624:	7bfb      	ldrb	r3, [r7, #15]
 8003626:	3301      	adds	r3, #1
 8003628:	73fb      	strb	r3, [r7, #15]
 800362a:	7bfa      	ldrb	r2, [r7, #15]
 800362c:	78fb      	ldrb	r3, [r7, #3]
 800362e:	3b01      	subs	r3, #1
 8003630:	429a      	cmp	r2, r3
 8003632:	d3ec      	bcc.n	800360e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003634:	883b      	ldrh	r3, [r7, #0]
 8003636:	0418      	lsls	r0, r3, #16
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6819      	ldr	r1, [r3, #0]
 800363c:	78fb      	ldrb	r3, [r7, #3]
 800363e:	3b01      	subs	r3, #1
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	4302      	orrs	r2, r0
 8003644:	3340      	adds	r3, #64	; 0x40
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	440b      	add	r3, r1
 800364a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
 8003662:	460b      	mov	r3, r1
 8003664:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	887a      	ldrh	r2, [r7, #2]
 800366c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	460b      	mov	r3, r1
 8003686:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e267      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d075      	beq.n	800379e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036b2:	4b88      	ldr	r3, [pc, #544]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 030c 	and.w	r3, r3, #12
 80036ba:	2b04      	cmp	r3, #4
 80036bc:	d00c      	beq.n	80036d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036be:	4b85      	ldr	r3, [pc, #532]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d112      	bne.n	80036f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ca:	4b82      	ldr	r3, [pc, #520]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036d6:	d10b      	bne.n	80036f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d8:	4b7e      	ldr	r3, [pc, #504]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d05b      	beq.n	800379c <HAL_RCC_OscConfig+0x108>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d157      	bne.n	800379c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e242      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036f8:	d106      	bne.n	8003708 <HAL_RCC_OscConfig+0x74>
 80036fa:	4b76      	ldr	r3, [pc, #472]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a75      	ldr	r2, [pc, #468]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	e01d      	b.n	8003744 <HAL_RCC_OscConfig+0xb0>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003710:	d10c      	bne.n	800372c <HAL_RCC_OscConfig+0x98>
 8003712:	4b70      	ldr	r3, [pc, #448]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a6f      	ldr	r2, [pc, #444]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800371c:	6013      	str	r3, [r2, #0]
 800371e:	4b6d      	ldr	r3, [pc, #436]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a6c      	ldr	r2, [pc, #432]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	e00b      	b.n	8003744 <HAL_RCC_OscConfig+0xb0>
 800372c:	4b69      	ldr	r3, [pc, #420]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a68      	ldr	r2, [pc, #416]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	4b66      	ldr	r3, [pc, #408]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a65      	ldr	r2, [pc, #404]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 800373e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d013      	beq.n	8003774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7fd fe44 	bl	80013d8 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003754:	f7fd fe40 	bl	80013d8 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b64      	cmp	r3, #100	; 0x64
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e207      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003766:	4b5b      	ldr	r3, [pc, #364]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0f0      	beq.n	8003754 <HAL_RCC_OscConfig+0xc0>
 8003772:	e014      	b.n	800379e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003774:	f7fd fe30 	bl	80013d8 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800377c:	f7fd fe2c 	bl	80013d8 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b64      	cmp	r3, #100	; 0x64
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e1f3      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800378e:	4b51      	ldr	r3, [pc, #324]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0xe8>
 800379a:	e000      	b.n	800379e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800379c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d063      	beq.n	8003872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037aa:	4b4a      	ldr	r3, [pc, #296]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 030c 	and.w	r3, r3, #12
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00b      	beq.n	80037ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037b6:	4b47      	ldr	r3, [pc, #284]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d11c      	bne.n	80037fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037c2:	4b44      	ldr	r3, [pc, #272]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d116      	bne.n	80037fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ce:	4b41      	ldr	r3, [pc, #260]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <HAL_RCC_OscConfig+0x152>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d001      	beq.n	80037e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e1c7      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e6:	4b3b      	ldr	r3, [pc, #236]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4937      	ldr	r1, [pc, #220]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fa:	e03a      	b.n	8003872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d020      	beq.n	8003846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003804:	4b34      	ldr	r3, [pc, #208]	; (80038d8 <HAL_RCC_OscConfig+0x244>)
 8003806:	2201      	movs	r2, #1
 8003808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380a:	f7fd fde5 	bl	80013d8 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003812:	f7fd fde1 	bl	80013d8 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e1a8      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003824:	4b2b      	ldr	r3, [pc, #172]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0f0      	beq.n	8003812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003830:	4b28      	ldr	r3, [pc, #160]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	4925      	ldr	r1, [pc, #148]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003840:	4313      	orrs	r3, r2
 8003842:	600b      	str	r3, [r1, #0]
 8003844:	e015      	b.n	8003872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003846:	4b24      	ldr	r3, [pc, #144]	; (80038d8 <HAL_RCC_OscConfig+0x244>)
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384c:	f7fd fdc4 	bl	80013d8 <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003854:	f7fd fdc0 	bl	80013d8 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e187      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003866:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1f0      	bne.n	8003854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d036      	beq.n	80038ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d016      	beq.n	80038b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003886:	4b15      	ldr	r3, [pc, #84]	; (80038dc <HAL_RCC_OscConfig+0x248>)
 8003888:	2201      	movs	r2, #1
 800388a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388c:	f7fd fda4 	bl	80013d8 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003894:	f7fd fda0 	bl	80013d8 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e167      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038a6:	4b0b      	ldr	r3, [pc, #44]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80038a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x200>
 80038b2:	e01b      	b.n	80038ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038b4:	4b09      	ldr	r3, [pc, #36]	; (80038dc <HAL_RCC_OscConfig+0x248>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ba:	f7fd fd8d 	bl	80013d8 <HAL_GetTick>
 80038be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c0:	e00e      	b.n	80038e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c2:	f7fd fd89 	bl	80013d8 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d907      	bls.n	80038e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e150      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
 80038d4:	40023800 	.word	0x40023800
 80038d8:	42470000 	.word	0x42470000
 80038dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e0:	4b88      	ldr	r3, [pc, #544]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80038e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1ea      	bne.n	80038c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 8097 	beq.w	8003a28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038fa:	2300      	movs	r3, #0
 80038fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fe:	4b81      	ldr	r3, [pc, #516]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10f      	bne.n	800392a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	4b7d      	ldr	r3, [pc, #500]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	4a7c      	ldr	r2, [pc, #496]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003918:	6413      	str	r3, [r2, #64]	; 0x40
 800391a:	4b7a      	ldr	r3, [pc, #488]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003922:	60bb      	str	r3, [r7, #8]
 8003924:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003926:	2301      	movs	r3, #1
 8003928:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392a:	4b77      	ldr	r3, [pc, #476]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003932:	2b00      	cmp	r3, #0
 8003934:	d118      	bne.n	8003968 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003936:	4b74      	ldr	r3, [pc, #464]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a73      	ldr	r2, [pc, #460]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 800393c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003940:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003942:	f7fd fd49 	bl	80013d8 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394a:	f7fd fd45 	bl	80013d8 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e10c      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395c:	4b6a      	ldr	r3, [pc, #424]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0f0      	beq.n	800394a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d106      	bne.n	800397e <HAL_RCC_OscConfig+0x2ea>
 8003970:	4b64      	ldr	r3, [pc, #400]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003974:	4a63      	ldr	r2, [pc, #396]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003976:	f043 0301 	orr.w	r3, r3, #1
 800397a:	6713      	str	r3, [r2, #112]	; 0x70
 800397c:	e01c      	b.n	80039b8 <HAL_RCC_OscConfig+0x324>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	2b05      	cmp	r3, #5
 8003984:	d10c      	bne.n	80039a0 <HAL_RCC_OscConfig+0x30c>
 8003986:	4b5f      	ldr	r3, [pc, #380]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398a:	4a5e      	ldr	r2, [pc, #376]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 800398c:	f043 0304 	orr.w	r3, r3, #4
 8003990:	6713      	str	r3, [r2, #112]	; 0x70
 8003992:	4b5c      	ldr	r3, [pc, #368]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003996:	4a5b      	ldr	r2, [pc, #364]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003998:	f043 0301 	orr.w	r3, r3, #1
 800399c:	6713      	str	r3, [r2, #112]	; 0x70
 800399e:	e00b      	b.n	80039b8 <HAL_RCC_OscConfig+0x324>
 80039a0:	4b58      	ldr	r3, [pc, #352]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a4:	4a57      	ldr	r2, [pc, #348]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039a6:	f023 0301 	bic.w	r3, r3, #1
 80039aa:	6713      	str	r3, [r2, #112]	; 0x70
 80039ac:	4b55      	ldr	r3, [pc, #340]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b0:	4a54      	ldr	r2, [pc, #336]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039b2:	f023 0304 	bic.w	r3, r3, #4
 80039b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d015      	beq.n	80039ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c0:	f7fd fd0a 	bl	80013d8 <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c6:	e00a      	b.n	80039de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039c8:	f7fd fd06 	bl	80013d8 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e0cb      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039de:	4b49      	ldr	r3, [pc, #292]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0ee      	beq.n	80039c8 <HAL_RCC_OscConfig+0x334>
 80039ea:	e014      	b.n	8003a16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ec:	f7fd fcf4 	bl	80013d8 <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f2:	e00a      	b.n	8003a0a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039f4:	f7fd fcf0 	bl	80013d8 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e0b5      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a0a:	4b3e      	ldr	r3, [pc, #248]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1ee      	bne.n	80039f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a16:	7dfb      	ldrb	r3, [r7, #23]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d105      	bne.n	8003a28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1c:	4b39      	ldr	r3, [pc, #228]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	4a38      	ldr	r2, [pc, #224]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 80a1 	beq.w	8003b74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a32:	4b34      	ldr	r3, [pc, #208]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d05c      	beq.n	8003af8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d141      	bne.n	8003aca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a46:	4b31      	ldr	r3, [pc, #196]	; (8003b0c <HAL_RCC_OscConfig+0x478>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4c:	f7fd fcc4 	bl	80013d8 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a54:	f7fd fcc0 	bl	80013d8 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e087      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a66:	4b27      	ldr	r3, [pc, #156]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69da      	ldr	r2, [r3, #28]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	019b      	lsls	r3, r3, #6
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a88:	085b      	lsrs	r3, r3, #1
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	041b      	lsls	r3, r3, #16
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	061b      	lsls	r3, r3, #24
 8003a96:	491b      	ldr	r1, [pc, #108]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a9c:	4b1b      	ldr	r3, [pc, #108]	; (8003b0c <HAL_RCC_OscConfig+0x478>)
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa2:	f7fd fc99 	bl	80013d8 <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aaa:	f7fd fc95 	bl	80013d8 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e05c      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0f0      	beq.n	8003aaa <HAL_RCC_OscConfig+0x416>
 8003ac8:	e054      	b.n	8003b74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aca:	4b10      	ldr	r3, [pc, #64]	; (8003b0c <HAL_RCC_OscConfig+0x478>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad0:	f7fd fc82 	bl	80013d8 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad8:	f7fd fc7e 	bl	80013d8 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e045      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aea:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x444>
 8003af6:	e03d      	b.n	8003b74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d107      	bne.n	8003b10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e038      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
 8003b04:	40023800 	.word	0x40023800
 8003b08:	40007000 	.word	0x40007000
 8003b0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <HAL_RCC_OscConfig+0x4ec>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d028      	beq.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d121      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d11a      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b40:	4013      	ands	r3, r2
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d111      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b56:	085b      	lsrs	r3, r3, #1
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d107      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e000      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40023800 	.word	0x40023800

08003b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d101      	bne.n	8003b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e0cc      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b98:	4b68      	ldr	r3, [pc, #416]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0307 	and.w	r3, r3, #7
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d90c      	bls.n	8003bc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ba6:	4b65      	ldr	r3, [pc, #404]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	b2d2      	uxtb	r2, r2
 8003bac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bae:	4b63      	ldr	r3, [pc, #396]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d001      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e0b8      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d020      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d005      	beq.n	8003be4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bd8:	4b59      	ldr	r3, [pc, #356]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	4a58      	ldr	r2, [pc, #352]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003be2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0308 	and.w	r3, r3, #8
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bf0:	4b53      	ldr	r3, [pc, #332]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	4a52      	ldr	r2, [pc, #328]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bfc:	4b50      	ldr	r3, [pc, #320]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	494d      	ldr	r1, [pc, #308]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d044      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d107      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	4b47      	ldr	r3, [pc, #284]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d119      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e07f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d003      	beq.n	8003c42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c3e:	2b03      	cmp	r3, #3
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c42:	4b3f      	ldr	r3, [pc, #252]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e06f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c52:	4b3b      	ldr	r3, [pc, #236]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e067      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c62:	4b37      	ldr	r3, [pc, #220]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f023 0203 	bic.w	r2, r3, #3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	4934      	ldr	r1, [pc, #208]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c74:	f7fd fbb0 	bl	80013d8 <HAL_GetTick>
 8003c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c7a:	e00a      	b.n	8003c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c7c:	f7fd fbac 	bl	80013d8 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e04f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c92:	4b2b      	ldr	r3, [pc, #172]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 020c 	and.w	r2, r3, #12
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d1eb      	bne.n	8003c7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b25      	ldr	r3, [pc, #148]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d20c      	bcs.n	8003ccc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b22      	ldr	r3, [pc, #136]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b20      	ldr	r3, [pc, #128]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e032      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd8:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	4916      	ldr	r1, [pc, #88]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d009      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cf6:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	490e      	ldr	r1, [pc, #56]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d0a:	f000 f821 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	490a      	ldr	r1, [pc, #40]	; (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003d1c:	5ccb      	ldrb	r3, [r1, r3]
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	4a09      	ldr	r2, [pc, #36]	; (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <HAL_RCC_ClockConfig+0x1c8>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fd fb10 	bl	8001350 <HAL_InitTick>

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40023c00 	.word	0x40023c00
 8003d40:	40023800 	.word	0x40023800
 8003d44:	0800a9c0 	.word	0x0800a9c0
 8003d48:	20000000 	.word	0x20000000
 8003d4c:	20000004 	.word	0x20000004

08003d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d54:	b090      	sub	sp, #64	; 0x40
 8003d56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d60:	2300      	movs	r3, #0
 8003d62:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d68:	4b59      	ldr	r3, [pc, #356]	; (8003ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 030c 	and.w	r3, r3, #12
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d00d      	beq.n	8003d90 <HAL_RCC_GetSysClockFreq+0x40>
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	f200 80a1 	bhi.w	8003ebc <HAL_RCC_GetSysClockFreq+0x16c>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_RCC_GetSysClockFreq+0x34>
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d003      	beq.n	8003d8a <HAL_RCC_GetSysClockFreq+0x3a>
 8003d82:	e09b      	b.n	8003ebc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d84:	4b53      	ldr	r3, [pc, #332]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d86:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003d88:	e09b      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d8a:	4b53      	ldr	r3, [pc, #332]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003d8e:	e098      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d90:	4b4f      	ldr	r3, [pc, #316]	; (8003ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d98:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d9a:	4b4d      	ldr	r3, [pc, #308]	; (8003ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d028      	beq.n	8003df8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003da6:	4b4a      	ldr	r3, [pc, #296]	; (8003ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	099b      	lsrs	r3, r3, #6
 8003dac:	2200      	movs	r2, #0
 8003dae:	623b      	str	r3, [r7, #32]
 8003db0:	627a      	str	r2, [r7, #36]	; 0x24
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003db8:	2100      	movs	r1, #0
 8003dba:	4b47      	ldr	r3, [pc, #284]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dbc:	fb03 f201 	mul.w	r2, r3, r1
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	fb00 f303 	mul.w	r3, r0, r3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	4a43      	ldr	r2, [pc, #268]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dca:	fba0 1202 	umull	r1, r2, r0, r2
 8003dce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dd0:	460a      	mov	r2, r1
 8003dd2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dd6:	4413      	add	r3, r2
 8003dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ddc:	2200      	movs	r2, #0
 8003dde:	61bb      	str	r3, [r7, #24]
 8003de0:	61fa      	str	r2, [r7, #28]
 8003de2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003de6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003dea:	f7fc fa51 	bl	8000290 <__aeabi_uldivmod>
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	4613      	mov	r3, r2
 8003df4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003df6:	e053      	b.n	8003ea0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003df8:	4b35      	ldr	r3, [pc, #212]	; (8003ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	099b      	lsrs	r3, r3, #6
 8003dfe:	2200      	movs	r2, #0
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	617a      	str	r2, [r7, #20]
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e0a:	f04f 0b00 	mov.w	fp, #0
 8003e0e:	4652      	mov	r2, sl
 8003e10:	465b      	mov	r3, fp
 8003e12:	f04f 0000 	mov.w	r0, #0
 8003e16:	f04f 0100 	mov.w	r1, #0
 8003e1a:	0159      	lsls	r1, r3, #5
 8003e1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e20:	0150      	lsls	r0, r2, #5
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	ebb2 080a 	subs.w	r8, r2, sl
 8003e2a:	eb63 090b 	sbc.w	r9, r3, fp
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	f04f 0300 	mov.w	r3, #0
 8003e36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e42:	ebb2 0408 	subs.w	r4, r2, r8
 8003e46:	eb63 0509 	sbc.w	r5, r3, r9
 8003e4a:	f04f 0200 	mov.w	r2, #0
 8003e4e:	f04f 0300 	mov.w	r3, #0
 8003e52:	00eb      	lsls	r3, r5, #3
 8003e54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e58:	00e2      	lsls	r2, r4, #3
 8003e5a:	4614      	mov	r4, r2
 8003e5c:	461d      	mov	r5, r3
 8003e5e:	eb14 030a 	adds.w	r3, r4, sl
 8003e62:	603b      	str	r3, [r7, #0]
 8003e64:	eb45 030b 	adc.w	r3, r5, fp
 8003e68:	607b      	str	r3, [r7, #4]
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e76:	4629      	mov	r1, r5
 8003e78:	028b      	lsls	r3, r1, #10
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e80:	4621      	mov	r1, r4
 8003e82:	028a      	lsls	r2, r1, #10
 8003e84:	4610      	mov	r0, r2
 8003e86:	4619      	mov	r1, r3
 8003e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	60fa      	str	r2, [r7, #12]
 8003e90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e94:	f7fc f9fc 	bl	8000290 <__aeabi_uldivmod>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	0c1b      	lsrs	r3, r3, #16
 8003ea6:	f003 0303 	and.w	r3, r3, #3
 8003eaa:	3301      	adds	r3, #1
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003eb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003eba:	e002      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ebe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3740      	adds	r7, #64	; 0x40
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	00f42400 	.word	0x00f42400
 8003ed8:	017d7840 	.word	0x017d7840

08003edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20000000 	.word	0x20000000

08003ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ef8:	f7ff fff0 	bl	8003edc <HAL_RCC_GetHCLKFreq>
 8003efc:	4602      	mov	r2, r0
 8003efe:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	0a9b      	lsrs	r3, r3, #10
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	4903      	ldr	r1, [pc, #12]	; (8003f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f0a:	5ccb      	ldrb	r3, [r1, r3]
 8003f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40023800 	.word	0x40023800
 8003f18:	0800a9d0 	.word	0x0800a9d0

08003f1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f20:	f7ff ffdc 	bl	8003edc <HAL_RCC_GetHCLKFreq>
 8003f24:	4602      	mov	r2, r0
 8003f26:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	0b5b      	lsrs	r3, r3, #13
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	4903      	ldr	r1, [pc, #12]	; (8003f40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f32:	5ccb      	ldrb	r3, [r1, r3]
 8003f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	0800a9d0 	.word	0x0800a9d0

08003f44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e041      	b.n	8003fda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d106      	bne.n	8003f70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7fc ffde 	bl	8000f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2202      	movs	r2, #2
 8003f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	3304      	adds	r3, #4
 8003f80:	4619      	mov	r1, r3
 8003f82:	4610      	mov	r0, r2
 8003f84:	f000 fa88 	bl	8004498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d001      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e044      	b.n	8004086 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2202      	movs	r2, #2
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a1e      	ldr	r2, [pc, #120]	; (8004094 <HAL_TIM_Base_Start_IT+0xb0>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d018      	beq.n	8004050 <HAL_TIM_Base_Start_IT+0x6c>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004026:	d013      	beq.n	8004050 <HAL_TIM_Base_Start_IT+0x6c>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1a      	ldr	r2, [pc, #104]	; (8004098 <HAL_TIM_Base_Start_IT+0xb4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d00e      	beq.n	8004050 <HAL_TIM_Base_Start_IT+0x6c>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a19      	ldr	r2, [pc, #100]	; (800409c <HAL_TIM_Base_Start_IT+0xb8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d009      	beq.n	8004050 <HAL_TIM_Base_Start_IT+0x6c>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a17      	ldr	r2, [pc, #92]	; (80040a0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d004      	beq.n	8004050 <HAL_TIM_Base_Start_IT+0x6c>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a16      	ldr	r2, [pc, #88]	; (80040a4 <HAL_TIM_Base_Start_IT+0xc0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d111      	bne.n	8004074 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b06      	cmp	r3, #6
 8004060:	d010      	beq.n	8004084 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f042 0201 	orr.w	r2, r2, #1
 8004070:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004072:	e007      	b.n	8004084 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0201 	orr.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40010000 	.word	0x40010000
 8004098:	40000400 	.word	0x40000400
 800409c:	40000800 	.word	0x40000800
 80040a0:	40000c00 	.word	0x40000c00
 80040a4:	40014000 	.word	0x40014000

080040a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d122      	bne.n	8004104 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d11b      	bne.n	8004104 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f06f 0202 	mvn.w	r2, #2
 80040d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f9b5 	bl	800445a <HAL_TIM_IC_CaptureCallback>
 80040f0:	e005      	b.n	80040fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f9a7 	bl	8004446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 f9b8 	bl	800446e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	f003 0304 	and.w	r3, r3, #4
 800410e:	2b04      	cmp	r3, #4
 8004110:	d122      	bne.n	8004158 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f003 0304 	and.w	r3, r3, #4
 800411c:	2b04      	cmp	r3, #4
 800411e:	d11b      	bne.n	8004158 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f06f 0204 	mvn.w	r2, #4
 8004128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2202      	movs	r2, #2
 800412e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f98b 	bl	800445a <HAL_TIM_IC_CaptureCallback>
 8004144:	e005      	b.n	8004152 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f97d 	bl	8004446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f000 f98e 	bl	800446e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b08      	cmp	r3, #8
 8004164:	d122      	bne.n	80041ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0308 	and.w	r3, r3, #8
 8004170:	2b08      	cmp	r3, #8
 8004172:	d11b      	bne.n	80041ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0208 	mvn.w	r2, #8
 800417c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2204      	movs	r2, #4
 8004182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f961 	bl	800445a <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f953 	bl	8004446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f964 	bl	800446e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0310 	and.w	r3, r3, #16
 80041b6:	2b10      	cmp	r3, #16
 80041b8:	d122      	bne.n	8004200 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0310 	and.w	r3, r3, #16
 80041c4:	2b10      	cmp	r3, #16
 80041c6:	d11b      	bne.n	8004200 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0210 	mvn.w	r2, #16
 80041d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2208      	movs	r2, #8
 80041d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f937 	bl	800445a <HAL_TIM_IC_CaptureCallback>
 80041ec:	e005      	b.n	80041fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f929 	bl	8004446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f93a 	bl	800446e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b01      	cmp	r3, #1
 800420c:	d10e      	bne.n	800422c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b01      	cmp	r3, #1
 800421a:	d107      	bne.n	800422c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0201 	mvn.w	r2, #1
 8004224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fc fc6c 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004236:	2b80      	cmp	r3, #128	; 0x80
 8004238:	d10e      	bne.n	8004258 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004244:	2b80      	cmp	r3, #128	; 0x80
 8004246:	d107      	bne.n	8004258 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fab2 	bl	80047bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004262:	2b40      	cmp	r3, #64	; 0x40
 8004264:	d10e      	bne.n	8004284 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004270:	2b40      	cmp	r3, #64	; 0x40
 8004272:	d107      	bne.n	8004284 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800427c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f8ff 	bl	8004482 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b20      	cmp	r3, #32
 8004290:	d10e      	bne.n	80042b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f003 0320 	and.w	r3, r3, #32
 800429c:	2b20      	cmp	r3, #32
 800429e:	d107      	bne.n	80042b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f06f 0220 	mvn.w	r2, #32
 80042a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 fa7c 	bl	80047a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042c2:	2300      	movs	r3, #0
 80042c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d101      	bne.n	80042d4 <HAL_TIM_ConfigClockSource+0x1c>
 80042d0:	2302      	movs	r3, #2
 80042d2:	e0b4      	b.n	800443e <HAL_TIM_ConfigClockSource+0x186>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800430c:	d03e      	beq.n	800438c <HAL_TIM_ConfigClockSource+0xd4>
 800430e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004312:	f200 8087 	bhi.w	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 8004316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800431a:	f000 8086 	beq.w	800442a <HAL_TIM_ConfigClockSource+0x172>
 800431e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004322:	d87f      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 8004324:	2b70      	cmp	r3, #112	; 0x70
 8004326:	d01a      	beq.n	800435e <HAL_TIM_ConfigClockSource+0xa6>
 8004328:	2b70      	cmp	r3, #112	; 0x70
 800432a:	d87b      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 800432c:	2b60      	cmp	r3, #96	; 0x60
 800432e:	d050      	beq.n	80043d2 <HAL_TIM_ConfigClockSource+0x11a>
 8004330:	2b60      	cmp	r3, #96	; 0x60
 8004332:	d877      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 8004334:	2b50      	cmp	r3, #80	; 0x50
 8004336:	d03c      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0xfa>
 8004338:	2b50      	cmp	r3, #80	; 0x50
 800433a:	d873      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 800433c:	2b40      	cmp	r3, #64	; 0x40
 800433e:	d058      	beq.n	80043f2 <HAL_TIM_ConfigClockSource+0x13a>
 8004340:	2b40      	cmp	r3, #64	; 0x40
 8004342:	d86f      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 8004344:	2b30      	cmp	r3, #48	; 0x30
 8004346:	d064      	beq.n	8004412 <HAL_TIM_ConfigClockSource+0x15a>
 8004348:	2b30      	cmp	r3, #48	; 0x30
 800434a:	d86b      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 800434c:	2b20      	cmp	r3, #32
 800434e:	d060      	beq.n	8004412 <HAL_TIM_ConfigClockSource+0x15a>
 8004350:	2b20      	cmp	r3, #32
 8004352:	d867      	bhi.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
 8004354:	2b00      	cmp	r3, #0
 8004356:	d05c      	beq.n	8004412 <HAL_TIM_ConfigClockSource+0x15a>
 8004358:	2b10      	cmp	r3, #16
 800435a:	d05a      	beq.n	8004412 <HAL_TIM_ConfigClockSource+0x15a>
 800435c:	e062      	b.n	8004424 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6818      	ldr	r0, [r3, #0]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	6899      	ldr	r1, [r3, #8]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	f000 f98d 	bl	800468c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004380:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	609a      	str	r2, [r3, #8]
      break;
 800438a:	e04f      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6818      	ldr	r0, [r3, #0]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	6899      	ldr	r1, [r3, #8]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f000 f976 	bl	800468c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043ae:	609a      	str	r2, [r3, #8]
      break;
 80043b0:	e03c      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6818      	ldr	r0, [r3, #0]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	6859      	ldr	r1, [r3, #4]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	461a      	mov	r2, r3
 80043c0:	f000 f8ea 	bl	8004598 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2150      	movs	r1, #80	; 0x50
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f943 	bl	8004656 <TIM_ITRx_SetConfig>
      break;
 80043d0:	e02c      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6818      	ldr	r0, [r3, #0]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6859      	ldr	r1, [r3, #4]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	461a      	mov	r2, r3
 80043e0:	f000 f909 	bl	80045f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2160      	movs	r1, #96	; 0x60
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 f933 	bl	8004656 <TIM_ITRx_SetConfig>
      break;
 80043f0:	e01c      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	6859      	ldr	r1, [r3, #4]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	461a      	mov	r2, r3
 8004400:	f000 f8ca 	bl	8004598 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2140      	movs	r1, #64	; 0x40
 800440a:	4618      	mov	r0, r3
 800440c:	f000 f923 	bl	8004656 <TIM_ITRx_SetConfig>
      break;
 8004410:	e00c      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4619      	mov	r1, r3
 800441c:	4610      	mov	r0, r2
 800441e:	f000 f91a 	bl	8004656 <TIM_ITRx_SetConfig>
      break;
 8004422:	e003      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	73fb      	strb	r3, [r7, #15]
      break;
 8004428:	e000      	b.n	800442c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800442a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800443c:	7bfb      	ldrb	r3, [r7, #15]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800444e:	bf00      	nop
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800445a:	b480      	push	{r7}
 800445c:	b083      	sub	sp, #12
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004476:	bf00      	nop
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
	...

08004498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a34      	ldr	r2, [pc, #208]	; (800457c <TIM_Base_SetConfig+0xe4>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d00f      	beq.n	80044d0 <TIM_Base_SetConfig+0x38>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044b6:	d00b      	beq.n	80044d0 <TIM_Base_SetConfig+0x38>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a31      	ldr	r2, [pc, #196]	; (8004580 <TIM_Base_SetConfig+0xe8>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d007      	beq.n	80044d0 <TIM_Base_SetConfig+0x38>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a30      	ldr	r2, [pc, #192]	; (8004584 <TIM_Base_SetConfig+0xec>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <TIM_Base_SetConfig+0x38>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a2f      	ldr	r2, [pc, #188]	; (8004588 <TIM_Base_SetConfig+0xf0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d108      	bne.n	80044e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a25      	ldr	r2, [pc, #148]	; (800457c <TIM_Base_SetConfig+0xe4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d01b      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f0:	d017      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a22      	ldr	r2, [pc, #136]	; (8004580 <TIM_Base_SetConfig+0xe8>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d013      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a21      	ldr	r2, [pc, #132]	; (8004584 <TIM_Base_SetConfig+0xec>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00f      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a20      	ldr	r2, [pc, #128]	; (8004588 <TIM_Base_SetConfig+0xf0>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d00b      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a1f      	ldr	r2, [pc, #124]	; (800458c <TIM_Base_SetConfig+0xf4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d007      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a1e      	ldr	r2, [pc, #120]	; (8004590 <TIM_Base_SetConfig+0xf8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d003      	beq.n	8004522 <TIM_Base_SetConfig+0x8a>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a1d      	ldr	r2, [pc, #116]	; (8004594 <TIM_Base_SetConfig+0xfc>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d108      	bne.n	8004534 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	4313      	orrs	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	4313      	orrs	r3, r2
 8004540:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a08      	ldr	r2, [pc, #32]	; (800457c <TIM_Base_SetConfig+0xe4>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d103      	bne.n	8004568 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	691a      	ldr	r2, [r3, #16]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	615a      	str	r2, [r3, #20]
}
 800456e:	bf00      	nop
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40010000 	.word	0x40010000
 8004580:	40000400 	.word	0x40000400
 8004584:	40000800 	.word	0x40000800
 8004588:	40000c00 	.word	0x40000c00
 800458c:	40014000 	.word	0x40014000
 8004590:	40014400 	.word	0x40014400
 8004594:	40014800 	.word	0x40014800

08004598 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	f023 0201 	bic.w	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f023 030a 	bic.w	r3, r3, #10
 80045d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	4313      	orrs	r3, r2
 80045dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	621a      	str	r2, [r3, #32]
}
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b087      	sub	sp, #28
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	60f8      	str	r0, [r7, #12]
 80045fe:	60b9      	str	r1, [r7, #8]
 8004600:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	f023 0210 	bic.w	r2, r3, #16
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004620:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	031b      	lsls	r3, r3, #12
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004632:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	621a      	str	r2, [r3, #32]
}
 800464a:	bf00      	nop
 800464c:	371c      	adds	r7, #28
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004656:	b480      	push	{r7}
 8004658:	b085      	sub	sp, #20
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
 800465e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800466c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	f043 0307 	orr.w	r3, r3, #7
 8004678:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	609a      	str	r2, [r3, #8]
}
 8004680:	bf00      	nop
 8004682:	3714      	adds	r7, #20
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
 8004698:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	021a      	lsls	r2, r3, #8
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	431a      	orrs	r2, r3
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	609a      	str	r2, [r3, #8]
}
 80046c0:	bf00      	nop
 80046c2:	371c      	adds	r7, #28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d101      	bne.n	80046e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046e0:	2302      	movs	r3, #2
 80046e2:	e050      	b.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a1c      	ldr	r2, [pc, #112]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d018      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004730:	d013      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a18      	ldr	r2, [pc, #96]	; (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d00e      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a16      	ldr	r2, [pc, #88]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d009      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a15      	ldr	r2, [pc, #84]	; (80047a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d004      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a13      	ldr	r2, [pc, #76]	; (80047a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d10c      	bne.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004760:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	4313      	orrs	r3, r2
 800476a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40010000 	.word	0x40010000
 8004798:	40000400 	.word	0x40000400
 800479c:	40000800 	.word	0x40000800
 80047a0:	40000c00 	.word	0x40000c00
 80047a4:	40014000 	.word	0x40014000

080047a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e03f      	b.n	8004862 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d106      	bne.n	80047fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fc fbc0 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2224      	movs	r2, #36	; 0x24
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68da      	ldr	r2, [r3, #12]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004812:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f000 ff9b 	bl	8005750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004828:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695a      	ldr	r2, [r3, #20]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004838:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004848:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2220      	movs	r2, #32
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3708      	adds	r7, #8
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b08a      	sub	sp, #40	; 0x28
 800486e:	af02      	add	r7, sp, #8
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	603b      	str	r3, [r7, #0]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b20      	cmp	r3, #32
 8004888:	d17c      	bne.n	8004984 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <HAL_UART_Transmit+0x2c>
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e075      	b.n	8004986 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d101      	bne.n	80048a8 <HAL_UART_Transmit+0x3e>
 80048a4:	2302      	movs	r3, #2
 80048a6:	e06e      	b.n	8004986 <HAL_UART_Transmit+0x11c>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2221      	movs	r2, #33	; 0x21
 80048ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048be:	f7fc fd8b 	bl	80013d8 <HAL_GetTick>
 80048c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	88fa      	ldrh	r2, [r7, #6]
 80048c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	88fa      	ldrh	r2, [r7, #6]
 80048ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048d8:	d108      	bne.n	80048ec <HAL_UART_Transmit+0x82>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d104      	bne.n	80048ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80048e2:	2300      	movs	r3, #0
 80048e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	61bb      	str	r3, [r7, #24]
 80048ea:	e003      	b.n	80048f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80048fc:	e02a      	b.n	8004954 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2200      	movs	r2, #0
 8004906:	2180      	movs	r1, #128	; 0x80
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 fc53 	bl	80051b4 <UART_WaitOnFlagUntilTimeout>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e036      	b.n	8004986 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10b      	bne.n	8004936 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	881b      	ldrh	r3, [r3, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800492c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	3302      	adds	r3, #2
 8004932:	61bb      	str	r3, [r7, #24]
 8004934:	e007      	b.n	8004946 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	781a      	ldrb	r2, [r3, #0]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	3301      	adds	r3, #1
 8004944:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800494a:	b29b      	uxth	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b29a      	uxth	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1cf      	bne.n	80048fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2200      	movs	r2, #0
 8004966:	2140      	movs	r1, #64	; 0x40
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f000 fc23 	bl	80051b4 <UART_WaitOnFlagUntilTimeout>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e006      	b.n	8004986 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2220      	movs	r2, #32
 800497c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004980:	2300      	movs	r3, #0
 8004982:	e000      	b.n	8004986 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004984:	2302      	movs	r3, #2
  }
}
 8004986:	4618      	mov	r0, r3
 8004988:	3720      	adds	r7, #32
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b08c      	sub	sp, #48	; 0x30
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	4613      	mov	r3, r2
 800499a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b20      	cmp	r3, #32
 80049a6:	d152      	bne.n	8004a4e <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d101      	bne.n	80049b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e04b      	b.n	8004a50 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d101      	bne.n	80049c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80049c2:	2302      	movs	r3, #2
 80049c4:	e044      	b.n	8004a50 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2201      	movs	r2, #1
 80049d2:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80049d4:	88fb      	ldrh	r3, [r7, #6]
 80049d6:	461a      	mov	r2, r3
 80049d8:	68b9      	ldr	r1, [r7, #8]
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 fc58 	bl	8005290 <UART_Start_Receive_DMA>
 80049e0:	4603      	mov	r3, r0
 80049e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80049e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d12c      	bne.n	8004a48 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d125      	bne.n	8004a42 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049f6:	2300      	movs	r3, #0
 80049f8:	613b      	str	r3, [r7, #16]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	613b      	str	r3, [r7, #16]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	613b      	str	r3, [r7, #16]
 8004a0a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	330c      	adds	r3, #12
 8004a12:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	e853 3f00 	ldrex	r3, [r3]
 8004a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f043 0310 	orr.w	r3, r3, #16
 8004a22:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a2c:	627a      	str	r2, [r7, #36]	; 0x24
 8004a2e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	6a39      	ldr	r1, [r7, #32]
 8004a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a34:	e841 2300 	strex	r3, r2, [r1]
 8004a38:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1e5      	bne.n	8004a0c <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8004a40:	e002      	b.n	8004a48 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8004a48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a4c:	e000      	b.n	8004a50 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8004a4e:	2302      	movs	r3, #2
  }
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3730      	adds	r7, #48	; 0x30
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b0ba      	sub	sp, #232	; 0xe8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004a84:	2300      	movs	r3, #0
 8004a86:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004a96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10f      	bne.n	8004abe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d009      	beq.n	8004abe <HAL_UART_IRQHandler+0x66>
 8004aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 fd8f 	bl	80055da <UART_Receive_IT>
      return;
 8004abc:	e256      	b.n	8004f6c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004abe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	f000 80de 	beq.w	8004c84 <HAL_UART_IRQHandler+0x22c>
 8004ac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d106      	bne.n	8004ae2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ad8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 80d1 	beq.w	8004c84 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00b      	beq.n	8004b06 <HAL_UART_IRQHandler+0xae>
 8004aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d005      	beq.n	8004b06 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afe:	f043 0201 	orr.w	r2, r3, #1
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00b      	beq.n	8004b2a <HAL_UART_IRQHandler+0xd2>
 8004b12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d005      	beq.n	8004b2a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b22:	f043 0202 	orr.w	r2, r3, #2
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00b      	beq.n	8004b4e <HAL_UART_IRQHandler+0xf6>
 8004b36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d005      	beq.n	8004b4e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	f043 0204 	orr.w	r2, r3, #4
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d011      	beq.n	8004b7e <HAL_UART_IRQHandler+0x126>
 8004b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b5e:	f003 0320 	and.w	r3, r3, #32
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d105      	bne.n	8004b72 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d005      	beq.n	8004b7e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	f043 0208 	orr.w	r2, r3, #8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 81ed 	beq.w	8004f62 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8c:	f003 0320 	and.w	r3, r3, #32
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d008      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x14e>
 8004b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b98:	f003 0320 	and.w	r3, r3, #32
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 fd1a 	bl	80055da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	695b      	ldr	r3, [r3, #20]
 8004bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb0:	2b40      	cmp	r3, #64	; 0x40
 8004bb2:	bf0c      	ite	eq
 8004bb4:	2301      	moveq	r3, #1
 8004bb6:	2300      	movne	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d103      	bne.n	8004bd2 <HAL_UART_IRQHandler+0x17a>
 8004bca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d04f      	beq.n	8004c72 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fc22 	bl	800541c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be2:	2b40      	cmp	r3, #64	; 0x40
 8004be4:	d141      	bne.n	8004c6a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	3314      	adds	r3, #20
 8004bec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004bfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3314      	adds	r3, #20
 8004c0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004c12:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004c16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004c1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004c22:	e841 2300 	strex	r3, r2, [r1]
 8004c26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004c2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1d9      	bne.n	8004be6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d013      	beq.n	8004c62 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c3e:	4a7d      	ldr	r2, [pc, #500]	; (8004e34 <HAL_UART_IRQHandler+0x3dc>)
 8004c40:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fc fe7e 	bl	8001948 <HAL_DMA_Abort_IT>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d016      	beq.n	8004c80 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c5c:	4610      	mov	r0, r2
 8004c5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c60:	e00e      	b.n	8004c80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 f9a4 	bl	8004fb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c68:	e00a      	b.n	8004c80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 f9a0 	bl	8004fb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c70:	e006      	b.n	8004c80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f99c 	bl	8004fb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004c7e:	e170      	b.n	8004f62 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c80:	bf00      	nop
    return;
 8004c82:	e16e      	b.n	8004f62 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	f040 814a 	bne.w	8004f22 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c92:	f003 0310 	and.w	r3, r3, #16
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 8143 	beq.w	8004f22 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 813c 	beq.w	8004f22 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60bb      	str	r3, [r7, #8]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	60bb      	str	r3, [r7, #8]
 8004cbe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cca:	2b40      	cmp	r3, #64	; 0x40
 8004ccc:	f040 80b4 	bne.w	8004e38 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004cdc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 8140 	beq.w	8004f66 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004cea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	f080 8139 	bcs.w	8004f66 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cfa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d06:	f000 8088 	beq.w	8004e1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	330c      	adds	r3, #12
 8004d10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d18:	e853 3f00 	ldrex	r3, [r3]
 8004d1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004d20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	330c      	adds	r3, #12
 8004d32:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004d36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004d3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004d42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004d4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1d9      	bne.n	8004d0a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	3314      	adds	r3, #20
 8004d5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d60:	e853 3f00 	ldrex	r3, [r3]
 8004d64:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004d66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	3314      	adds	r3, #20
 8004d76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004d7a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004d7e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d80:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004d82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004d86:	e841 2300 	strex	r3, r2, [r1]
 8004d8a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004d8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e1      	bne.n	8004d56 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	3314      	adds	r3, #20
 8004d98:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d9c:	e853 3f00 	ldrex	r3, [r3]
 8004da0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004da2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004da4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004da8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	3314      	adds	r3, #20
 8004db2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004db6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004db8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004dbc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004dbe:	e841 2300 	strex	r3, r2, [r1]
 8004dc2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004dc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1e3      	bne.n	8004d92 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	330c      	adds	r3, #12
 8004dde:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004de2:	e853 3f00 	ldrex	r3, [r3]
 8004de6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004de8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dea:	f023 0310 	bic.w	r3, r3, #16
 8004dee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	330c      	adds	r3, #12
 8004df8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004dfc:	65ba      	str	r2, [r7, #88]	; 0x58
 8004dfe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e02:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e04:	e841 2300 	strex	r3, r2, [r1]
 8004e08:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004e0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1e3      	bne.n	8004dd8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7fc fd27 	bl	8001868 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	4619      	mov	r1, r3
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7fb fe08 	bl	8000a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e30:	e099      	b.n	8004f66 <HAL_UART_IRQHandler+0x50e>
 8004e32:	bf00      	nop
 8004e34:	080054e3 	.word	0x080054e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 808b 	beq.w	8004f6a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004e54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	f000 8086 	beq.w	8004f6a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	330c      	adds	r3, #12
 8004e64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e68:	e853 3f00 	ldrex	r3, [r3]
 8004e6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	330c      	adds	r3, #12
 8004e7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004e82:	647a      	str	r2, [r7, #68]	; 0x44
 8004e84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e8a:	e841 2300 	strex	r3, r2, [r1]
 8004e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1e3      	bne.n	8004e5e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3314      	adds	r3, #20
 8004e9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea0:	e853 3f00 	ldrex	r3, [r3]
 8004ea4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	f023 0301 	bic.w	r3, r3, #1
 8004eac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3314      	adds	r3, #20
 8004eb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004eba:	633a      	str	r2, [r7, #48]	; 0x30
 8004ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ec2:	e841 2300 	strex	r3, r2, [r1]
 8004ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1e3      	bne.n	8004e96 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	330c      	adds	r3, #12
 8004ee2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	e853 3f00 	ldrex	r3, [r3]
 8004eea:	60fb      	str	r3, [r7, #12]
   return(result);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0310 	bic.w	r3, r3, #16
 8004ef2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	330c      	adds	r3, #12
 8004efc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004f00:	61fa      	str	r2, [r7, #28]
 8004f02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f04:	69b9      	ldr	r1, [r7, #24]
 8004f06:	69fa      	ldr	r2, [r7, #28]
 8004f08:	e841 2300 	strex	r3, r2, [r1]
 8004f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1e3      	bne.n	8004edc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f18:	4619      	mov	r1, r3
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fb fd90 	bl	8000a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f20:	e023      	b.n	8004f6a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d009      	beq.n	8004f42 <HAL_UART_IRQHandler+0x4ea>
 8004f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 fae5 	bl	800550a <UART_Transmit_IT>
    return;
 8004f40:	e014      	b.n	8004f6c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00e      	beq.n	8004f6c <HAL_UART_IRQHandler+0x514>
 8004f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d008      	beq.n	8004f6c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 fb25 	bl	80055aa <UART_EndTransmit_IT>
    return;
 8004f60:	e004      	b.n	8004f6c <HAL_UART_IRQHandler+0x514>
    return;
 8004f62:	bf00      	nop
 8004f64:	e002      	b.n	8004f6c <HAL_UART_IRQHandler+0x514>
      return;
 8004f66:	bf00      	nop
 8004f68:	e000      	b.n	8004f6c <HAL_UART_IRQHandler+0x514>
      return;
 8004f6a:	bf00      	nop
  }
}
 8004f6c:	37e8      	adds	r7, #232	; 0xe8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop

08004f74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b09c      	sub	sp, #112	; 0x70
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd0:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d172      	bne.n	80050c6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004fe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	330c      	adds	r3, #12
 8004fec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ff0:	e853 3f00 	ldrex	r3, [r3]
 8004ff4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ffc:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	330c      	adds	r3, #12
 8005004:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005006:	65ba      	str	r2, [r7, #88]	; 0x58
 8005008:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800500c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e5      	bne.n	8004fe6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800501a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3314      	adds	r3, #20
 8005020:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800502a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800502c:	f023 0301 	bic.w	r3, r3, #1
 8005030:	667b      	str	r3, [r7, #100]	; 0x64
 8005032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3314      	adds	r3, #20
 8005038:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800503a:	647a      	str	r2, [r7, #68]	; 0x44
 800503c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005040:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005042:	e841 2300 	strex	r3, r2, [r1]
 8005046:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1e5      	bne.n	800501a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800504e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	3314      	adds	r3, #20
 8005054:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	e853 3f00 	ldrex	r3, [r3]
 800505c:	623b      	str	r3, [r7, #32]
   return(result);
 800505e:	6a3b      	ldr	r3, [r7, #32]
 8005060:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005064:	663b      	str	r3, [r7, #96]	; 0x60
 8005066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3314      	adds	r3, #20
 800506c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800506e:	633a      	str	r2, [r7, #48]	; 0x30
 8005070:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005072:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005076:	e841 2300 	strex	r3, r2, [r1]
 800507a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800507c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1e5      	bne.n	800504e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005084:	2220      	movs	r2, #32
 8005086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800508a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508e:	2b01      	cmp	r3, #1
 8005090:	d119      	bne.n	80050c6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	330c      	adds	r3, #12
 8005098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	e853 3f00 	ldrex	r3, [r3]
 80050a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f023 0310 	bic.w	r3, r3, #16
 80050a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	330c      	adds	r3, #12
 80050b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80050b2:	61fa      	str	r2, [r7, #28]
 80050b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b6:	69b9      	ldr	r1, [r7, #24]
 80050b8:	69fa      	ldr	r2, [r7, #28]
 80050ba:	e841 2300 	strex	r3, r2, [r1]
 80050be:	617b      	str	r3, [r7, #20]
   return(result);
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1e5      	bne.n	8005092 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d106      	bne.n	80050dc <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050d2:	4619      	mov	r1, r3
 80050d4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80050d6:	f7fb fcb3 	bl	8000a40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050da:	e002      	b.n	80050e2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80050dc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80050de:	f7ff ff53 	bl	8004f88 <HAL_UART_RxCpltCallback>
}
 80050e2:	bf00      	nop
 80050e4:	3770      	adds	r7, #112	; 0x70
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b084      	sub	sp, #16
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d108      	bne.n	8005112 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005104:	085b      	lsrs	r3, r3, #1
 8005106:	b29b      	uxth	r3, r3
 8005108:	4619      	mov	r1, r3
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f7fb fc98 	bl	8000a40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005110:	e002      	b.n	8005118 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f7ff ff42 	bl	8004f9c <HAL_UART_RxHalfCpltCallback>
}
 8005118:	bf00      	nop
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005128:	2300      	movs	r3, #0
 800512a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513c:	2b80      	cmp	r3, #128	; 0x80
 800513e:	bf0c      	ite	eq
 8005140:	2301      	moveq	r3, #1
 8005142:	2300      	movne	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b21      	cmp	r3, #33	; 0x21
 8005152:	d108      	bne.n	8005166 <UART_DMAError+0x46>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d005      	beq.n	8005166 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	2200      	movs	r2, #0
 800515e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005160:	68b8      	ldr	r0, [r7, #8]
 8005162:	f000 f933 	bl	80053cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005170:	2b40      	cmp	r3, #64	; 0x40
 8005172:	bf0c      	ite	eq
 8005174:	2301      	moveq	r3, #1
 8005176:	2300      	movne	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b22      	cmp	r3, #34	; 0x22
 8005186:	d108      	bne.n	800519a <UART_DMAError+0x7a>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2200      	movs	r2, #0
 8005192:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005194:	68b8      	ldr	r0, [r7, #8]
 8005196:	f000 f941 	bl	800541c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519e:	f043 0210 	orr.w	r2, r3, #16
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051a6:	68b8      	ldr	r0, [r7, #8]
 80051a8:	f7ff ff02 	bl	8004fb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051ac:	bf00      	nop
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b090      	sub	sp, #64	; 0x40
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	603b      	str	r3, [r7, #0]
 80051c0:	4613      	mov	r3, r2
 80051c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051c4:	e050      	b.n	8005268 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051cc:	d04c      	beq.n	8005268 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80051ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d007      	beq.n	80051e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80051d4:	f7fc f900 	bl	80013d8 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d241      	bcs.n	8005268 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	330c      	adds	r3, #12
 80051ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ee:	e853 3f00 	ldrex	r3, [r3]
 80051f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80051fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	330c      	adds	r3, #12
 8005202:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005204:	637a      	str	r2, [r7, #52]	; 0x34
 8005206:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005208:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800520a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800520c:	e841 2300 	strex	r3, r2, [r1]
 8005210:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1e5      	bne.n	80051e4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3314      	adds	r3, #20
 800521e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	e853 3f00 	ldrex	r3, [r3]
 8005226:	613b      	str	r3, [r7, #16]
   return(result);
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f023 0301 	bic.w	r3, r3, #1
 800522e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	3314      	adds	r3, #20
 8005236:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005238:	623a      	str	r2, [r7, #32]
 800523a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523c:	69f9      	ldr	r1, [r7, #28]
 800523e:	6a3a      	ldr	r2, [r7, #32]
 8005240:	e841 2300 	strex	r3, r2, [r1]
 8005244:	61bb      	str	r3, [r7, #24]
   return(result);
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1e5      	bne.n	8005218 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2220      	movs	r2, #32
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e00f      	b.n	8005288 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	4013      	ands	r3, r2
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	429a      	cmp	r2, r3
 8005276:	bf0c      	ite	eq
 8005278:	2301      	moveq	r3, #1
 800527a:	2300      	movne	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	461a      	mov	r2, r3
 8005280:	79fb      	ldrb	r3, [r7, #7]
 8005282:	429a      	cmp	r2, r3
 8005284:	d09f      	beq.n	80051c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3740      	adds	r7, #64	; 0x40
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b098      	sub	sp, #96	; 0x60
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	4613      	mov	r3, r2
 800529c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	88fa      	ldrh	r2, [r7, #6]
 80052a8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2222      	movs	r2, #34	; 0x22
 80052b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052bc:	4a40      	ldr	r2, [pc, #256]	; (80053c0 <UART_Start_Receive_DMA+0x130>)
 80052be:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c4:	4a3f      	ldr	r2, [pc, #252]	; (80053c4 <UART_Start_Receive_DMA+0x134>)
 80052c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052cc:	4a3e      	ldr	r2, [pc, #248]	; (80053c8 <UART_Start_Receive_DMA+0x138>)
 80052ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d4:	2200      	movs	r2, #0
 80052d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80052d8:	f107 0308 	add.w	r3, r7, #8
 80052dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3304      	adds	r3, #4
 80052e8:	4619      	mov	r1, r3
 80052ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	88fb      	ldrh	r3, [r7, #6]
 80052f0:	f7fc fa62 	bl	80017b8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80052f4:	2300      	movs	r3, #0
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	613b      	str	r3, [r7, #16]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	613b      	str	r3, [r7, #16]
 8005308:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d019      	beq.n	800534e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	330c      	adds	r3, #12
 8005320:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005324:	e853 3f00 	ldrex	r3, [r3]
 8005328:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800532a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800532c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005330:	65bb      	str	r3, [r7, #88]	; 0x58
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	330c      	adds	r3, #12
 8005338:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800533a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800533c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005340:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005342:	e841 2300 	strex	r3, r2, [r1]
 8005346:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005348:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1e5      	bne.n	800531a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	3314      	adds	r3, #20
 8005354:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800535e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005360:	f043 0301 	orr.w	r3, r3, #1
 8005364:	657b      	str	r3, [r7, #84]	; 0x54
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	3314      	adds	r3, #20
 800536c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800536e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005370:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005372:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005374:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005376:	e841 2300 	strex	r3, r2, [r1]
 800537a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800537c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1e5      	bne.n	800534e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3314      	adds	r3, #20
 8005388:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	e853 3f00 	ldrex	r3, [r3]
 8005390:	617b      	str	r3, [r7, #20]
   return(result);
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005398:	653b      	str	r3, [r7, #80]	; 0x50
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3314      	adds	r3, #20
 80053a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80053a2:	627a      	str	r2, [r7, #36]	; 0x24
 80053a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a6:	6a39      	ldr	r1, [r7, #32]
 80053a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053aa:	e841 2300 	strex	r3, r2, [r1]
 80053ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1e5      	bne.n	8005382 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3760      	adds	r7, #96	; 0x60
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	08004fc5 	.word	0x08004fc5
 80053c4:	080050eb 	.word	0x080050eb
 80053c8:	08005121 	.word	0x08005121

080053cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b089      	sub	sp, #36	; 0x24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	330c      	adds	r3, #12
 80053da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	e853 3f00 	ldrex	r3, [r3]
 80053e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80053ea:	61fb      	str	r3, [r7, #28]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	330c      	adds	r3, #12
 80053f2:	69fa      	ldr	r2, [r7, #28]
 80053f4:	61ba      	str	r2, [r7, #24]
 80053f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f8:	6979      	ldr	r1, [r7, #20]
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	e841 2300 	strex	r3, r2, [r1]
 8005400:	613b      	str	r3, [r7, #16]
   return(result);
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1e5      	bne.n	80053d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005410:	bf00      	nop
 8005412:	3724      	adds	r7, #36	; 0x24
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800541c:	b480      	push	{r7}
 800541e:	b095      	sub	sp, #84	; 0x54
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	330c      	adds	r3, #12
 800542a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800542e:	e853 3f00 	ldrex	r3, [r3]
 8005432:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005436:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800543a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	330c      	adds	r3, #12
 8005442:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005444:	643a      	str	r2, [r7, #64]	; 0x40
 8005446:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005448:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800544a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800544c:	e841 2300 	strex	r3, r2, [r1]
 8005450:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1e5      	bne.n	8005424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3314      	adds	r3, #20
 800545e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	e853 3f00 	ldrex	r3, [r3]
 8005466:	61fb      	str	r3, [r7, #28]
   return(result);
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	f023 0301 	bic.w	r3, r3, #1
 800546e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3314      	adds	r3, #20
 8005476:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005478:	62fa      	str	r2, [r7, #44]	; 0x2c
 800547a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800547e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005480:	e841 2300 	strex	r3, r2, [r1]
 8005484:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1e5      	bne.n	8005458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005490:	2b01      	cmp	r3, #1
 8005492:	d119      	bne.n	80054c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	330c      	adds	r3, #12
 800549a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	e853 3f00 	ldrex	r3, [r3]
 80054a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f023 0310 	bic.w	r3, r3, #16
 80054aa:	647b      	str	r3, [r7, #68]	; 0x44
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	330c      	adds	r3, #12
 80054b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054b4:	61ba      	str	r2, [r7, #24]
 80054b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6979      	ldr	r1, [r7, #20]
 80054ba:	69ba      	ldr	r2, [r7, #24]
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	613b      	str	r3, [r7, #16]
   return(result);
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e5      	bne.n	8005494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054d6:	bf00      	nop
 80054d8:	3754      	adds	r7, #84	; 0x54
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b084      	sub	sp, #16
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f7ff fd57 	bl	8004fb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005502:	bf00      	nop
 8005504:	3710      	adds	r7, #16
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800550a:	b480      	push	{r7}
 800550c:	b085      	sub	sp, #20
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b21      	cmp	r3, #33	; 0x21
 800551c:	d13e      	bne.n	800559c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005526:	d114      	bne.n	8005552 <UART_Transmit_IT+0x48>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d110      	bne.n	8005552 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	881b      	ldrh	r3, [r3, #0]
 800553a:	461a      	mov	r2, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005544:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a1b      	ldr	r3, [r3, #32]
 800554a:	1c9a      	adds	r2, r3, #2
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	621a      	str	r2, [r3, #32]
 8005550:	e008      	b.n	8005564 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	1c59      	adds	r1, r3, #1
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	6211      	str	r1, [r2, #32]
 800555c:	781a      	ldrb	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29b      	uxth	r3, r3
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	4619      	mov	r1, r3
 8005572:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005574:	2b00      	cmp	r3, #0
 8005576:	d10f      	bne.n	8005598 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68da      	ldr	r2, [r3, #12]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005586:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005596:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005598:	2300      	movs	r3, #0
 800559a:	e000      	b.n	800559e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800559c:	2302      	movs	r3, #2
  }
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b082      	sub	sp, #8
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7ff fcd2 	bl	8004f74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3708      	adds	r7, #8
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b08c      	sub	sp, #48	; 0x30
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b22      	cmp	r3, #34	; 0x22
 80055ec:	f040 80ab 	bne.w	8005746 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f8:	d117      	bne.n	800562a <UART_Receive_IT+0x50>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d113      	bne.n	800562a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005602:	2300      	movs	r3, #0
 8005604:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800560a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	b29b      	uxth	r3, r3
 8005614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005618:	b29a      	uxth	r2, r3
 800561a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005622:	1c9a      	adds	r2, r3, #2
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	629a      	str	r2, [r3, #40]	; 0x28
 8005628:	e026      	b.n	8005678 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005630:	2300      	movs	r3, #0
 8005632:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800563c:	d007      	beq.n	800564e <UART_Receive_IT+0x74>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10a      	bne.n	800565c <UART_Receive_IT+0x82>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d106      	bne.n	800565c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	b2da      	uxtb	r2, r3
 8005656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005658:	701a      	strb	r2, [r3, #0]
 800565a:	e008      	b.n	800566e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	b2db      	uxtb	r3, r3
 8005664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005668:	b2da      	uxtb	r2, r3
 800566a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b01      	subs	r3, #1
 8005680:	b29b      	uxth	r3, r3
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	4619      	mov	r1, r3
 8005686:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005688:	2b00      	cmp	r3, #0
 800568a:	d15a      	bne.n	8005742 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 0220 	bic.w	r2, r2, #32
 800569a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695a      	ldr	r2, [r3, #20]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0201 	bic.w	r2, r2, #1
 80056ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d135      	bne.n	8005738 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	330c      	adds	r3, #12
 80056d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	e853 3f00 	ldrex	r3, [r3]
 80056e0:	613b      	str	r3, [r7, #16]
   return(result);
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f023 0310 	bic.w	r3, r3, #16
 80056e8:	627b      	str	r3, [r7, #36]	; 0x24
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	330c      	adds	r3, #12
 80056f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f2:	623a      	str	r2, [r7, #32]
 80056f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f6:	69f9      	ldr	r1, [r7, #28]
 80056f8:	6a3a      	ldr	r2, [r7, #32]
 80056fa:	e841 2300 	strex	r3, r2, [r1]
 80056fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e5      	bne.n	80056d2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0310 	and.w	r3, r3, #16
 8005710:	2b10      	cmp	r3, #16
 8005712:	d10a      	bne.n	800572a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005714:	2300      	movs	r3, #0
 8005716:	60fb      	str	r3, [r7, #12]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	60fb      	str	r3, [r7, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800572e:	4619      	mov	r1, r3
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f7fb f985 	bl	8000a40 <HAL_UARTEx_RxEventCallback>
 8005736:	e002      	b.n	800573e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f7ff fc25 	bl	8004f88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800573e:	2300      	movs	r3, #0
 8005740:	e002      	b.n	8005748 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005742:	2300      	movs	r3, #0
 8005744:	e000      	b.n	8005748 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005746:	2302      	movs	r3, #2
  }
}
 8005748:	4618      	mov	r0, r3
 800574a:	3730      	adds	r7, #48	; 0x30
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005754:	b0c0      	sub	sp, #256	; 0x100
 8005756:	af00      	add	r7, sp, #0
 8005758:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800575c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800576c:	68d9      	ldr	r1, [r3, #12]
 800576e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	ea40 0301 	orr.w	r3, r0, r1
 8005778:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	431a      	orrs	r2, r3
 8005788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	431a      	orrs	r2, r3
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005794:	69db      	ldr	r3, [r3, #28]
 8005796:	4313      	orrs	r3, r2
 8005798:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80057a8:	f021 010c 	bic.w	r1, r1, #12
 80057ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80057b6:	430b      	orrs	r3, r1
 80057b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ca:	6999      	ldr	r1, [r3, #24]
 80057cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	ea40 0301 	orr.w	r3, r0, r1
 80057d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	4b8f      	ldr	r3, [pc, #572]	; (8005a1c <UART_SetConfig+0x2cc>)
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d005      	beq.n	80057f0 <UART_SetConfig+0xa0>
 80057e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b8d      	ldr	r3, [pc, #564]	; (8005a20 <UART_SetConfig+0x2d0>)
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d104      	bne.n	80057fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057f0:	f7fe fb94 	bl	8003f1c <HAL_RCC_GetPCLK2Freq>
 80057f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80057f8:	e003      	b.n	8005802 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057fa:	f7fe fb7b 	bl	8003ef4 <HAL_RCC_GetPCLK1Freq>
 80057fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800580c:	f040 810c 	bne.w	8005a28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005814:	2200      	movs	r2, #0
 8005816:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800581a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800581e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005822:	4622      	mov	r2, r4
 8005824:	462b      	mov	r3, r5
 8005826:	1891      	adds	r1, r2, r2
 8005828:	65b9      	str	r1, [r7, #88]	; 0x58
 800582a:	415b      	adcs	r3, r3
 800582c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800582e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005832:	4621      	mov	r1, r4
 8005834:	eb12 0801 	adds.w	r8, r2, r1
 8005838:	4629      	mov	r1, r5
 800583a:	eb43 0901 	adc.w	r9, r3, r1
 800583e:	f04f 0200 	mov.w	r2, #0
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800584a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800584e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005852:	4690      	mov	r8, r2
 8005854:	4699      	mov	r9, r3
 8005856:	4623      	mov	r3, r4
 8005858:	eb18 0303 	adds.w	r3, r8, r3
 800585c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005860:	462b      	mov	r3, r5
 8005862:	eb49 0303 	adc.w	r3, r9, r3
 8005866:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800586a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005876:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800587a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800587e:	460b      	mov	r3, r1
 8005880:	18db      	adds	r3, r3, r3
 8005882:	653b      	str	r3, [r7, #80]	; 0x50
 8005884:	4613      	mov	r3, r2
 8005886:	eb42 0303 	adc.w	r3, r2, r3
 800588a:	657b      	str	r3, [r7, #84]	; 0x54
 800588c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005890:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005894:	f7fa fcfc 	bl	8000290 <__aeabi_uldivmod>
 8005898:	4602      	mov	r2, r0
 800589a:	460b      	mov	r3, r1
 800589c:	4b61      	ldr	r3, [pc, #388]	; (8005a24 <UART_SetConfig+0x2d4>)
 800589e:	fba3 2302 	umull	r2, r3, r3, r2
 80058a2:	095b      	lsrs	r3, r3, #5
 80058a4:	011c      	lsls	r4, r3, #4
 80058a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058aa:	2200      	movs	r2, #0
 80058ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80058b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80058b8:	4642      	mov	r2, r8
 80058ba:	464b      	mov	r3, r9
 80058bc:	1891      	adds	r1, r2, r2
 80058be:	64b9      	str	r1, [r7, #72]	; 0x48
 80058c0:	415b      	adcs	r3, r3
 80058c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80058c8:	4641      	mov	r1, r8
 80058ca:	eb12 0a01 	adds.w	sl, r2, r1
 80058ce:	4649      	mov	r1, r9
 80058d0:	eb43 0b01 	adc.w	fp, r3, r1
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	f04f 0300 	mov.w	r3, #0
 80058dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058e8:	4692      	mov	sl, r2
 80058ea:	469b      	mov	fp, r3
 80058ec:	4643      	mov	r3, r8
 80058ee:	eb1a 0303 	adds.w	r3, sl, r3
 80058f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058f6:	464b      	mov	r3, r9
 80058f8:	eb4b 0303 	adc.w	r3, fp, r3
 80058fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800590c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005910:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005914:	460b      	mov	r3, r1
 8005916:	18db      	adds	r3, r3, r3
 8005918:	643b      	str	r3, [r7, #64]	; 0x40
 800591a:	4613      	mov	r3, r2
 800591c:	eb42 0303 	adc.w	r3, r2, r3
 8005920:	647b      	str	r3, [r7, #68]	; 0x44
 8005922:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005926:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800592a:	f7fa fcb1 	bl	8000290 <__aeabi_uldivmod>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4611      	mov	r1, r2
 8005934:	4b3b      	ldr	r3, [pc, #236]	; (8005a24 <UART_SetConfig+0x2d4>)
 8005936:	fba3 2301 	umull	r2, r3, r3, r1
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	2264      	movs	r2, #100	; 0x64
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	1acb      	subs	r3, r1, r3
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800594a:	4b36      	ldr	r3, [pc, #216]	; (8005a24 <UART_SetConfig+0x2d4>)
 800594c:	fba3 2302 	umull	r2, r3, r3, r2
 8005950:	095b      	lsrs	r3, r3, #5
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005958:	441c      	add	r4, r3
 800595a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800595e:	2200      	movs	r2, #0
 8005960:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005964:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005968:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800596c:	4642      	mov	r2, r8
 800596e:	464b      	mov	r3, r9
 8005970:	1891      	adds	r1, r2, r2
 8005972:	63b9      	str	r1, [r7, #56]	; 0x38
 8005974:	415b      	adcs	r3, r3
 8005976:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005978:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800597c:	4641      	mov	r1, r8
 800597e:	1851      	adds	r1, r2, r1
 8005980:	6339      	str	r1, [r7, #48]	; 0x30
 8005982:	4649      	mov	r1, r9
 8005984:	414b      	adcs	r3, r1
 8005986:	637b      	str	r3, [r7, #52]	; 0x34
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005994:	4659      	mov	r1, fp
 8005996:	00cb      	lsls	r3, r1, #3
 8005998:	4651      	mov	r1, sl
 800599a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800599e:	4651      	mov	r1, sl
 80059a0:	00ca      	lsls	r2, r1, #3
 80059a2:	4610      	mov	r0, r2
 80059a4:	4619      	mov	r1, r3
 80059a6:	4603      	mov	r3, r0
 80059a8:	4642      	mov	r2, r8
 80059aa:	189b      	adds	r3, r3, r2
 80059ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059b0:	464b      	mov	r3, r9
 80059b2:	460a      	mov	r2, r1
 80059b4:	eb42 0303 	adc.w	r3, r2, r3
 80059b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80059c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80059cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80059d0:	460b      	mov	r3, r1
 80059d2:	18db      	adds	r3, r3, r3
 80059d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80059d6:	4613      	mov	r3, r2
 80059d8:	eb42 0303 	adc.w	r3, r2, r3
 80059dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80059e6:	f7fa fc53 	bl	8000290 <__aeabi_uldivmod>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4b0d      	ldr	r3, [pc, #52]	; (8005a24 <UART_SetConfig+0x2d4>)
 80059f0:	fba3 1302 	umull	r1, r3, r3, r2
 80059f4:	095b      	lsrs	r3, r3, #5
 80059f6:	2164      	movs	r1, #100	; 0x64
 80059f8:	fb01 f303 	mul.w	r3, r1, r3
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	3332      	adds	r3, #50	; 0x32
 8005a02:	4a08      	ldr	r2, [pc, #32]	; (8005a24 <UART_SetConfig+0x2d4>)
 8005a04:	fba2 2303 	umull	r2, r3, r2, r3
 8005a08:	095b      	lsrs	r3, r3, #5
 8005a0a:	f003 0207 	and.w	r2, r3, #7
 8005a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4422      	add	r2, r4
 8005a16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a18:	e105      	b.n	8005c26 <UART_SetConfig+0x4d6>
 8005a1a:	bf00      	nop
 8005a1c:	40011000 	.word	0x40011000
 8005a20:	40011400 	.word	0x40011400
 8005a24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005a32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005a36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005a3a:	4642      	mov	r2, r8
 8005a3c:	464b      	mov	r3, r9
 8005a3e:	1891      	adds	r1, r2, r2
 8005a40:	6239      	str	r1, [r7, #32]
 8005a42:	415b      	adcs	r3, r3
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
 8005a46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a4a:	4641      	mov	r1, r8
 8005a4c:	1854      	adds	r4, r2, r1
 8005a4e:	4649      	mov	r1, r9
 8005a50:	eb43 0501 	adc.w	r5, r3, r1
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	f04f 0300 	mov.w	r3, #0
 8005a5c:	00eb      	lsls	r3, r5, #3
 8005a5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a62:	00e2      	lsls	r2, r4, #3
 8005a64:	4614      	mov	r4, r2
 8005a66:	461d      	mov	r5, r3
 8005a68:	4643      	mov	r3, r8
 8005a6a:	18e3      	adds	r3, r4, r3
 8005a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a70:	464b      	mov	r3, r9
 8005a72:	eb45 0303 	adc.w	r3, r5, r3
 8005a76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a8a:	f04f 0200 	mov.w	r2, #0
 8005a8e:	f04f 0300 	mov.w	r3, #0
 8005a92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005a96:	4629      	mov	r1, r5
 8005a98:	008b      	lsls	r3, r1, #2
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	008a      	lsls	r2, r1, #2
 8005aa4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005aa8:	f7fa fbf2 	bl	8000290 <__aeabi_uldivmod>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4b60      	ldr	r3, [pc, #384]	; (8005c34 <UART_SetConfig+0x4e4>)
 8005ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	011c      	lsls	r4, r3, #4
 8005aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ac4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ac8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005acc:	4642      	mov	r2, r8
 8005ace:	464b      	mov	r3, r9
 8005ad0:	1891      	adds	r1, r2, r2
 8005ad2:	61b9      	str	r1, [r7, #24]
 8005ad4:	415b      	adcs	r3, r3
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005adc:	4641      	mov	r1, r8
 8005ade:	1851      	adds	r1, r2, r1
 8005ae0:	6139      	str	r1, [r7, #16]
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	414b      	adcs	r3, r1
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	f04f 0300 	mov.w	r3, #0
 8005af0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005af4:	4659      	mov	r1, fp
 8005af6:	00cb      	lsls	r3, r1, #3
 8005af8:	4651      	mov	r1, sl
 8005afa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005afe:	4651      	mov	r1, sl
 8005b00:	00ca      	lsls	r2, r1, #3
 8005b02:	4610      	mov	r0, r2
 8005b04:	4619      	mov	r1, r3
 8005b06:	4603      	mov	r3, r0
 8005b08:	4642      	mov	r2, r8
 8005b0a:	189b      	adds	r3, r3, r2
 8005b0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b10:	464b      	mov	r3, r9
 8005b12:	460a      	mov	r2, r1
 8005b14:	eb42 0303 	adc.w	r3, r2, r3
 8005b18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b26:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	f04f 0300 	mov.w	r3, #0
 8005b30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005b34:	4649      	mov	r1, r9
 8005b36:	008b      	lsls	r3, r1, #2
 8005b38:	4641      	mov	r1, r8
 8005b3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b3e:	4641      	mov	r1, r8
 8005b40:	008a      	lsls	r2, r1, #2
 8005b42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005b46:	f7fa fba3 	bl	8000290 <__aeabi_uldivmod>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4b39      	ldr	r3, [pc, #228]	; (8005c34 <UART_SetConfig+0x4e4>)
 8005b50:	fba3 1302 	umull	r1, r3, r3, r2
 8005b54:	095b      	lsrs	r3, r3, #5
 8005b56:	2164      	movs	r1, #100	; 0x64
 8005b58:	fb01 f303 	mul.w	r3, r1, r3
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	3332      	adds	r3, #50	; 0x32
 8005b62:	4a34      	ldr	r2, [pc, #208]	; (8005c34 <UART_SetConfig+0x4e4>)
 8005b64:	fba2 2303 	umull	r2, r3, r2, r3
 8005b68:	095b      	lsrs	r3, r3, #5
 8005b6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b6e:	441c      	add	r4, r3
 8005b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b74:	2200      	movs	r2, #0
 8005b76:	673b      	str	r3, [r7, #112]	; 0x70
 8005b78:	677a      	str	r2, [r7, #116]	; 0x74
 8005b7a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005b7e:	4642      	mov	r2, r8
 8005b80:	464b      	mov	r3, r9
 8005b82:	1891      	adds	r1, r2, r2
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	415b      	adcs	r3, r3
 8005b88:	60fb      	str	r3, [r7, #12]
 8005b8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b8e:	4641      	mov	r1, r8
 8005b90:	1851      	adds	r1, r2, r1
 8005b92:	6039      	str	r1, [r7, #0]
 8005b94:	4649      	mov	r1, r9
 8005b96:	414b      	adcs	r3, r1
 8005b98:	607b      	str	r3, [r7, #4]
 8005b9a:	f04f 0200 	mov.w	r2, #0
 8005b9e:	f04f 0300 	mov.w	r3, #0
 8005ba2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ba6:	4659      	mov	r1, fp
 8005ba8:	00cb      	lsls	r3, r1, #3
 8005baa:	4651      	mov	r1, sl
 8005bac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bb0:	4651      	mov	r1, sl
 8005bb2:	00ca      	lsls	r2, r1, #3
 8005bb4:	4610      	mov	r0, r2
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	4603      	mov	r3, r0
 8005bba:	4642      	mov	r2, r8
 8005bbc:	189b      	adds	r3, r3, r2
 8005bbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8005bc0:	464b      	mov	r3, r9
 8005bc2:	460a      	mov	r2, r1
 8005bc4:	eb42 0303 	adc.w	r3, r2, r3
 8005bc8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	663b      	str	r3, [r7, #96]	; 0x60
 8005bd4:	667a      	str	r2, [r7, #100]	; 0x64
 8005bd6:	f04f 0200 	mov.w	r2, #0
 8005bda:	f04f 0300 	mov.w	r3, #0
 8005bde:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005be2:	4649      	mov	r1, r9
 8005be4:	008b      	lsls	r3, r1, #2
 8005be6:	4641      	mov	r1, r8
 8005be8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bec:	4641      	mov	r1, r8
 8005bee:	008a      	lsls	r2, r1, #2
 8005bf0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005bf4:	f7fa fb4c 	bl	8000290 <__aeabi_uldivmod>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4b0d      	ldr	r3, [pc, #52]	; (8005c34 <UART_SetConfig+0x4e4>)
 8005bfe:	fba3 1302 	umull	r1, r3, r3, r2
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	2164      	movs	r1, #100	; 0x64
 8005c06:	fb01 f303 	mul.w	r3, r1, r3
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	3332      	adds	r3, #50	; 0x32
 8005c10:	4a08      	ldr	r2, [pc, #32]	; (8005c34 <UART_SetConfig+0x4e4>)
 8005c12:	fba2 2303 	umull	r2, r3, r2, r3
 8005c16:	095b      	lsrs	r3, r3, #5
 8005c18:	f003 020f 	and.w	r2, r3, #15
 8005c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4422      	add	r2, r4
 8005c24:	609a      	str	r2, [r3, #8]
}
 8005c26:	bf00      	nop
 8005c28:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c32:	bf00      	nop
 8005c34:	51eb851f 	.word	0x51eb851f

08005c38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c38:	b084      	sub	sp, #16
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b084      	sub	sp, #16
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
 8005c42:	f107 001c 	add.w	r0, r7, #28
 8005c46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d122      	bne.n	8005c96 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005c64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d105      	bne.n	8005c8a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f001 fbee 	bl	800746c <USB_CoreReset>
 8005c90:	4603      	mov	r3, r0
 8005c92:	73fb      	strb	r3, [r7, #15]
 8005c94:	e01a      	b.n	8005ccc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f001 fbe2 	bl	800746c <USB_CoreReset>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d106      	bne.n	8005cc0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	639a      	str	r2, [r3, #56]	; 0x38
 8005cbe:	e005      	b.n	8005ccc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d10b      	bne.n	8005cea <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f043 0206 	orr.w	r2, r3, #6
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f043 0220 	orr.w	r2, r3, #32
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005cf6:	b004      	add	sp, #16
 8005cf8:	4770      	bx	lr
	...

08005cfc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	4613      	mov	r3, r2
 8005d08:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d165      	bne.n	8005ddc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	4a41      	ldr	r2, [pc, #260]	; (8005e18 <USB_SetTurnaroundTime+0x11c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d906      	bls.n	8005d26 <USB_SetTurnaroundTime+0x2a>
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	4a40      	ldr	r2, [pc, #256]	; (8005e1c <USB_SetTurnaroundTime+0x120>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d202      	bcs.n	8005d26 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005d20:	230f      	movs	r3, #15
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	e062      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4a3c      	ldr	r2, [pc, #240]	; (8005e1c <USB_SetTurnaroundTime+0x120>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d306      	bcc.n	8005d3c <USB_SetTurnaroundTime+0x40>
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	4a3b      	ldr	r2, [pc, #236]	; (8005e20 <USB_SetTurnaroundTime+0x124>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d202      	bcs.n	8005d3c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005d36:	230e      	movs	r3, #14
 8005d38:	617b      	str	r3, [r7, #20]
 8005d3a:	e057      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	4a38      	ldr	r2, [pc, #224]	; (8005e20 <USB_SetTurnaroundTime+0x124>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d306      	bcc.n	8005d52 <USB_SetTurnaroundTime+0x56>
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	4a37      	ldr	r2, [pc, #220]	; (8005e24 <USB_SetTurnaroundTime+0x128>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d202      	bcs.n	8005d52 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005d4c:	230d      	movs	r3, #13
 8005d4e:	617b      	str	r3, [r7, #20]
 8005d50:	e04c      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	4a33      	ldr	r2, [pc, #204]	; (8005e24 <USB_SetTurnaroundTime+0x128>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d306      	bcc.n	8005d68 <USB_SetTurnaroundTime+0x6c>
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	4a32      	ldr	r2, [pc, #200]	; (8005e28 <USB_SetTurnaroundTime+0x12c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d802      	bhi.n	8005d68 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005d62:	230c      	movs	r3, #12
 8005d64:	617b      	str	r3, [r7, #20]
 8005d66:	e041      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	4a2f      	ldr	r2, [pc, #188]	; (8005e28 <USB_SetTurnaroundTime+0x12c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d906      	bls.n	8005d7e <USB_SetTurnaroundTime+0x82>
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	4a2e      	ldr	r2, [pc, #184]	; (8005e2c <USB_SetTurnaroundTime+0x130>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d802      	bhi.n	8005d7e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005d78:	230b      	movs	r3, #11
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	e036      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	4a2a      	ldr	r2, [pc, #168]	; (8005e2c <USB_SetTurnaroundTime+0x130>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d906      	bls.n	8005d94 <USB_SetTurnaroundTime+0x98>
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	4a29      	ldr	r2, [pc, #164]	; (8005e30 <USB_SetTurnaroundTime+0x134>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d802      	bhi.n	8005d94 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005d8e:	230a      	movs	r3, #10
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	e02b      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	4a26      	ldr	r2, [pc, #152]	; (8005e30 <USB_SetTurnaroundTime+0x134>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d906      	bls.n	8005daa <USB_SetTurnaroundTime+0xae>
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	4a25      	ldr	r2, [pc, #148]	; (8005e34 <USB_SetTurnaroundTime+0x138>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d202      	bcs.n	8005daa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005da4:	2309      	movs	r3, #9
 8005da6:	617b      	str	r3, [r7, #20]
 8005da8:	e020      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	4a21      	ldr	r2, [pc, #132]	; (8005e34 <USB_SetTurnaroundTime+0x138>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d306      	bcc.n	8005dc0 <USB_SetTurnaroundTime+0xc4>
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	4a20      	ldr	r2, [pc, #128]	; (8005e38 <USB_SetTurnaroundTime+0x13c>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d802      	bhi.n	8005dc0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005dba:	2308      	movs	r3, #8
 8005dbc:	617b      	str	r3, [r7, #20]
 8005dbe:	e015      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	4a1d      	ldr	r2, [pc, #116]	; (8005e38 <USB_SetTurnaroundTime+0x13c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d906      	bls.n	8005dd6 <USB_SetTurnaroundTime+0xda>
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	4a1c      	ldr	r2, [pc, #112]	; (8005e3c <USB_SetTurnaroundTime+0x140>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d202      	bcs.n	8005dd6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005dd0:	2307      	movs	r3, #7
 8005dd2:	617b      	str	r3, [r7, #20]
 8005dd4:	e00a      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005dd6:	2306      	movs	r3, #6
 8005dd8:	617b      	str	r3, [r7, #20]
 8005dda:	e007      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005ddc:	79fb      	ldrb	r3, [r7, #7]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d102      	bne.n	8005de8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005de2:	2309      	movs	r3, #9
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	e001      	b.n	8005dec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005de8:	2309      	movs	r3, #9
 8005dea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	68da      	ldr	r2, [r3, #12]
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	029b      	lsls	r3, r3, #10
 8005e00:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005e04:	431a      	orrs	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	00d8acbf 	.word	0x00d8acbf
 8005e1c:	00e4e1c0 	.word	0x00e4e1c0
 8005e20:	00f42400 	.word	0x00f42400
 8005e24:	01067380 	.word	0x01067380
 8005e28:	011a499f 	.word	0x011a499f
 8005e2c:	01312cff 	.word	0x01312cff
 8005e30:	014ca43f 	.word	0x014ca43f
 8005e34:	016e3600 	.word	0x016e3600
 8005e38:	01a6ab1f 	.word	0x01a6ab1f
 8005e3c:	01e84800 	.word	0x01e84800

08005e40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f043 0201 	orr.w	r2, r3, #1
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr

08005e62 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e62:	b480      	push	{r7}
 8005e64:	b083      	sub	sp, #12
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f023 0201 	bic.w	r2, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005e90:	2300      	movs	r3, #0
 8005e92:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ea0:	78fb      	ldrb	r3, [r7, #3]
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d115      	bne.n	8005ed2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005eb2:	2001      	movs	r0, #1
 8005eb4:	f7fb fa9c 	bl	80013f0 <HAL_Delay>
      ms++;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	3301      	adds	r3, #1
 8005ebc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f001 fa45 	bl	800734e <USB_GetMode>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d01e      	beq.n	8005f08 <USB_SetCurrentMode+0x84>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2b31      	cmp	r3, #49	; 0x31
 8005ece:	d9f0      	bls.n	8005eb2 <USB_SetCurrentMode+0x2e>
 8005ed0:	e01a      	b.n	8005f08 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ed2:	78fb      	ldrb	r3, [r7, #3]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d115      	bne.n	8005f04 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005ee4:	2001      	movs	r0, #1
 8005ee6:	f7fb fa83 	bl	80013f0 <HAL_Delay>
      ms++;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	3301      	adds	r3, #1
 8005eee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f001 fa2c 	bl	800734e <USB_GetMode>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d005      	beq.n	8005f08 <USB_SetCurrentMode+0x84>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2b31      	cmp	r3, #49	; 0x31
 8005f00:	d9f0      	bls.n	8005ee4 <USB_SetCurrentMode+0x60>
 8005f02:	e001      	b.n	8005f08 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e005      	b.n	8005f14 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2b32      	cmp	r3, #50	; 0x32
 8005f0c:	d101      	bne.n	8005f12 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f1c:	b084      	sub	sp, #16
 8005f1e:	b580      	push	{r7, lr}
 8005f20:	b086      	sub	sp, #24
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
 8005f26:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005f2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005f36:	2300      	movs	r3, #0
 8005f38:	613b      	str	r3, [r7, #16]
 8005f3a:	e009      	b.n	8005f50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	3340      	adds	r3, #64	; 0x40
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	2200      	movs	r2, #0
 8005f48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	613b      	str	r3, [r7, #16]
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b0e      	cmp	r3, #14
 8005f54:	d9f2      	bls.n	8005f3c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005f56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d11c      	bne.n	8005f96 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f6a:	f043 0302 	orr.w	r3, r3, #2
 8005f6e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f74:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f80:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	639a      	str	r2, [r3, #56]	; 0x38
 8005f94:	e00b      	b.n	8005fae <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fc8:	461a      	mov	r2, r3
 8005fca:	680b      	ldr	r3, [r1, #0]
 8005fcc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d10c      	bne.n	8005fee <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d104      	bne.n	8005fe4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005fda:	2100      	movs	r1, #0
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 f965 	bl	80062ac <USB_SetDevSpeed>
 8005fe2:	e008      	b.n	8005ff6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f960 	bl	80062ac <USB_SetDevSpeed>
 8005fec:	e003      	b.n	8005ff6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005fee:	2103      	movs	r1, #3
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f95b 	bl	80062ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ff6:	2110      	movs	r1, #16
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f8f3 	bl	80061e4 <USB_FlushTxFifo>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d001      	beq.n	8006008 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f91f 	bl	800624c <USB_FlushRxFifo>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d001      	beq.n	8006018 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800601e:	461a      	mov	r2, r3
 8006020:	2300      	movs	r3, #0
 8006022:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800602a:	461a      	mov	r2, r3
 800602c:	2300      	movs	r3, #0
 800602e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006036:	461a      	mov	r2, r3
 8006038:	2300      	movs	r3, #0
 800603a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800603c:	2300      	movs	r3, #0
 800603e:	613b      	str	r3, [r7, #16]
 8006040:	e043      	b.n	80060ca <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006054:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006058:	d118      	bne.n	800608c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10a      	bne.n	8006076 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	015a      	lsls	r2, r3, #5
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	4413      	add	r3, r2
 8006068:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800606c:	461a      	mov	r2, r3
 800606e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006072:	6013      	str	r3, [r2, #0]
 8006074:	e013      	b.n	800609e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	4413      	add	r3, r2
 800607e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006082:	461a      	mov	r2, r3
 8006084:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006088:	6013      	str	r3, [r2, #0]
 800608a:	e008      	b.n	800609e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4413      	add	r3, r2
 8006094:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006098:	461a      	mov	r2, r3
 800609a:	2300      	movs	r3, #0
 800609c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	015a      	lsls	r2, r3, #5
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	4413      	add	r3, r2
 80060a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060aa:	461a      	mov	r2, r3
 80060ac:	2300      	movs	r3, #0
 80060ae:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060bc:	461a      	mov	r2, r3
 80060be:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80060c2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	3301      	adds	r3, #1
 80060c8:	613b      	str	r3, [r7, #16]
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d3b7      	bcc.n	8006042 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060d2:	2300      	movs	r3, #0
 80060d4:	613b      	str	r3, [r7, #16]
 80060d6:	e043      	b.n	8006160 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80060ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060ee:	d118      	bne.n	8006122 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10a      	bne.n	800610c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006102:	461a      	mov	r2, r3
 8006104:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	e013      	b.n	8006134 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4413      	add	r3, r2
 8006114:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006118:	461a      	mov	r2, r3
 800611a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800611e:	6013      	str	r3, [r2, #0]
 8006120:	e008      	b.n	8006134 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	015a      	lsls	r2, r3, #5
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4413      	add	r3, r2
 800612a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800612e:	461a      	mov	r2, r3
 8006130:	2300      	movs	r3, #0
 8006132:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	4413      	add	r3, r2
 800613c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006140:	461a      	mov	r2, r3
 8006142:	2300      	movs	r3, #0
 8006144:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	015a      	lsls	r2, r3, #5
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	4413      	add	r3, r2
 800614e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006152:	461a      	mov	r2, r3
 8006154:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006158:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	3301      	adds	r3, #1
 800615e:	613b      	str	r3, [r7, #16]
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	429a      	cmp	r2, r3
 8006166:	d3b7      	bcc.n	80060d8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006176:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800617a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006188:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800618a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800618c:	2b00      	cmp	r3, #0
 800618e:	d105      	bne.n	800619c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	f043 0210 	orr.w	r2, r3, #16
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	699a      	ldr	r2, [r3, #24]
 80061a0:	4b0f      	ldr	r3, [pc, #60]	; (80061e0 <USB_DevInit+0x2c4>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80061a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d005      	beq.n	80061ba <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	f043 0208 	orr.w	r2, r3, #8
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80061ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d107      	bne.n	80061d0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061c8:	f043 0304 	orr.w	r3, r3, #4
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80061d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3718      	adds	r7, #24
 80061d6:	46bd      	mov	sp, r7
 80061d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80061dc:	b004      	add	sp, #16
 80061de:	4770      	bx	lr
 80061e0:	803c3800 	.word	0x803c3800

080061e4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80061ee:	2300      	movs	r3, #0
 80061f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	3301      	adds	r3, #1
 80061f6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4a13      	ldr	r2, [pc, #76]	; (8006248 <USB_FlushTxFifo+0x64>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d901      	bls.n	8006204 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e01b      	b.n	800623c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	daf2      	bge.n	80061f2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800620c:	2300      	movs	r3, #0
 800620e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	019b      	lsls	r3, r3, #6
 8006214:	f043 0220 	orr.w	r2, r3, #32
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	3301      	adds	r3, #1
 8006220:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	4a08      	ldr	r2, [pc, #32]	; (8006248 <USB_FlushTxFifo+0x64>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d901      	bls.n	800622e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e006      	b.n	800623c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b20      	cmp	r3, #32
 8006238:	d0f0      	beq.n	800621c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr
 8006248:	00030d40 	.word	0x00030d40

0800624c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	3301      	adds	r3, #1
 800625c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	4a11      	ldr	r2, [pc, #68]	; (80062a8 <USB_FlushRxFifo+0x5c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d901      	bls.n	800626a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e018      	b.n	800629c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	daf2      	bge.n	8006258 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006272:	2300      	movs	r3, #0
 8006274:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2210      	movs	r2, #16
 800627a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3301      	adds	r3, #1
 8006280:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4a08      	ldr	r2, [pc, #32]	; (80062a8 <USB_FlushRxFifo+0x5c>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d901      	bls.n	800628e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e006      	b.n	800629c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	f003 0310 	and.w	r3, r3, #16
 8006296:	2b10      	cmp	r3, #16
 8006298:	d0f0      	beq.n	800627c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr
 80062a8:	00030d40 	.word	0x00030d40

080062ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b085      	sub	sp, #20
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	460b      	mov	r3, r1
 80062b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	78fb      	ldrb	r3, [r7, #3]
 80062c6:	68f9      	ldr	r1, [r7, #12]
 80062c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80062cc:	4313      	orrs	r3, r2
 80062ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3714      	adds	r7, #20
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80062de:	b480      	push	{r7}
 80062e0:	b087      	sub	sp, #28
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f003 0306 	and.w	r3, r3, #6
 80062f6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d102      	bne.n	8006304 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80062fe:	2300      	movs	r3, #0
 8006300:	75fb      	strb	r3, [r7, #23]
 8006302:	e00a      	b.n	800631a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2b02      	cmp	r3, #2
 8006308:	d002      	beq.n	8006310 <USB_GetDevSpeed+0x32>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2b06      	cmp	r3, #6
 800630e:	d102      	bne.n	8006316 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006310:	2302      	movs	r3, #2
 8006312:	75fb      	strb	r3, [r7, #23]
 8006314:	e001      	b.n	800631a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006316:	230f      	movs	r3, #15
 8006318:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800631a:	7dfb      	ldrb	r3, [r7, #23]
}
 800631c:	4618      	mov	r0, r3
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	785b      	ldrb	r3, [r3, #1]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d13a      	bne.n	80063ba <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	f003 030f 	and.w	r3, r3, #15
 8006354:	2101      	movs	r1, #1
 8006356:	fa01 f303 	lsl.w	r3, r1, r3
 800635a:	b29b      	uxth	r3, r3
 800635c:	68f9      	ldr	r1, [r7, #12]
 800635e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006362:	4313      	orrs	r3, r2
 8006364:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	015a      	lsls	r2, r3, #5
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	4413      	add	r3, r2
 800636e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d155      	bne.n	8006428 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4413      	add	r3, r2
 8006384:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	791b      	ldrb	r3, [r3, #4]
 8006396:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006398:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	059b      	lsls	r3, r3, #22
 800639e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80063a0:	4313      	orrs	r3, r2
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	0151      	lsls	r1, r2, #5
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	440a      	add	r2, r1
 80063aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	e036      	b.n	8006428 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063c0:	69da      	ldr	r2, [r3, #28]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	f003 030f 	and.w	r3, r3, #15
 80063ca:	2101      	movs	r1, #1
 80063cc:	fa01 f303 	lsl.w	r3, r1, r3
 80063d0:	041b      	lsls	r3, r3, #16
 80063d2:	68f9      	ldr	r1, [r7, #12]
 80063d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063d8:	4313      	orrs	r3, r2
 80063da:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	015a      	lsls	r2, r3, #5
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4413      	add	r3, r2
 80063e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d11a      	bne.n	8006428 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	791b      	ldrb	r3, [r3, #4]
 800640c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800640e:	430b      	orrs	r3, r1
 8006410:	4313      	orrs	r3, r2
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	0151      	lsls	r1, r2, #5
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	440a      	add	r2, r1
 800641a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800641e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006422:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006426:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
	...

08006438 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	785b      	ldrb	r3, [r3, #1]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d161      	bne.n	8006518 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	015a      	lsls	r2, r3, #5
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4413      	add	r3, r2
 800645c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006466:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800646a:	d11f      	bne.n	80064ac <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4413      	add	r3, r2
 8006474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	0151      	lsls	r1, r2, #5
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	440a      	add	r2, r1
 8006482:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006486:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800648a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	4413      	add	r3, r2
 8006494:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	0151      	lsls	r1, r2, #5
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	440a      	add	r2, r1
 80064a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80064aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	f003 030f 	and.w	r3, r3, #15
 80064bc:	2101      	movs	r1, #1
 80064be:	fa01 f303 	lsl.w	r3, r1, r3
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	43db      	mvns	r3, r3
 80064c6:	68f9      	ldr	r1, [r7, #12]
 80064c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064cc:	4013      	ands	r3, r2
 80064ce:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064d6:	69da      	ldr	r2, [r3, #28]
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	f003 030f 	and.w	r3, r3, #15
 80064e0:	2101      	movs	r1, #1
 80064e2:	fa01 f303 	lsl.w	r3, r1, r3
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	43db      	mvns	r3, r3
 80064ea:	68f9      	ldr	r1, [r7, #12]
 80064ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064f0:	4013      	ands	r3, r2
 80064f2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	015a      	lsls	r2, r3, #5
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	0159      	lsls	r1, r3, #5
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	440b      	add	r3, r1
 800650a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800650e:	4619      	mov	r1, r3
 8006510:	4b35      	ldr	r3, [pc, #212]	; (80065e8 <USB_DeactivateEndpoint+0x1b0>)
 8006512:	4013      	ands	r3, r2
 8006514:	600b      	str	r3, [r1, #0]
 8006516:	e060      	b.n	80065da <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800652a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800652e:	d11f      	bne.n	8006570 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	015a      	lsls	r2, r3, #5
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4413      	add	r3, r2
 8006538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	0151      	lsls	r1, r2, #5
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	440a      	add	r2, r1
 8006546:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800654a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800654e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	4413      	add	r3, r2
 8006558:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	0151      	lsls	r1, r2, #5
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	440a      	add	r2, r1
 8006566:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800656a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800656e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	f003 030f 	and.w	r3, r3, #15
 8006580:	2101      	movs	r1, #1
 8006582:	fa01 f303 	lsl.w	r3, r1, r3
 8006586:	041b      	lsls	r3, r3, #16
 8006588:	43db      	mvns	r3, r3
 800658a:	68f9      	ldr	r1, [r7, #12]
 800658c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006590:	4013      	ands	r3, r2
 8006592:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800659a:	69da      	ldr	r2, [r3, #28]
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	f003 030f 	and.w	r3, r3, #15
 80065a4:	2101      	movs	r1, #1
 80065a6:	fa01 f303 	lsl.w	r3, r1, r3
 80065aa:	041b      	lsls	r3, r3, #16
 80065ac:	43db      	mvns	r3, r3
 80065ae:	68f9      	ldr	r1, [r7, #12]
 80065b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065b4:	4013      	ands	r3, r2
 80065b6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	015a      	lsls	r2, r3, #5
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4413      	add	r3, r2
 80065c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	0159      	lsls	r1, r3, #5
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	440b      	add	r3, r1
 80065ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065d2:	4619      	mov	r1, r3
 80065d4:	4b05      	ldr	r3, [pc, #20]	; (80065ec <USB_DeactivateEndpoint+0x1b4>)
 80065d6:	4013      	ands	r3, r2
 80065d8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3714      	adds	r7, #20
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr
 80065e8:	ec337800 	.word	0xec337800
 80065ec:	eff37800 	.word	0xeff37800

080065f0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b08a      	sub	sp, #40	; 0x28
 80065f4:	af02      	add	r7, sp, #8
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	4613      	mov	r3, r2
 80065fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	2b01      	cmp	r3, #1
 800660e:	f040 815c 	bne.w	80068ca <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d132      	bne.n	8006680 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	015a      	lsls	r2, r3, #5
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	4413      	add	r3, r2
 8006622:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	69ba      	ldr	r2, [r7, #24]
 800662a:	0151      	lsls	r1, r2, #5
 800662c:	69fa      	ldr	r2, [r7, #28]
 800662e:	440a      	add	r2, r1
 8006630:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006634:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006638:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800663c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	4413      	add	r3, r2
 8006646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	0151      	lsls	r1, r2, #5
 8006650:	69fa      	ldr	r2, [r7, #28]
 8006652:	440a      	add	r2, r1
 8006654:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006658:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800665c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	015a      	lsls	r2, r3, #5
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	4413      	add	r3, r2
 8006666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	69ba      	ldr	r2, [r7, #24]
 800666e:	0151      	lsls	r1, r2, #5
 8006670:	69fa      	ldr	r2, [r7, #28]
 8006672:	440a      	add	r2, r1
 8006674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006678:	0cdb      	lsrs	r3, r3, #19
 800667a:	04db      	lsls	r3, r3, #19
 800667c:	6113      	str	r3, [r2, #16]
 800667e:	e074      	b.n	800676a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	015a      	lsls	r2, r3, #5
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	4413      	add	r3, r2
 8006688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	69ba      	ldr	r2, [r7, #24]
 8006690:	0151      	lsls	r1, r2, #5
 8006692:	69fa      	ldr	r2, [r7, #28]
 8006694:	440a      	add	r2, r1
 8006696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800669a:	0cdb      	lsrs	r3, r3, #19
 800669c:	04db      	lsls	r3, r3, #19
 800669e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	015a      	lsls	r2, r3, #5
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	69ba      	ldr	r2, [r7, #24]
 80066b0:	0151      	lsls	r1, r2, #5
 80066b2:	69fa      	ldr	r2, [r7, #28]
 80066b4:	440a      	add	r2, r1
 80066b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80066be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80066c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066d0:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	6999      	ldr	r1, [r3, #24]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	440b      	add	r3, r1
 80066dc:	1e59      	subs	r1, r3, #1
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80066e6:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80066e8:	4b9d      	ldr	r3, [pc, #628]	; (8006960 <USB_EPStartXfer+0x370>)
 80066ea:	400b      	ands	r3, r1
 80066ec:	69b9      	ldr	r1, [r7, #24]
 80066ee:	0148      	lsls	r0, r1, #5
 80066f0:	69f9      	ldr	r1, [r7, #28]
 80066f2:	4401      	add	r1, r0
 80066f4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80066f8:	4313      	orrs	r3, r2
 80066fa:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	4413      	add	r3, r2
 8006704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006708:	691a      	ldr	r2, [r3, #16]
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006712:	69b9      	ldr	r1, [r7, #24]
 8006714:	0148      	lsls	r0, r1, #5
 8006716:	69f9      	ldr	r1, [r7, #28]
 8006718:	4401      	add	r1, r0
 800671a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800671e:	4313      	orrs	r3, r2
 8006720:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	791b      	ldrb	r3, [r3, #4]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d11f      	bne.n	800676a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	015a      	lsls	r2, r3, #5
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	4413      	add	r3, r2
 8006732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	69ba      	ldr	r2, [r7, #24]
 800673a:	0151      	lsls	r1, r2, #5
 800673c:	69fa      	ldr	r2, [r7, #28]
 800673e:	440a      	add	r2, r1
 8006740:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006744:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006748:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	015a      	lsls	r2, r3, #5
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	4413      	add	r3, r2
 8006752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	69ba      	ldr	r2, [r7, #24]
 800675a:	0151      	lsls	r1, r2, #5
 800675c:	69fa      	ldr	r2, [r7, #28]
 800675e:	440a      	add	r2, r1
 8006760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006764:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006768:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800676a:	79fb      	ldrb	r3, [r7, #7]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d14b      	bne.n	8006808 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d009      	beq.n	800678c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	015a      	lsls	r2, r3, #5
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	4413      	add	r3, r2
 8006780:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006784:	461a      	mov	r2, r3
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	791b      	ldrb	r3, [r3, #4]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d128      	bne.n	80067e6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006794:	69fb      	ldr	r3, [r7, #28]
 8006796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d110      	bne.n	80067c6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	015a      	lsls	r2, r3, #5
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	4413      	add	r3, r2
 80067ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	0151      	lsls	r1, r2, #5
 80067b6:	69fa      	ldr	r2, [r7, #28]
 80067b8:	440a      	add	r2, r1
 80067ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	e00f      	b.n	80067e6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	015a      	lsls	r2, r3, #5
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	0151      	lsls	r1, r2, #5
 80067d8:	69fa      	ldr	r2, [r7, #28]
 80067da:	440a      	add	r2, r1
 80067dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067e4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	0151      	lsls	r1, r2, #5
 80067f8:	69fa      	ldr	r2, [r7, #28]
 80067fa:	440a      	add	r2, r1
 80067fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006800:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	e133      	b.n	8006a70 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	69ba      	ldr	r2, [r7, #24]
 8006818:	0151      	lsls	r1, r2, #5
 800681a:	69fa      	ldr	r2, [r7, #28]
 800681c:	440a      	add	r2, r1
 800681e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006822:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006826:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	791b      	ldrb	r3, [r3, #4]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d015      	beq.n	800685c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 811b 	beq.w	8006a70 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	f003 030f 	and.w	r3, r3, #15
 800684a:	2101      	movs	r1, #1
 800684c:	fa01 f303 	lsl.w	r3, r1, r3
 8006850:	69f9      	ldr	r1, [r7, #28]
 8006852:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006856:	4313      	orrs	r3, r2
 8006858:	634b      	str	r3, [r1, #52]	; 0x34
 800685a:	e109      	b.n	8006a70 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006868:	2b00      	cmp	r3, #0
 800686a:	d110      	bne.n	800688e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	4413      	add	r3, r2
 8006874:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	0151      	lsls	r1, r2, #5
 800687e:	69fa      	ldr	r2, [r7, #28]
 8006880:	440a      	add	r2, r1
 8006882:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006886:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800688a:	6013      	str	r3, [r2, #0]
 800688c:	e00f      	b.n	80068ae <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	015a      	lsls	r2, r3, #5
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	0151      	lsls	r1, r2, #5
 80068a0:	69fa      	ldr	r2, [r7, #28]
 80068a2:	440a      	add	r2, r1
 80068a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ac:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	6919      	ldr	r1, [r3, #16]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	781a      	ldrb	r2, [r3, #0]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	b298      	uxth	r0, r3
 80068bc:	79fb      	ldrb	r3, [r7, #7]
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	4603      	mov	r3, r0
 80068c2:	68f8      	ldr	r0, [r7, #12]
 80068c4:	f000 fade 	bl	8006e84 <USB_WritePacket>
 80068c8:	e0d2      	b.n	8006a70 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	015a      	lsls	r2, r3, #5
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	69ba      	ldr	r2, [r7, #24]
 80068da:	0151      	lsls	r1, r2, #5
 80068dc:	69fa      	ldr	r2, [r7, #28]
 80068de:	440a      	add	r2, r1
 80068e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068e4:	0cdb      	lsrs	r3, r3, #19
 80068e6:	04db      	lsls	r3, r3, #19
 80068e8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	015a      	lsls	r2, r3, #5
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	4413      	add	r3, r2
 80068f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068f6:	691b      	ldr	r3, [r3, #16]
 80068f8:	69ba      	ldr	r2, [r7, #24]
 80068fa:	0151      	lsls	r1, r2, #5
 80068fc:	69fa      	ldr	r2, [r7, #28]
 80068fe:	440a      	add	r2, r1
 8006900:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006904:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006908:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800690c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d126      	bne.n	8006964 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	015a      	lsls	r2, r3, #5
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	4413      	add	r3, r2
 800691e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006922:	691a      	ldr	r2, [r3, #16]
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800692c:	69b9      	ldr	r1, [r7, #24]
 800692e:	0148      	lsls	r0, r1, #5
 8006930:	69f9      	ldr	r1, [r7, #28]
 8006932:	4401      	add	r1, r0
 8006934:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006938:	4313      	orrs	r3, r2
 800693a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	4413      	add	r3, r2
 8006944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	0151      	lsls	r1, r2, #5
 800694e:	69fa      	ldr	r2, [r7, #28]
 8006950:	440a      	add	r2, r1
 8006952:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006956:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800695a:	6113      	str	r3, [r2, #16]
 800695c:	e03a      	b.n	80069d4 <USB_EPStartXfer+0x3e4>
 800695e:	bf00      	nop
 8006960:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	699a      	ldr	r2, [r3, #24]
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	4413      	add	r3, r2
 800696e:	1e5a      	subs	r2, r3, #1
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	fbb2 f3f3 	udiv	r3, r2, r3
 8006978:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	8afa      	ldrh	r2, [r7, #22]
 8006980:	fb03 f202 	mul.w	r2, r3, r2
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	015a      	lsls	r2, r3, #5
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	4413      	add	r3, r2
 8006990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006994:	691a      	ldr	r2, [r3, #16]
 8006996:	8afb      	ldrh	r3, [r7, #22]
 8006998:	04d9      	lsls	r1, r3, #19
 800699a:	4b38      	ldr	r3, [pc, #224]	; (8006a7c <USB_EPStartXfer+0x48c>)
 800699c:	400b      	ands	r3, r1
 800699e:	69b9      	ldr	r1, [r7, #24]
 80069a0:	0148      	lsls	r0, r1, #5
 80069a2:	69f9      	ldr	r1, [r7, #28]
 80069a4:	4401      	add	r1, r0
 80069a6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80069aa:	4313      	orrs	r3, r2
 80069ac:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069ba:	691a      	ldr	r2, [r3, #16]
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	69db      	ldr	r3, [r3, #28]
 80069c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069c4:	69b9      	ldr	r1, [r7, #24]
 80069c6:	0148      	lsls	r0, r1, #5
 80069c8:	69f9      	ldr	r1, [r7, #28]
 80069ca:	4401      	add	r1, r0
 80069cc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80069d0:	4313      	orrs	r3, r2
 80069d2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80069d4:	79fb      	ldrb	r3, [r7, #7]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d10d      	bne.n	80069f6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	691b      	ldr	r3, [r3, #16]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	6919      	ldr	r1, [r3, #16]
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	015a      	lsls	r2, r3, #5
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	4413      	add	r3, r2
 80069ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069f2:	460a      	mov	r2, r1
 80069f4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	791b      	ldrb	r3, [r3, #4]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d128      	bne.n	8006a50 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d110      	bne.n	8006a30 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	015a      	lsls	r2, r3, #5
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	4413      	add	r3, r2
 8006a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	0151      	lsls	r1, r2, #5
 8006a20:	69fa      	ldr	r2, [r7, #28]
 8006a22:	440a      	add	r2, r1
 8006a24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a28:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	e00f      	b.n	8006a50 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	015a      	lsls	r2, r3, #5
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	4413      	add	r3, r2
 8006a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69ba      	ldr	r2, [r7, #24]
 8006a40:	0151      	lsls	r1, r2, #5
 8006a42:	69fa      	ldr	r2, [r7, #28]
 8006a44:	440a      	add	r2, r1
 8006a46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a4e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	015a      	lsls	r2, r3, #5
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	4413      	add	r3, r2
 8006a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	0151      	lsls	r1, r2, #5
 8006a62:	69fa      	ldr	r2, [r7, #28]
 8006a64:	440a      	add	r2, r1
 8006a66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a6a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006a6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3720      	adds	r7, #32
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	1ff80000 	.word	0x1ff80000

08006a80 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	785b      	ldrb	r3, [r3, #1]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	f040 80ce 	bne.w	8006c3e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d132      	bne.n	8006b10 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	0151      	lsls	r1, r2, #5
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	440a      	add	r2, r1
 8006ac0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ac4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ac8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006acc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	015a      	lsls	r2, r3, #5
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	0151      	lsls	r1, r2, #5
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	440a      	add	r2, r1
 8006ae4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ae8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006aec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	015a      	lsls	r2, r3, #5
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	4413      	add	r3, r2
 8006af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	0151      	lsls	r1, r2, #5
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	440a      	add	r2, r1
 8006b04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b08:	0cdb      	lsrs	r3, r3, #19
 8006b0a:	04db      	lsls	r3, r3, #19
 8006b0c:	6113      	str	r3, [r2, #16]
 8006b0e:	e04e      	b.n	8006bae <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	015a      	lsls	r2, r3, #5
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	4413      	add	r3, r2
 8006b18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	0151      	lsls	r1, r2, #5
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	440a      	add	r2, r1
 8006b26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b2a:	0cdb      	lsrs	r3, r3, #19
 8006b2c:	04db      	lsls	r3, r3, #19
 8006b2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	015a      	lsls	r2, r3, #5
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	4413      	add	r3, r2
 8006b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	0151      	lsls	r1, r2, #5
 8006b42:	697a      	ldr	r2, [r7, #20]
 8006b44:	440a      	add	r2, r1
 8006b46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b4a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006b4e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006b52:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	699a      	ldr	r2, [r3, #24]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d903      	bls.n	8006b68 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	68da      	ldr	r2, [r3, #12]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	0151      	lsls	r1, r2, #5
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	440a      	add	r2, r1
 8006b7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006b86:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b94:	691a      	ldr	r2, [r3, #16]
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b9e:	6939      	ldr	r1, [r7, #16]
 8006ba0:	0148      	lsls	r0, r1, #5
 8006ba2:	6979      	ldr	r1, [r7, #20]
 8006ba4:	4401      	add	r1, r0
 8006ba6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006baa:	4313      	orrs	r3, r2
 8006bac:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006bae:	79fb      	ldrb	r3, [r7, #7]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d11e      	bne.n	8006bf2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	695b      	ldr	r3, [r3, #20]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d009      	beq.n	8006bd0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	015a      	lsls	r2, r3, #5
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bc8:	461a      	mov	r2, r3
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	0151      	lsls	r1, r2, #5
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	440a      	add	r2, r1
 8006be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006bee:	6013      	str	r3, [r2, #0]
 8006bf0:	e097      	b.n	8006d22 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	0151      	lsls	r1, r2, #5
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	440a      	add	r2, r1
 8006c08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c0c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006c10:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	f000 8083 	beq.w	8006d22 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	f003 030f 	and.w	r3, r3, #15
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c32:	6979      	ldr	r1, [r7, #20]
 8006c34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	634b      	str	r3, [r1, #52]	; 0x34
 8006c3c:	e071      	b.n	8006d22 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	0151      	lsls	r1, r2, #5
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	440a      	add	r2, r1
 8006c54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c58:	0cdb      	lsrs	r3, r3, #19
 8006c5a:	04db      	lsls	r3, r3, #19
 8006c5c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	015a      	lsls	r2, r3, #5
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	4413      	add	r3, r2
 8006c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	0151      	lsls	r1, r2, #5
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	440a      	add	r2, r1
 8006c74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c78:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c7c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c80:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	699b      	ldr	r3, [r3, #24]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	68da      	ldr	r2, [r3, #12]
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	015a      	lsls	r2, r3, #5
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	0151      	lsls	r1, r2, #5
 8006cac:	697a      	ldr	r2, [r7, #20]
 8006cae:	440a      	add	r2, r1
 8006cb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cb8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	015a      	lsls	r2, r3, #5
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cc6:	691a      	ldr	r2, [r3, #16]
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	69db      	ldr	r3, [r3, #28]
 8006ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cd0:	6939      	ldr	r1, [r7, #16]
 8006cd2:	0148      	lsls	r0, r1, #5
 8006cd4:	6979      	ldr	r1, [r7, #20]
 8006cd6:	4401      	add	r1, r0
 8006cd8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006ce0:	79fb      	ldrb	r3, [r7, #7]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d10d      	bne.n	8006d02 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d009      	beq.n	8006d02 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	6919      	ldr	r1, [r3, #16]
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	015a      	lsls	r2, r3, #5
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cfe:	460a      	mov	r2, r1
 8006d00:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	015a      	lsls	r2, r3, #5
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	4413      	add	r3, r2
 8006d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	0151      	lsls	r1, r2, #5
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	440a      	add	r2, r1
 8006d18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d1c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d22:	2300      	movs	r3, #0
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	371c      	adds	r7, #28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	785b      	ldrb	r3, [r3, #1]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d14a      	bne.n	8006de4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	015a      	lsls	r2, r3, #5
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	4413      	add	r3, r2
 8006d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d66:	f040 8086 	bne.w	8006e76 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	683a      	ldr	r2, [r7, #0]
 8006d7c:	7812      	ldrb	r2, [r2, #0]
 8006d7e:	0151      	lsls	r1, r2, #5
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	440a      	add	r2, r1
 8006d84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d88:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006d8c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	015a      	lsls	r2, r3, #5
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	683a      	ldr	r2, [r7, #0]
 8006da0:	7812      	ldrb	r2, [r2, #0]
 8006da2:	0151      	lsls	r1, r2, #5
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	440a      	add	r2, r1
 8006da8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006db0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3301      	adds	r3, #1
 8006db6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f242 7210 	movw	r2, #10000	; 0x2710
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d902      	bls.n	8006dc8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	75fb      	strb	r3, [r7, #23]
          break;
 8006dc6:	e056      	b.n	8006e76 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	015a      	lsls	r2, r3, #5
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006de0:	d0e7      	beq.n	8006db2 <USB_EPStopXfer+0x82>
 8006de2:	e048      	b.n	8006e76 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	015a      	lsls	r2, r3, #5
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	4413      	add	r3, r2
 8006dee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006df8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006dfc:	d13b      	bne.n	8006e76 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	015a      	lsls	r2, r3, #5
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	4413      	add	r3, r2
 8006e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	7812      	ldrb	r2, [r2, #0]
 8006e12:	0151      	lsls	r1, r2, #5
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	440a      	add	r2, r1
 8006e18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e1c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006e20:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	015a      	lsls	r2, r3, #5
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	7812      	ldrb	r2, [r2, #0]
 8006e36:	0151      	lsls	r1, r2, #5
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	440a      	add	r2, r1
 8006e3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e44:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d902      	bls.n	8006e5c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	75fb      	strb	r3, [r7, #23]
          break;
 8006e5a:	e00c      	b.n	8006e76 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	015a      	lsls	r2, r3, #5
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	4413      	add	r3, r2
 8006e66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e74:	d0e7      	beq.n	8006e46 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	371c      	adds	r7, #28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b089      	sub	sp, #36	; 0x24
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	4611      	mov	r1, r2
 8006e90:	461a      	mov	r2, r3
 8006e92:	460b      	mov	r3, r1
 8006e94:	71fb      	strb	r3, [r7, #7]
 8006e96:	4613      	mov	r3, r2
 8006e98:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006ea2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d123      	bne.n	8006ef2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006eaa:	88bb      	ldrh	r3, [r7, #4]
 8006eac:	3303      	adds	r3, #3
 8006eae:	089b      	lsrs	r3, r3, #2
 8006eb0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	61bb      	str	r3, [r7, #24]
 8006eb6:	e018      	b.n	8006eea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	031a      	lsls	r2, r3, #12
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	3301      	adds	r3, #1
 8006edc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	61bb      	str	r3, [r7, #24]
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d3e2      	bcc.n	8006eb8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3724      	adds	r7, #36	; 0x24
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b08b      	sub	sp, #44	; 0x2c
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	4613      	mov	r3, r2
 8006f0c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006f16:	88fb      	ldrh	r3, [r7, #6]
 8006f18:	089b      	lsrs	r3, r3, #2
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006f1e:	88fb      	ldrh	r3, [r7, #6]
 8006f20:	f003 0303 	and.w	r3, r3, #3
 8006f24:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006f26:	2300      	movs	r3, #0
 8006f28:	623b      	str	r3, [r7, #32]
 8006f2a:	e014      	b.n	8006f56 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f36:	601a      	str	r2, [r3, #0]
    pDest++;
 8006f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f40:	3301      	adds	r3, #1
 8006f42:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f46:	3301      	adds	r3, #1
 8006f48:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006f50:	6a3b      	ldr	r3, [r7, #32]
 8006f52:	3301      	adds	r3, #1
 8006f54:	623b      	str	r3, [r7, #32]
 8006f56:	6a3a      	ldr	r2, [r7, #32]
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d3e6      	bcc.n	8006f2c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006f5e:	8bfb      	ldrh	r3, [r7, #30]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d01e      	beq.n	8006fa2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006f64:	2300      	movs	r3, #0
 8006f66:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f6e:	461a      	mov	r2, r3
 8006f70:	f107 0310 	add.w	r3, r7, #16
 8006f74:	6812      	ldr	r2, [r2, #0]
 8006f76:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	6a3b      	ldr	r3, [r7, #32]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	00db      	lsls	r3, r3, #3
 8006f80:	fa22 f303 	lsr.w	r3, r2, r3
 8006f84:	b2da      	uxtb	r2, r3
 8006f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f88:	701a      	strb	r2, [r3, #0]
      i++;
 8006f8a:	6a3b      	ldr	r3, [r7, #32]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f92:	3301      	adds	r3, #1
 8006f94:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006f96:	8bfb      	ldrh	r3, [r7, #30]
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006f9c:	8bfb      	ldrh	r3, [r7, #30]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1ea      	bne.n	8006f78 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	372c      	adds	r7, #44	; 0x2c
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	785b      	ldrb	r3, [r3, #1]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d12c      	bne.n	8007026 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	db12      	blt.n	8007004 <USB_EPSetStall+0x54>
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d00f      	beq.n	8007004 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	015a      	lsls	r2, r3, #5
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	4413      	add	r3, r2
 8006fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68ba      	ldr	r2, [r7, #8]
 8006ff4:	0151      	lsls	r1, r2, #5
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	440a      	add	r2, r1
 8006ffa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ffe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007002:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4413      	add	r3, r2
 800700c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	0151      	lsls	r1, r2, #5
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	440a      	add	r2, r1
 800701a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800701e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007022:	6013      	str	r3, [r2, #0]
 8007024:	e02b      	b.n	800707e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	015a      	lsls	r2, r3, #5
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	4413      	add	r3, r2
 800702e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	db12      	blt.n	800705e <USB_EPSetStall+0xae>
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00f      	beq.n	800705e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68ba      	ldr	r2, [r7, #8]
 800704e:	0151      	lsls	r1, r2, #5
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	440a      	add	r2, r1
 8007054:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007058:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800705c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	015a      	lsls	r2, r3, #5
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	4413      	add	r3, r2
 8007066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68ba      	ldr	r2, [r7, #8]
 800706e:	0151      	lsls	r1, r2, #5
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	440a      	add	r2, r1
 8007074:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007078:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800707c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	785b      	ldrb	r3, [r3, #1]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d128      	bne.n	80070fa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	0151      	lsls	r1, r2, #5
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	440a      	add	r2, r1
 80070be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80070c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	791b      	ldrb	r3, [r3, #4]
 80070cc:	2b03      	cmp	r3, #3
 80070ce:	d003      	beq.n	80070d8 <USB_EPClearStall+0x4c>
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	791b      	ldrb	r3, [r3, #4]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d138      	bne.n	800714a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	015a      	lsls	r2, r3, #5
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	0151      	lsls	r1, r2, #5
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	440a      	add	r2, r1
 80070ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070f6:	6013      	str	r3, [r2, #0]
 80070f8:	e027      	b.n	800714a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	015a      	lsls	r2, r3, #5
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	4413      	add	r3, r2
 8007102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	0151      	lsls	r1, r2, #5
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	440a      	add	r2, r1
 8007110:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007114:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007118:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	791b      	ldrb	r3, [r3, #4]
 800711e:	2b03      	cmp	r3, #3
 8007120:	d003      	beq.n	800712a <USB_EPClearStall+0x9e>
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	791b      	ldrb	r3, [r3, #4]
 8007126:	2b02      	cmp	r3, #2
 8007128:	d10f      	bne.n	800714a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	015a      	lsls	r2, r3, #5
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	4413      	add	r3, r2
 8007132:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68ba      	ldr	r2, [r7, #8]
 800713a:	0151      	lsls	r1, r2, #5
 800713c:	68fa      	ldr	r2, [r7, #12]
 800713e:	440a      	add	r2, r1
 8007140:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007148:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	460b      	mov	r3, r1
 8007162:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007176:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800717a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	78fb      	ldrb	r3, [r7, #3]
 8007186:	011b      	lsls	r3, r3, #4
 8007188:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800718c:	68f9      	ldr	r1, [r7, #12]
 800718e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007192:	4313      	orrs	r3, r2
 8007194:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3714      	adds	r7, #20
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80071be:	f023 0303 	bic.w	r3, r3, #3
 80071c2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071d2:	f023 0302 	bic.w	r3, r3, #2
 80071d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3714      	adds	r7, #20
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b085      	sub	sp, #20
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007200:	f023 0303 	bic.w	r3, r3, #3
 8007204:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007214:	f043 0302 	orr.w	r3, r3, #2
 8007218:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3714      	adds	r7, #20
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	695b      	ldr	r3, [r3, #20]
 8007234:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	4013      	ands	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007240:	68fb      	ldr	r3, [r7, #12]
}
 8007242:	4618      	mov	r0, r3
 8007244:	3714      	adds	r7, #20
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr

0800724e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800724e:	b480      	push	{r7}
 8007250:	b085      	sub	sp, #20
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007260:	699b      	ldr	r3, [r3, #24]
 8007262:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	68ba      	ldr	r2, [r7, #8]
 800726e:	4013      	ands	r3, r2
 8007270:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	0c1b      	lsrs	r3, r3, #16
}
 8007276:	4618      	mov	r0, r3
 8007278:	3714      	adds	r7, #20
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr

08007282 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007282:	b480      	push	{r7}
 8007284:	b085      	sub	sp, #20
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800729e:	69db      	ldr	r3, [r3, #28]
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	4013      	ands	r3, r2
 80072a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	b29b      	uxth	r3, r3
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3714      	adds	r7, #20
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80072b6:	b480      	push	{r7}
 80072b8:	b085      	sub	sp, #20
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	460b      	mov	r3, r1
 80072c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80072c6:	78fb      	ldrb	r3, [r7, #3]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	4013      	ands	r3, r2
 80072e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80072e4:	68bb      	ldr	r3, [r7, #8]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3714      	adds	r7, #20
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b087      	sub	sp, #28
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
 80072fa:	460b      	mov	r3, r1
 80072fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007314:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007316:	78fb      	ldrb	r3, [r7, #3]
 8007318:	f003 030f 	and.w	r3, r3, #15
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	fa22 f303 	lsr.w	r3, r2, r3
 8007322:	01db      	lsls	r3, r3, #7
 8007324:	b2db      	uxtb	r3, r3
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	4313      	orrs	r3, r2
 800732a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800732c:	78fb      	ldrb	r3, [r7, #3]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	4413      	add	r3, r2
 8007334:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	4013      	ands	r3, r2
 800733e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007340:	68bb      	ldr	r3, [r7, #8]
}
 8007342:	4618      	mov	r0, r3
 8007344:	371c      	adds	r7, #28
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800734e:	b480      	push	{r7}
 8007350:	b083      	sub	sp, #12
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	695b      	ldr	r3, [r3, #20]
 800735a:	f003 0301 	and.w	r3, r3, #1
}
 800735e:	4618      	mov	r0, r3
 8007360:	370c      	adds	r7, #12
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800736a:	b480      	push	{r7}
 800736c:	b085      	sub	sp, #20
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007384:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007388:	f023 0307 	bic.w	r3, r3, #7
 800738c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800739c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3714      	adds	r7, #20
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b087      	sub	sp, #28
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	460b      	mov	r3, r1
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	333c      	adds	r3, #60	; 0x3c
 80073c6:	3304      	adds	r3, #4
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	4a26      	ldr	r2, [pc, #152]	; (8007468 <USB_EP0_OutStart+0xb8>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d90a      	bls.n	80073ea <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80073e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073e4:	d101      	bne.n	80073ea <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80073e6:	2300      	movs	r3, #0
 80073e8:	e037      	b.n	800745a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073f0:	461a      	mov	r2, r3
 80073f2:	2300      	movs	r3, #0
 80073f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007404:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007408:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007418:	f043 0318 	orr.w	r3, r3, #24
 800741c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800742c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007430:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007432:	7afb      	ldrb	r3, [r7, #11]
 8007434:	2b01      	cmp	r3, #1
 8007436:	d10f      	bne.n	8007458 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800743e:	461a      	mov	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007452:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007456:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	371c      	adds	r7, #28
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	4f54300a 	.word	0x4f54300a

0800746c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007474:	2300      	movs	r3, #0
 8007476:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	3301      	adds	r3, #1
 800747c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4a13      	ldr	r2, [pc, #76]	; (80074d0 <USB_CoreReset+0x64>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d901      	bls.n	800748a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	e01b      	b.n	80074c2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	2b00      	cmp	r3, #0
 8007490:	daf2      	bge.n	8007478 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	f043 0201 	orr.w	r2, r3, #1
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	3301      	adds	r3, #1
 80074a6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	4a09      	ldr	r2, [pc, #36]	; (80074d0 <USB_CoreReset+0x64>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d901      	bls.n	80074b4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e006      	b.n	80074c2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d0f0      	beq.n	80074a2 <USB_CoreReset+0x36>

  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	00030d40 	.word	0x00030d40

080074d4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	460b      	mov	r3, r1
 80074de:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80074e0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80074e4:	f002 fc8a 	bl	8009dfc <USBD_static_malloc>
 80074e8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d109      	bne.n	8007504 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	32b0      	adds	r2, #176	; 0xb0
 80074fa:	2100      	movs	r1, #0
 80074fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007500:	2302      	movs	r3, #2
 8007502:	e0d4      	b.n	80076ae <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007504:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8007508:	2100      	movs	r1, #0
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f002 fcf2 	bl	8009ef4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	32b0      	adds	r2, #176	; 0xb0
 800751a:	68f9      	ldr	r1, [r7, #12]
 800751c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	32b0      	adds	r2, #176	; 0xb0
 800752a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	7c1b      	ldrb	r3, [r3, #16]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d138      	bne.n	80075ae <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800753c:	4b5e      	ldr	r3, [pc, #376]	; (80076b8 <USBD_CDC_Init+0x1e4>)
 800753e:	7819      	ldrb	r1, [r3, #0]
 8007540:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007544:	2202      	movs	r2, #2
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f002 fb35 	bl	8009bb6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800754c:	4b5a      	ldr	r3, [pc, #360]	; (80076b8 <USBD_CDC_Init+0x1e4>)
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	f003 020f 	and.w	r2, r3, #15
 8007554:	6879      	ldr	r1, [r7, #4]
 8007556:	4613      	mov	r3, r2
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	4413      	add	r3, r2
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	440b      	add	r3, r1
 8007560:	3324      	adds	r3, #36	; 0x24
 8007562:	2201      	movs	r2, #1
 8007564:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007566:	4b55      	ldr	r3, [pc, #340]	; (80076bc <USBD_CDC_Init+0x1e8>)
 8007568:	7819      	ldrb	r1, [r3, #0]
 800756a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800756e:	2202      	movs	r2, #2
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f002 fb20 	bl	8009bb6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007576:	4b51      	ldr	r3, [pc, #324]	; (80076bc <USBD_CDC_Init+0x1e8>)
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	f003 020f 	and.w	r2, r3, #15
 800757e:	6879      	ldr	r1, [r7, #4]
 8007580:	4613      	mov	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	440b      	add	r3, r1
 800758a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800758e:	2201      	movs	r2, #1
 8007590:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007592:	4b4b      	ldr	r3, [pc, #300]	; (80076c0 <USBD_CDC_Init+0x1ec>)
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	f003 020f 	and.w	r2, r3, #15
 800759a:	6879      	ldr	r1, [r7, #4]
 800759c:	4613      	mov	r3, r2
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	4413      	add	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	440b      	add	r3, r1
 80075a6:	3326      	adds	r3, #38	; 0x26
 80075a8:	2210      	movs	r2, #16
 80075aa:	801a      	strh	r2, [r3, #0]
 80075ac:	e035      	b.n	800761a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80075ae:	4b42      	ldr	r3, [pc, #264]	; (80076b8 <USBD_CDC_Init+0x1e4>)
 80075b0:	7819      	ldrb	r1, [r3, #0]
 80075b2:	2340      	movs	r3, #64	; 0x40
 80075b4:	2202      	movs	r2, #2
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f002 fafd 	bl	8009bb6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80075bc:	4b3e      	ldr	r3, [pc, #248]	; (80076b8 <USBD_CDC_Init+0x1e4>)
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	f003 020f 	and.w	r2, r3, #15
 80075c4:	6879      	ldr	r1, [r7, #4]
 80075c6:	4613      	mov	r3, r2
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	4413      	add	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	440b      	add	r3, r1
 80075d0:	3324      	adds	r3, #36	; 0x24
 80075d2:	2201      	movs	r2, #1
 80075d4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80075d6:	4b39      	ldr	r3, [pc, #228]	; (80076bc <USBD_CDC_Init+0x1e8>)
 80075d8:	7819      	ldrb	r1, [r3, #0]
 80075da:	2340      	movs	r3, #64	; 0x40
 80075dc:	2202      	movs	r2, #2
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f002 fae9 	bl	8009bb6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80075e4:	4b35      	ldr	r3, [pc, #212]	; (80076bc <USBD_CDC_Init+0x1e8>)
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	f003 020f 	and.w	r2, r3, #15
 80075ec:	6879      	ldr	r1, [r7, #4]
 80075ee:	4613      	mov	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	440b      	add	r3, r1
 80075f8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80075fc:	2201      	movs	r2, #1
 80075fe:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007600:	4b2f      	ldr	r3, [pc, #188]	; (80076c0 <USBD_CDC_Init+0x1ec>)
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	f003 020f 	and.w	r2, r3, #15
 8007608:	6879      	ldr	r1, [r7, #4]
 800760a:	4613      	mov	r3, r2
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	4413      	add	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	440b      	add	r3, r1
 8007614:	3326      	adds	r3, #38	; 0x26
 8007616:	2210      	movs	r2, #16
 8007618:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800761a:	4b29      	ldr	r3, [pc, #164]	; (80076c0 <USBD_CDC_Init+0x1ec>)
 800761c:	7819      	ldrb	r1, [r3, #0]
 800761e:	2308      	movs	r3, #8
 8007620:	2203      	movs	r2, #3
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f002 fac7 	bl	8009bb6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007628:	4b25      	ldr	r3, [pc, #148]	; (80076c0 <USBD_CDC_Init+0x1ec>)
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	f003 020f 	and.w	r2, r3, #15
 8007630:	6879      	ldr	r1, [r7, #4]
 8007632:	4613      	mov	r3, r2
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	4413      	add	r3, r2
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	440b      	add	r3, r1
 800763c:	3324      	adds	r3, #36	; 0x24
 800763e:	2201      	movs	r2, #1
 8007640:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	33b0      	adds	r3, #176	; 0xb0
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	4413      	add	r3, r2
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007674:	2b00      	cmp	r3, #0
 8007676:	d101      	bne.n	800767c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007678:	2302      	movs	r3, #2
 800767a:	e018      	b.n	80076ae <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	7c1b      	ldrb	r3, [r3, #16]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d10a      	bne.n	800769a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007684:	4b0d      	ldr	r3, [pc, #52]	; (80076bc <USBD_CDC_Init+0x1e8>)
 8007686:	7819      	ldrb	r1, [r3, #0]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800768e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f002 fb7e 	bl	8009d94 <USBD_LL_PrepareReceive>
 8007698:	e008      	b.n	80076ac <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800769a:	4b08      	ldr	r3, [pc, #32]	; (80076bc <USBD_CDC_Init+0x1e8>)
 800769c:	7819      	ldrb	r1, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80076a4:	2340      	movs	r3, #64	; 0x40
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f002 fb74 	bl	8009d94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	20000093 	.word	0x20000093
 80076bc:	20000094 	.word	0x20000094
 80076c0:	20000095 	.word	0x20000095

080076c4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	460b      	mov	r3, r1
 80076ce:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80076d0:	4b3a      	ldr	r3, [pc, #232]	; (80077bc <USBD_CDC_DeInit+0xf8>)
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	4619      	mov	r1, r3
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f002 fa93 	bl	8009c02 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80076dc:	4b37      	ldr	r3, [pc, #220]	; (80077bc <USBD_CDC_DeInit+0xf8>)
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	f003 020f 	and.w	r2, r3, #15
 80076e4:	6879      	ldr	r1, [r7, #4]
 80076e6:	4613      	mov	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	440b      	add	r3, r1
 80076f0:	3324      	adds	r3, #36	; 0x24
 80076f2:	2200      	movs	r2, #0
 80076f4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80076f6:	4b32      	ldr	r3, [pc, #200]	; (80077c0 <USBD_CDC_DeInit+0xfc>)
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f002 fa80 	bl	8009c02 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007702:	4b2f      	ldr	r3, [pc, #188]	; (80077c0 <USBD_CDC_DeInit+0xfc>)
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	f003 020f 	and.w	r2, r3, #15
 800770a:	6879      	ldr	r1, [r7, #4]
 800770c:	4613      	mov	r3, r2
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	4413      	add	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	440b      	add	r3, r1
 8007716:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800771a:	2200      	movs	r2, #0
 800771c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800771e:	4b29      	ldr	r3, [pc, #164]	; (80077c4 <USBD_CDC_DeInit+0x100>)
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f002 fa6c 	bl	8009c02 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800772a:	4b26      	ldr	r3, [pc, #152]	; (80077c4 <USBD_CDC_DeInit+0x100>)
 800772c:	781b      	ldrb	r3, [r3, #0]
 800772e:	f003 020f 	and.w	r2, r3, #15
 8007732:	6879      	ldr	r1, [r7, #4]
 8007734:	4613      	mov	r3, r2
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	4413      	add	r3, r2
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	440b      	add	r3, r1
 800773e:	3324      	adds	r3, #36	; 0x24
 8007740:	2200      	movs	r2, #0
 8007742:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007744:	4b1f      	ldr	r3, [pc, #124]	; (80077c4 <USBD_CDC_DeInit+0x100>)
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	f003 020f 	and.w	r2, r3, #15
 800774c:	6879      	ldr	r1, [r7, #4]
 800774e:	4613      	mov	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	4413      	add	r3, r2
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	440b      	add	r3, r1
 8007758:	3326      	adds	r3, #38	; 0x26
 800775a:	2200      	movs	r2, #0
 800775c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	32b0      	adds	r2, #176	; 0xb0
 8007768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d01f      	beq.n	80077b0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	33b0      	adds	r3, #176	; 0xb0
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	32b0      	adds	r2, #176	; 0xb0
 800778e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007792:	4618      	mov	r0, r3
 8007794:	f002 fb40 	bl	8009e18 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	32b0      	adds	r2, #176	; 0xb0
 80077a2:	2100      	movs	r1, #0
 80077a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3708      	adds	r7, #8
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	20000093 	.word	0x20000093
 80077c0:	20000094 	.word	0x20000094
 80077c4:	20000095 	.word	0x20000095

080077c8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	32b0      	adds	r2, #176	; 0xb0
 80077dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077e0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80077ea:	2300      	movs	r3, #0
 80077ec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d101      	bne.n	80077f8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80077f4:	2303      	movs	r3, #3
 80077f6:	e0bf      	b.n	8007978 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007800:	2b00      	cmp	r3, #0
 8007802:	d050      	beq.n	80078a6 <USBD_CDC_Setup+0xde>
 8007804:	2b20      	cmp	r3, #32
 8007806:	f040 80af 	bne.w	8007968 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	88db      	ldrh	r3, [r3, #6]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d03a      	beq.n	8007888 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	781b      	ldrb	r3, [r3, #0]
 8007816:	b25b      	sxtb	r3, r3
 8007818:	2b00      	cmp	r3, #0
 800781a:	da1b      	bge.n	8007854 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	33b0      	adds	r3, #176	; 0xb0
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	683a      	ldr	r2, [r7, #0]
 8007830:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007832:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	88d2      	ldrh	r2, [r2, #6]
 8007838:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	88db      	ldrh	r3, [r3, #6]
 800783e:	2b07      	cmp	r3, #7
 8007840:	bf28      	it	cs
 8007842:	2307      	movcs	r3, #7
 8007844:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	89fa      	ldrh	r2, [r7, #14]
 800784a:	4619      	mov	r1, r3
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f001 fd89 	bl	8009364 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007852:	e090      	b.n	8007976 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	785a      	ldrb	r2, [r3, #1]
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	88db      	ldrh	r3, [r3, #6]
 8007862:	2b3f      	cmp	r3, #63	; 0x3f
 8007864:	d803      	bhi.n	800786e <USBD_CDC_Setup+0xa6>
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	88db      	ldrh	r3, [r3, #6]
 800786a:	b2da      	uxtb	r2, r3
 800786c:	e000      	b.n	8007870 <USBD_CDC_Setup+0xa8>
 800786e:	2240      	movs	r2, #64	; 0x40
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007876:	6939      	ldr	r1, [r7, #16]
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800787e:	461a      	mov	r2, r3
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f001 fd9b 	bl	80093bc <USBD_CtlPrepareRx>
      break;
 8007886:	e076      	b.n	8007976 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	33b0      	adds	r3, #176	; 0xb0
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	7850      	ldrb	r0, [r2, #1]
 800789e:	2200      	movs	r2, #0
 80078a0:	6839      	ldr	r1, [r7, #0]
 80078a2:	4798      	blx	r3
      break;
 80078a4:	e067      	b.n	8007976 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	785b      	ldrb	r3, [r3, #1]
 80078aa:	2b0b      	cmp	r3, #11
 80078ac:	d851      	bhi.n	8007952 <USBD_CDC_Setup+0x18a>
 80078ae:	a201      	add	r2, pc, #4	; (adr r2, 80078b4 <USBD_CDC_Setup+0xec>)
 80078b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b4:	080078e5 	.word	0x080078e5
 80078b8:	08007961 	.word	0x08007961
 80078bc:	08007953 	.word	0x08007953
 80078c0:	08007953 	.word	0x08007953
 80078c4:	08007953 	.word	0x08007953
 80078c8:	08007953 	.word	0x08007953
 80078cc:	08007953 	.word	0x08007953
 80078d0:	08007953 	.word	0x08007953
 80078d4:	08007953 	.word	0x08007953
 80078d8:	08007953 	.word	0x08007953
 80078dc:	0800790f 	.word	0x0800790f
 80078e0:	08007939 	.word	0x08007939
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	2b03      	cmp	r3, #3
 80078ee:	d107      	bne.n	8007900 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80078f0:	f107 030a 	add.w	r3, r7, #10
 80078f4:	2202      	movs	r2, #2
 80078f6:	4619      	mov	r1, r3
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f001 fd33 	bl	8009364 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80078fe:	e032      	b.n	8007966 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007900:	6839      	ldr	r1, [r7, #0]
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f001 fcbd 	bl	8009282 <USBD_CtlError>
            ret = USBD_FAIL;
 8007908:	2303      	movs	r3, #3
 800790a:	75fb      	strb	r3, [r7, #23]
          break;
 800790c:	e02b      	b.n	8007966 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b03      	cmp	r3, #3
 8007918:	d107      	bne.n	800792a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800791a:	f107 030d 	add.w	r3, r7, #13
 800791e:	2201      	movs	r2, #1
 8007920:	4619      	mov	r1, r3
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f001 fd1e 	bl	8009364 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007928:	e01d      	b.n	8007966 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800792a:	6839      	ldr	r1, [r7, #0]
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f001 fca8 	bl	8009282 <USBD_CtlError>
            ret = USBD_FAIL;
 8007932:	2303      	movs	r3, #3
 8007934:	75fb      	strb	r3, [r7, #23]
          break;
 8007936:	e016      	b.n	8007966 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b03      	cmp	r3, #3
 8007942:	d00f      	beq.n	8007964 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007944:	6839      	ldr	r1, [r7, #0]
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f001 fc9b 	bl	8009282 <USBD_CtlError>
            ret = USBD_FAIL;
 800794c:	2303      	movs	r3, #3
 800794e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007950:	e008      	b.n	8007964 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007952:	6839      	ldr	r1, [r7, #0]
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f001 fc94 	bl	8009282 <USBD_CtlError>
          ret = USBD_FAIL;
 800795a:	2303      	movs	r3, #3
 800795c:	75fb      	strb	r3, [r7, #23]
          break;
 800795e:	e002      	b.n	8007966 <USBD_CDC_Setup+0x19e>
          break;
 8007960:	bf00      	nop
 8007962:	e008      	b.n	8007976 <USBD_CDC_Setup+0x1ae>
          break;
 8007964:	bf00      	nop
      }
      break;
 8007966:	e006      	b.n	8007976 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007968:	6839      	ldr	r1, [r7, #0]
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f001 fc89 	bl	8009282 <USBD_CtlError>
      ret = USBD_FAIL;
 8007970:	2303      	movs	r3, #3
 8007972:	75fb      	strb	r3, [r7, #23]
      break;
 8007974:	bf00      	nop
  }

  return (uint8_t)ret;
 8007976:	7dfb      	ldrb	r3, [r7, #23]
}
 8007978:	4618      	mov	r0, r3
 800797a:	3718      	adds	r7, #24
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	460b      	mov	r3, r1
 800798a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007992:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	32b0      	adds	r2, #176	; 0xb0
 800799e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e065      	b.n	8007a76 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	32b0      	adds	r2, #176	; 0xb0
 80079b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079b8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80079ba:	78fb      	ldrb	r3, [r7, #3]
 80079bc:	f003 020f 	and.w	r2, r3, #15
 80079c0:	6879      	ldr	r1, [r7, #4]
 80079c2:	4613      	mov	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	4413      	add	r3, r2
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	440b      	add	r3, r1
 80079cc:	3318      	adds	r3, #24
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d02f      	beq.n	8007a34 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80079d4:	78fb      	ldrb	r3, [r7, #3]
 80079d6:	f003 020f 	and.w	r2, r3, #15
 80079da:	6879      	ldr	r1, [r7, #4]
 80079dc:	4613      	mov	r3, r2
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	4413      	add	r3, r2
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	440b      	add	r3, r1
 80079e6:	3318      	adds	r3, #24
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	78fb      	ldrb	r3, [r7, #3]
 80079ec:	f003 010f 	and.w	r1, r3, #15
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	460b      	mov	r3, r1
 80079f4:	00db      	lsls	r3, r3, #3
 80079f6:	440b      	add	r3, r1
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4403      	add	r3, r0
 80079fc:	3348      	adds	r3, #72	; 0x48
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	fbb2 f1f3 	udiv	r1, r2, r3
 8007a04:	fb01 f303 	mul.w	r3, r1, r3
 8007a08:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d112      	bne.n	8007a34 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	f003 020f 	and.w	r2, r3, #15
 8007a14:	6879      	ldr	r1, [r7, #4]
 8007a16:	4613      	mov	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	4413      	add	r3, r2
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	440b      	add	r3, r1
 8007a20:	3318      	adds	r3, #24
 8007a22:	2200      	movs	r2, #0
 8007a24:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007a26:	78f9      	ldrb	r1, [r7, #3]
 8007a28:	2300      	movs	r3, #0
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f002 f990 	bl	8009d52 <USBD_LL_Transmit>
 8007a32:	e01f      	b.n	8007a74 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	33b0      	adds	r3, #176	; 0xb0
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d010      	beq.n	8007a74 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	33b0      	adds	r3, #176	; 0xb0
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4413      	add	r3, r2
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	68ba      	ldr	r2, [r7, #8]
 8007a66:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007a6a:	68ba      	ldr	r2, [r7, #8]
 8007a6c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007a70:	78fa      	ldrb	r2, [r7, #3]
 8007a72:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b084      	sub	sp, #16
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
 8007a86:	460b      	mov	r3, r1
 8007a88:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	32b0      	adds	r2, #176	; 0xb0
 8007a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a98:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	32b0      	adds	r2, #176	; 0xb0
 8007aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d101      	bne.n	8007ab0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e01a      	b.n	8007ae6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007ab0:	78fb      	ldrb	r3, [r7, #3]
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f002 f98e 	bl	8009dd6 <USBD_LL_GetRxDataSize>
 8007aba:	4602      	mov	r2, r0
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	33b0      	adds	r3, #176	; 0xb0
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	4413      	add	r3, r2
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007ae0:	4611      	mov	r1, r2
 8007ae2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	32b0      	adds	r2, #176	; 0xb0
 8007b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b04:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d101      	bne.n	8007b10 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e025      	b.n	8007b5c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	33b0      	adds	r3, #176	; 0xb0
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	4413      	add	r3, r2
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d01a      	beq.n	8007b5a <USBD_CDC_EP0_RxReady+0x6c>
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007b2a:	2bff      	cmp	r3, #255	; 0xff
 8007b2c:	d015      	beq.n	8007b5a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	33b0      	adds	r3, #176	; 0xb0
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	4413      	add	r3, r2
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007b46:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007b4e:	b292      	uxth	r2, r2
 8007b50:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	22ff      	movs	r2, #255	; 0xff
 8007b56:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b086      	sub	sp, #24
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007b6c:	2182      	movs	r1, #130	; 0x82
 8007b6e:	4818      	ldr	r0, [pc, #96]	; (8007bd0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007b70:	f000 fd4f 	bl	8008612 <USBD_GetEpDesc>
 8007b74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007b76:	2101      	movs	r1, #1
 8007b78:	4815      	ldr	r0, [pc, #84]	; (8007bd0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007b7a:	f000 fd4a 	bl	8008612 <USBD_GetEpDesc>
 8007b7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007b80:	2181      	movs	r1, #129	; 0x81
 8007b82:	4813      	ldr	r0, [pc, #76]	; (8007bd0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007b84:	f000 fd45 	bl	8008612 <USBD_GetEpDesc>
 8007b88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d002      	beq.n	8007b96 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	2210      	movs	r2, #16
 8007b94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d006      	beq.n	8007baa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ba4:	711a      	strb	r2, [r3, #4]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d006      	beq.n	8007bbe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bb8:	711a      	strb	r2, [r3, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2243      	movs	r2, #67	; 0x43
 8007bc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007bc4:	4b02      	ldr	r3, [pc, #8]	; (8007bd0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3718      	adds	r7, #24
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	20000050 	.word	0x20000050

08007bd4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007bdc:	2182      	movs	r1, #130	; 0x82
 8007bde:	4818      	ldr	r0, [pc, #96]	; (8007c40 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007be0:	f000 fd17 	bl	8008612 <USBD_GetEpDesc>
 8007be4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007be6:	2101      	movs	r1, #1
 8007be8:	4815      	ldr	r0, [pc, #84]	; (8007c40 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007bea:	f000 fd12 	bl	8008612 <USBD_GetEpDesc>
 8007bee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007bf0:	2181      	movs	r1, #129	; 0x81
 8007bf2:	4813      	ldr	r0, [pc, #76]	; (8007c40 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007bf4:	f000 fd0d 	bl	8008612 <USBD_GetEpDesc>
 8007bf8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	2210      	movs	r2, #16
 8007c04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d006      	beq.n	8007c1a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	711a      	strb	r2, [r3, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f042 0202 	orr.w	r2, r2, #2
 8007c18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d006      	beq.n	8007c2e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	711a      	strb	r2, [r3, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f042 0202 	orr.w	r2, r2, #2
 8007c2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2243      	movs	r2, #67	; 0x43
 8007c32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007c34:	4b02      	ldr	r3, [pc, #8]	; (8007c40 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3718      	adds	r7, #24
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	20000050 	.word	0x20000050

08007c44 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007c4c:	2182      	movs	r1, #130	; 0x82
 8007c4e:	4818      	ldr	r0, [pc, #96]	; (8007cb0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007c50:	f000 fcdf 	bl	8008612 <USBD_GetEpDesc>
 8007c54:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007c56:	2101      	movs	r1, #1
 8007c58:	4815      	ldr	r0, [pc, #84]	; (8007cb0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007c5a:	f000 fcda 	bl	8008612 <USBD_GetEpDesc>
 8007c5e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007c60:	2181      	movs	r1, #129	; 0x81
 8007c62:	4813      	ldr	r0, [pc, #76]	; (8007cb0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007c64:	f000 fcd5 	bl	8008612 <USBD_GetEpDesc>
 8007c68:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d002      	beq.n	8007c76 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	2210      	movs	r2, #16
 8007c74:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d006      	beq.n	8007c8a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c84:	711a      	strb	r2, [r3, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d006      	beq.n	8007c9e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c98:	711a      	strb	r2, [r3, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2243      	movs	r2, #67	; 0x43
 8007ca2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ca4:	4b02      	ldr	r3, [pc, #8]	; (8007cb0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3718      	adds	r7, #24
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	20000050 	.word	0x20000050

08007cb4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	220a      	movs	r2, #10
 8007cc0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007cc2:	4b03      	ldr	r3, [pc, #12]	; (8007cd0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	2000000c 	.word	0x2000000c

08007cd4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d101      	bne.n	8007ce8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007ce4:	2303      	movs	r3, #3
 8007ce6:	e009      	b.n	8007cfc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	33b0      	adds	r3, #176	; 0xb0
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	683a      	ldr	r2, [r7, #0]
 8007cf8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007cfa:	2300      	movs	r3, #0
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b087      	sub	sp, #28
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	32b0      	adds	r2, #176	; 0xb0
 8007d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d22:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d101      	bne.n	8007d2e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	e008      	b.n	8007d40 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	371c      	adds	r7, #28
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	32b0      	adds	r2, #176	; 0xb0
 8007d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d64:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d101      	bne.n	8007d70 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e004      	b.n	8007d7a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	683a      	ldr	r2, [r7, #0]
 8007d74:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
	...

08007d88 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	32b0      	adds	r2, #176	; 0xb0
 8007d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d9e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007da0:	2301      	movs	r3, #1
 8007da2:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	32b0      	adds	r2, #176	; 0xb0
 8007dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d101      	bne.n	8007dba <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007db6:	2303      	movs	r3, #3
 8007db8:	e025      	b.n	8007e06 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d11f      	bne.n	8007e04 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007dcc:	4b10      	ldr	r3, [pc, #64]	; (8007e10 <USBD_CDC_TransmitPacket+0x88>)
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	f003 020f 	and.w	r2, r3, #15
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	4613      	mov	r3, r2
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4403      	add	r3, r0
 8007de6:	3318      	adds	r3, #24
 8007de8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007dea:	4b09      	ldr	r3, [pc, #36]	; (8007e10 <USBD_CDC_TransmitPacket+0x88>)
 8007dec:	7819      	ldrb	r1, [r3, #0]
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f001 ffa9 	bl	8009d52 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007e00:	2300      	movs	r3, #0
 8007e02:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3710      	adds	r7, #16
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	20000093 	.word	0x20000093

08007e14 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	32b0      	adds	r2, #176	; 0xb0
 8007e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	32b0      	adds	r2, #176	; 0xb0
 8007e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d101      	bne.n	8007e42 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007e3e:	2303      	movs	r3, #3
 8007e40:	e018      	b.n	8007e74 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	7c1b      	ldrb	r3, [r3, #16]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10a      	bne.n	8007e60 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007e4a:	4b0c      	ldr	r3, [pc, #48]	; (8007e7c <USBD_CDC_ReceivePacket+0x68>)
 8007e4c:	7819      	ldrb	r1, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f001 ff9b 	bl	8009d94 <USBD_LL_PrepareReceive>
 8007e5e:	e008      	b.n	8007e72 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007e60:	4b06      	ldr	r3, [pc, #24]	; (8007e7c <USBD_CDC_ReceivePacket+0x68>)
 8007e62:	7819      	ldrb	r1, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e6a:	2340      	movs	r3, #64	; 0x40
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f001 ff91 	bl	8009d94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3710      	adds	r7, #16
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}
 8007e7c:	20000094 	.word	0x20000094

08007e80 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b086      	sub	sp, #24
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d101      	bne.n	8007e98 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e01f      	b.n	8007ed8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	79fa      	ldrb	r2, [r7, #7]
 8007eca:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f001 fe0b 	bl	8009ae8 <USBD_LL_Init>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3718      	adds	r7, #24
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b084      	sub	sp, #16
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d101      	bne.n	8007ef8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e025      	b.n	8007f44 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	683a      	ldr	r2, [r7, #0]
 8007efc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	32ae      	adds	r2, #174	; 0xae
 8007f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00f      	beq.n	8007f34 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	32ae      	adds	r2, #174	; 0xae
 8007f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f24:	f107 020e 	add.w	r2, r7, #14
 8007f28:	4610      	mov	r0, r2
 8007f2a:	4798      	blx	r3
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3710      	adds	r7, #16
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b082      	sub	sp, #8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f001 fe13 	bl	8009b80 <USBD_LL_Start>
 8007f5a:	4603      	mov	r3, r0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3708      	adds	r7, #8
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007f6c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	370c      	adds	r7, #12
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b084      	sub	sp, #16
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	460b      	mov	r3, r1
 8007f84:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d009      	beq.n	8007fa8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	78fa      	ldrb	r2, [r7, #3]
 8007f9e:	4611      	mov	r1, r2
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	4798      	blx	r3
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3710      	adds	r7, #16
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}

08007fb2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007fb2:	b580      	push	{r7, lr}
 8007fb4:	b084      	sub	sp, #16
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
 8007fba:	460b      	mov	r3, r1
 8007fbc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	78fa      	ldrb	r2, [r7, #3]
 8007fcc:	4611      	mov	r1, r2
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	4798      	blx	r3
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d001      	beq.n	8007fdc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007ff6:	6839      	ldr	r1, [r7, #0]
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f001 f908 	bl	800920e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2201      	movs	r2, #1
 8008002:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800800c:	461a      	mov	r2, r3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800801a:	f003 031f 	and.w	r3, r3, #31
 800801e:	2b02      	cmp	r3, #2
 8008020:	d01a      	beq.n	8008058 <USBD_LL_SetupStage+0x72>
 8008022:	2b02      	cmp	r3, #2
 8008024:	d822      	bhi.n	800806c <USBD_LL_SetupStage+0x86>
 8008026:	2b00      	cmp	r3, #0
 8008028:	d002      	beq.n	8008030 <USBD_LL_SetupStage+0x4a>
 800802a:	2b01      	cmp	r3, #1
 800802c:	d00a      	beq.n	8008044 <USBD_LL_SetupStage+0x5e>
 800802e:	e01d      	b.n	800806c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008036:	4619      	mov	r1, r3
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fb5f 	bl	80086fc <USBD_StdDevReq>
 800803e:	4603      	mov	r3, r0
 8008040:	73fb      	strb	r3, [r7, #15]
      break;
 8008042:	e020      	b.n	8008086 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800804a:	4619      	mov	r1, r3
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 fbc7 	bl	80087e0 <USBD_StdItfReq>
 8008052:	4603      	mov	r3, r0
 8008054:	73fb      	strb	r3, [r7, #15]
      break;
 8008056:	e016      	b.n	8008086 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800805e:	4619      	mov	r1, r3
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fc29 	bl	80088b8 <USBD_StdEPReq>
 8008066:	4603      	mov	r3, r0
 8008068:	73fb      	strb	r3, [r7, #15]
      break;
 800806a:	e00c      	b.n	8008086 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008072:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008076:	b2db      	uxtb	r3, r3
 8008078:	4619      	mov	r1, r3
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f001 fde0 	bl	8009c40 <USBD_LL_StallEP>
 8008080:	4603      	mov	r3, r0
 8008082:	73fb      	strb	r3, [r7, #15]
      break;
 8008084:	bf00      	nop
  }

  return ret;
 8008086:	7bfb      	ldrb	r3, [r7, #15]
}
 8008088:	4618      	mov	r0, r3
 800808a:	3710      	adds	r7, #16
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	460b      	mov	r3, r1
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800809e:	2300      	movs	r3, #0
 80080a0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80080a2:	7afb      	ldrb	r3, [r7, #11]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d16e      	bne.n	8008186 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80080ae:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80080b6:	2b03      	cmp	r3, #3
 80080b8:	f040 8098 	bne.w	80081ec <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	689a      	ldr	r2, [r3, #8]
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d913      	bls.n	80080f0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	689a      	ldr	r2, [r3, #8]
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	1ad2      	subs	r2, r2, r3
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	68da      	ldr	r2, [r3, #12]
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	4293      	cmp	r3, r2
 80080e0:	bf28      	it	cs
 80080e2:	4613      	movcs	r3, r2
 80080e4:	461a      	mov	r2, r3
 80080e6:	6879      	ldr	r1, [r7, #4]
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f001 f984 	bl	80093f6 <USBD_CtlContinueRx>
 80080ee:	e07d      	b.n	80081ec <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80080f6:	f003 031f 	and.w	r3, r3, #31
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d014      	beq.n	8008128 <USBD_LL_DataOutStage+0x98>
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d81d      	bhi.n	800813e <USBD_LL_DataOutStage+0xae>
 8008102:	2b00      	cmp	r3, #0
 8008104:	d002      	beq.n	800810c <USBD_LL_DataOutStage+0x7c>
 8008106:	2b01      	cmp	r3, #1
 8008108:	d003      	beq.n	8008112 <USBD_LL_DataOutStage+0x82>
 800810a:	e018      	b.n	800813e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800810c:	2300      	movs	r3, #0
 800810e:	75bb      	strb	r3, [r7, #22]
            break;
 8008110:	e018      	b.n	8008144 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008118:	b2db      	uxtb	r3, r3
 800811a:	4619      	mov	r1, r3
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f000 fa5e 	bl	80085de <USBD_CoreFindIF>
 8008122:	4603      	mov	r3, r0
 8008124:	75bb      	strb	r3, [r7, #22]
            break;
 8008126:	e00d      	b.n	8008144 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800812e:	b2db      	uxtb	r3, r3
 8008130:	4619      	mov	r1, r3
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 fa60 	bl	80085f8 <USBD_CoreFindEP>
 8008138:	4603      	mov	r3, r0
 800813a:	75bb      	strb	r3, [r7, #22]
            break;
 800813c:	e002      	b.n	8008144 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800813e:	2300      	movs	r3, #0
 8008140:	75bb      	strb	r3, [r7, #22]
            break;
 8008142:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008144:	7dbb      	ldrb	r3, [r7, #22]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d119      	bne.n	800817e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b03      	cmp	r3, #3
 8008154:	d113      	bne.n	800817e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008156:	7dba      	ldrb	r2, [r7, #22]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	32ae      	adds	r2, #174	; 0xae
 800815c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008160:	691b      	ldr	r3, [r3, #16]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00b      	beq.n	800817e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008166:	7dba      	ldrb	r2, [r7, #22]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800816e:	7dba      	ldrb	r2, [r7, #22]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	32ae      	adds	r2, #174	; 0xae
 8008174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f001 f94a 	bl	8009418 <USBD_CtlSendStatus>
 8008184:	e032      	b.n	80081ec <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008186:	7afb      	ldrb	r3, [r7, #11]
 8008188:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800818c:	b2db      	uxtb	r3, r3
 800818e:	4619      	mov	r1, r3
 8008190:	68f8      	ldr	r0, [r7, #12]
 8008192:	f000 fa31 	bl	80085f8 <USBD_CoreFindEP>
 8008196:	4603      	mov	r3, r0
 8008198:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800819a:	7dbb      	ldrb	r3, [r7, #22]
 800819c:	2bff      	cmp	r3, #255	; 0xff
 800819e:	d025      	beq.n	80081ec <USBD_LL_DataOutStage+0x15c>
 80081a0:	7dbb      	ldrb	r3, [r7, #22]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d122      	bne.n	80081ec <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	d117      	bne.n	80081e2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80081b2:	7dba      	ldrb	r2, [r7, #22]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	32ae      	adds	r2, #174	; 0xae
 80081b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081bc:	699b      	ldr	r3, [r3, #24]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00f      	beq.n	80081e2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80081c2:	7dba      	ldrb	r2, [r7, #22]
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80081ca:	7dba      	ldrb	r2, [r7, #22]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	32ae      	adds	r2, #174	; 0xae
 80081d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081d4:	699b      	ldr	r3, [r3, #24]
 80081d6:	7afa      	ldrb	r2, [r7, #11]
 80081d8:	4611      	mov	r1, r2
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	4798      	blx	r3
 80081de:	4603      	mov	r3, r0
 80081e0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80081e2:	7dfb      	ldrb	r3, [r7, #23]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80081e8:	7dfb      	ldrb	r3, [r7, #23]
 80081ea:	e000      	b.n	80081ee <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3718      	adds	r7, #24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b086      	sub	sp, #24
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	60f8      	str	r0, [r7, #12]
 80081fe:	460b      	mov	r3, r1
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008204:	7afb      	ldrb	r3, [r7, #11]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d16f      	bne.n	80082ea <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	3314      	adds	r3, #20
 800820e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008216:	2b02      	cmp	r3, #2
 8008218:	d15a      	bne.n	80082d0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	689a      	ldr	r2, [r3, #8]
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	429a      	cmp	r2, r3
 8008224:	d914      	bls.n	8008250 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	689a      	ldr	r2, [r3, #8]
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	1ad2      	subs	r2, r2, r3
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	461a      	mov	r2, r3
 800823a:	6879      	ldr	r1, [r7, #4]
 800823c:	68f8      	ldr	r0, [r7, #12]
 800823e:	f001 f8ac 	bl	800939a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008242:	2300      	movs	r3, #0
 8008244:	2200      	movs	r2, #0
 8008246:	2100      	movs	r1, #0
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f001 fda3 	bl	8009d94 <USBD_LL_PrepareReceive>
 800824e:	e03f      	b.n	80082d0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	68da      	ldr	r2, [r3, #12]
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	429a      	cmp	r2, r3
 800825a:	d11c      	bne.n	8008296 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	685a      	ldr	r2, [r3, #4]
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008264:	429a      	cmp	r2, r3
 8008266:	d316      	bcc.n	8008296 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008272:	429a      	cmp	r2, r3
 8008274:	d20f      	bcs.n	8008296 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008276:	2200      	movs	r2, #0
 8008278:	2100      	movs	r1, #0
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f001 f88d 	bl	800939a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008288:	2300      	movs	r3, #0
 800828a:	2200      	movs	r2, #0
 800828c:	2100      	movs	r1, #0
 800828e:	68f8      	ldr	r0, [r7, #12]
 8008290:	f001 fd80 	bl	8009d94 <USBD_LL_PrepareReceive>
 8008294:	e01c      	b.n	80082d0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800829c:	b2db      	uxtb	r3, r3
 800829e:	2b03      	cmp	r3, #3
 80082a0:	d10f      	bne.n	80082c2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d009      	beq.n	80082c2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80082c2:	2180      	movs	r1, #128	; 0x80
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f001 fcbb 	bl	8009c40 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f001 f8b7 	bl	800943e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d03a      	beq.n	8008350 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f7ff fe42 	bl	8007f64 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80082e8:	e032      	b.n	8008350 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80082ea:	7afb      	ldrb	r3, [r7, #11]
 80082ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	4619      	mov	r1, r3
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f000 f97f 	bl	80085f8 <USBD_CoreFindEP>
 80082fa:	4603      	mov	r3, r0
 80082fc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80082fe:	7dfb      	ldrb	r3, [r7, #23]
 8008300:	2bff      	cmp	r3, #255	; 0xff
 8008302:	d025      	beq.n	8008350 <USBD_LL_DataInStage+0x15a>
 8008304:	7dfb      	ldrb	r3, [r7, #23]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d122      	bne.n	8008350 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008310:	b2db      	uxtb	r3, r3
 8008312:	2b03      	cmp	r3, #3
 8008314:	d11c      	bne.n	8008350 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008316:	7dfa      	ldrb	r2, [r7, #23]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	32ae      	adds	r2, #174	; 0xae
 800831c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d014      	beq.n	8008350 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008326:	7dfa      	ldrb	r2, [r7, #23]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800832e:	7dfa      	ldrb	r2, [r7, #23]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	32ae      	adds	r2, #174	; 0xae
 8008334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	7afa      	ldrb	r2, [r7, #11]
 800833c:	4611      	mov	r1, r2
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	4798      	blx	r3
 8008342:	4603      	mov	r3, r0
 8008344:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008346:	7dbb      	ldrb	r3, [r7, #22]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d001      	beq.n	8008350 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800834c:	7dbb      	ldrb	r3, [r7, #22]
 800834e:	e000      	b.n	8008352 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3718      	adds	r7, #24
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008362:	2300      	movs	r3, #0
 8008364:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008392:	2b00      	cmp	r3, #0
 8008394:	d014      	beq.n	80083c0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00e      	beq.n	80083c0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	6852      	ldr	r2, [r2, #4]
 80083ae:	b2d2      	uxtb	r2, r2
 80083b0:	4611      	mov	r1, r2
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	4798      	blx	r3
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80083bc:	2303      	movs	r3, #3
 80083be:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80083c0:	2340      	movs	r3, #64	; 0x40
 80083c2:	2200      	movs	r2, #0
 80083c4:	2100      	movs	r1, #0
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f001 fbf5 	bl	8009bb6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2240      	movs	r2, #64	; 0x40
 80083d8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80083dc:	2340      	movs	r3, #64	; 0x40
 80083de:	2200      	movs	r2, #0
 80083e0:	2180      	movs	r1, #128	; 0x80
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f001 fbe7 	bl	8009bb6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2240      	movs	r2, #64	; 0x40
 80083f2:	621a      	str	r2, [r3, #32]

  return ret;
 80083f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80083fe:	b480      	push	{r7}
 8008400:	b083      	sub	sp, #12
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	460b      	mov	r3, r1
 8008408:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	78fa      	ldrb	r2, [r7, #3]
 800840e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	370c      	adds	r7, #12
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr

0800841e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800841e:	b480      	push	{r7}
 8008420:	b083      	sub	sp, #12
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800842c:	b2da      	uxtb	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2204      	movs	r2, #4
 8008438:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	370c      	adds	r7, #12
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr

0800844a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800844a:	b480      	push	{r7}
 800844c:	b083      	sub	sp, #12
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008458:	b2db      	uxtb	r3, r3
 800845a:	2b04      	cmp	r3, #4
 800845c:	d106      	bne.n	800846c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008464:	b2da      	uxtb	r2, r3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b082      	sub	sp, #8
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008488:	b2db      	uxtb	r3, r3
 800848a:	2b03      	cmp	r3, #3
 800848c:	d110      	bne.n	80084b0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00b      	beq.n	80084b0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800849e:	69db      	ldr	r3, [r3, #28]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d005      	beq.n	80084b0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084aa:	69db      	ldr	r3, [r3, #28]
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3708      	adds	r7, #8
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b082      	sub	sp, #8
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	460b      	mov	r3, r1
 80084c4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	32ae      	adds	r2, #174	; 0xae
 80084d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d101      	bne.n	80084dc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80084d8:	2303      	movs	r3, #3
 80084da:	e01c      	b.n	8008516 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b03      	cmp	r3, #3
 80084e6:	d115      	bne.n	8008514 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	32ae      	adds	r2, #174	; 0xae
 80084f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f6:	6a1b      	ldr	r3, [r3, #32]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00b      	beq.n	8008514 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	32ae      	adds	r2, #174	; 0xae
 8008506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800850a:	6a1b      	ldr	r3, [r3, #32]
 800850c:	78fa      	ldrb	r2, [r7, #3]
 800850e:	4611      	mov	r1, r2
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	3708      	adds	r7, #8
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b082      	sub	sp, #8
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
 8008526:	460b      	mov	r3, r1
 8008528:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	32ae      	adds	r2, #174	; 0xae
 8008534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d101      	bne.n	8008540 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800853c:	2303      	movs	r3, #3
 800853e:	e01c      	b.n	800857a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008546:	b2db      	uxtb	r3, r3
 8008548:	2b03      	cmp	r3, #3
 800854a:	d115      	bne.n	8008578 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	32ae      	adds	r2, #174	; 0xae
 8008556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800855a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800855c:	2b00      	cmp	r3, #0
 800855e:	d00b      	beq.n	8008578 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	32ae      	adds	r2, #174	; 0xae
 800856a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	78fa      	ldrb	r2, [r7, #3]
 8008572:	4611      	mov	r1, r2
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3708      	adds	r7, #8
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008582:	b480      	push	{r7}
 8008584:	b083      	sub	sp, #12
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800858a:	2300      	movs	r3, #0
}
 800858c:	4618      	mov	r0, r3
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80085a0:	2300      	movs	r3, #0
 80085a2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00e      	beq.n	80085d4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	6852      	ldr	r2, [r2, #4]
 80085c2:	b2d2      	uxtb	r2, r2
 80085c4:	4611      	mov	r1, r2
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	4798      	blx	r3
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d001      	beq.n	80085d4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80085d0:	2303      	movs	r3, #3
 80085d2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80085d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3710      	adds	r7, #16
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}

080085de <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80085de:	b480      	push	{r7}
 80085e0:	b083      	sub	sp, #12
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	6078      	str	r0, [r7, #4]
 80085e6:	460b      	mov	r3, r1
 80085e8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80085ea:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	460b      	mov	r3, r1
 8008602:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008604:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008606:	4618      	mov	r0, r3
 8008608:	370c      	adds	r7, #12
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr

08008612 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b086      	sub	sp, #24
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
 800861a:	460b      	mov	r3, r1
 800861c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008626:	2300      	movs	r3, #0
 8008628:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	885b      	ldrh	r3, [r3, #2]
 800862e:	b29a      	uxth	r2, r3
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	b29b      	uxth	r3, r3
 8008636:	429a      	cmp	r2, r3
 8008638:	d920      	bls.n	800867c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	b29b      	uxth	r3, r3
 8008640:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008642:	e013      	b.n	800866c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008644:	f107 030a 	add.w	r3, r7, #10
 8008648:	4619      	mov	r1, r3
 800864a:	6978      	ldr	r0, [r7, #20]
 800864c:	f000 f81b 	bl	8008686 <USBD_GetNextDesc>
 8008650:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	785b      	ldrb	r3, [r3, #1]
 8008656:	2b05      	cmp	r3, #5
 8008658:	d108      	bne.n	800866c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	789b      	ldrb	r3, [r3, #2]
 8008662:	78fa      	ldrb	r2, [r7, #3]
 8008664:	429a      	cmp	r2, r3
 8008666:	d008      	beq.n	800867a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008668:	2300      	movs	r3, #0
 800866a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	885b      	ldrh	r3, [r3, #2]
 8008670:	b29a      	uxth	r2, r3
 8008672:	897b      	ldrh	r3, [r7, #10]
 8008674:	429a      	cmp	r2, r3
 8008676:	d8e5      	bhi.n	8008644 <USBD_GetEpDesc+0x32>
 8008678:	e000      	b.n	800867c <USBD_GetEpDesc+0x6a>
          break;
 800867a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800867c:	693b      	ldr	r3, [r7, #16]
}
 800867e:	4618      	mov	r0, r3
 8008680:	3718      	adds	r7, #24
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008686:	b480      	push	{r7}
 8008688:	b085      	sub	sp, #20
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
 800868e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	881a      	ldrh	r2, [r3, #0]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	b29b      	uxth	r3, r3
 800869e:	4413      	add	r3, r2
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	4413      	add	r3, r2
 80086b0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80086b2:	68fb      	ldr	r3, [r7, #12]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b087      	sub	sp, #28
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	3301      	adds	r3, #1
 80086d6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80086de:	8a3b      	ldrh	r3, [r7, #16]
 80086e0:	021b      	lsls	r3, r3, #8
 80086e2:	b21a      	sxth	r2, r3
 80086e4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	b21b      	sxth	r3, r3
 80086ec:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80086ee:	89fb      	ldrh	r3, [r7, #14]
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	371c      	adds	r7, #28
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b084      	sub	sp, #16
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008706:	2300      	movs	r3, #0
 8008708:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008712:	2b40      	cmp	r3, #64	; 0x40
 8008714:	d005      	beq.n	8008722 <USBD_StdDevReq+0x26>
 8008716:	2b40      	cmp	r3, #64	; 0x40
 8008718:	d857      	bhi.n	80087ca <USBD_StdDevReq+0xce>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00f      	beq.n	800873e <USBD_StdDevReq+0x42>
 800871e:	2b20      	cmp	r3, #32
 8008720:	d153      	bne.n	80087ca <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	32ae      	adds	r2, #174	; 0xae
 800872c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	4798      	blx	r3
 8008738:	4603      	mov	r3, r0
 800873a:	73fb      	strb	r3, [r7, #15]
      break;
 800873c:	e04a      	b.n	80087d4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	785b      	ldrb	r3, [r3, #1]
 8008742:	2b09      	cmp	r3, #9
 8008744:	d83b      	bhi.n	80087be <USBD_StdDevReq+0xc2>
 8008746:	a201      	add	r2, pc, #4	; (adr r2, 800874c <USBD_StdDevReq+0x50>)
 8008748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874c:	080087a1 	.word	0x080087a1
 8008750:	080087b5 	.word	0x080087b5
 8008754:	080087bf 	.word	0x080087bf
 8008758:	080087ab 	.word	0x080087ab
 800875c:	080087bf 	.word	0x080087bf
 8008760:	0800877f 	.word	0x0800877f
 8008764:	08008775 	.word	0x08008775
 8008768:	080087bf 	.word	0x080087bf
 800876c:	08008797 	.word	0x08008797
 8008770:	08008789 	.word	0x08008789
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008774:	6839      	ldr	r1, [r7, #0]
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fa3c 	bl	8008bf4 <USBD_GetDescriptor>
          break;
 800877c:	e024      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800877e:	6839      	ldr	r1, [r7, #0]
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 fba1 	bl	8008ec8 <USBD_SetAddress>
          break;
 8008786:	e01f      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008788:	6839      	ldr	r1, [r7, #0]
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fbe0 	bl	8008f50 <USBD_SetConfig>
 8008790:	4603      	mov	r3, r0
 8008792:	73fb      	strb	r3, [r7, #15]
          break;
 8008794:	e018      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008796:	6839      	ldr	r1, [r7, #0]
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f000 fc83 	bl	80090a4 <USBD_GetConfig>
          break;
 800879e:	e013      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fcb4 	bl	8009110 <USBD_GetStatus>
          break;
 80087a8:	e00e      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80087aa:	6839      	ldr	r1, [r7, #0]
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 fce3 	bl	8009178 <USBD_SetFeature>
          break;
 80087b2:	e009      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80087b4:	6839      	ldr	r1, [r7, #0]
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 fd07 	bl	80091ca <USBD_ClrFeature>
          break;
 80087bc:	e004      	b.n	80087c8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80087be:	6839      	ldr	r1, [r7, #0]
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fd5e 	bl	8009282 <USBD_CtlError>
          break;
 80087c6:	bf00      	nop
      }
      break;
 80087c8:	e004      	b.n	80087d4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80087ca:	6839      	ldr	r1, [r7, #0]
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 fd58 	bl	8009282 <USBD_CtlError>
      break;
 80087d2:	bf00      	nop
  }

  return ret;
 80087d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3710      	adds	r7, #16
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop

080087e0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087ea:	2300      	movs	r3, #0
 80087ec:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80087f6:	2b40      	cmp	r3, #64	; 0x40
 80087f8:	d005      	beq.n	8008806 <USBD_StdItfReq+0x26>
 80087fa:	2b40      	cmp	r3, #64	; 0x40
 80087fc:	d852      	bhi.n	80088a4 <USBD_StdItfReq+0xc4>
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <USBD_StdItfReq+0x26>
 8008802:	2b20      	cmp	r3, #32
 8008804:	d14e      	bne.n	80088a4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800880c:	b2db      	uxtb	r3, r3
 800880e:	3b01      	subs	r3, #1
 8008810:	2b02      	cmp	r3, #2
 8008812:	d840      	bhi.n	8008896 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	889b      	ldrh	r3, [r3, #4]
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b01      	cmp	r3, #1
 800881c:	d836      	bhi.n	800888c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	889b      	ldrh	r3, [r3, #4]
 8008822:	b2db      	uxtb	r3, r3
 8008824:	4619      	mov	r1, r3
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7ff fed9 	bl	80085de <USBD_CoreFindIF>
 800882c:	4603      	mov	r3, r0
 800882e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008830:	7bbb      	ldrb	r3, [r7, #14]
 8008832:	2bff      	cmp	r3, #255	; 0xff
 8008834:	d01d      	beq.n	8008872 <USBD_StdItfReq+0x92>
 8008836:	7bbb      	ldrb	r3, [r7, #14]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d11a      	bne.n	8008872 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800883c:	7bba      	ldrb	r2, [r7, #14]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	32ae      	adds	r2, #174	; 0xae
 8008842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00f      	beq.n	800886c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800884c:	7bba      	ldrb	r2, [r7, #14]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008854:	7bba      	ldrb	r2, [r7, #14]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	32ae      	adds	r2, #174	; 0xae
 800885a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	4798      	blx	r3
 8008866:	4603      	mov	r3, r0
 8008868:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800886a:	e004      	b.n	8008876 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800886c:	2303      	movs	r3, #3
 800886e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008870:	e001      	b.n	8008876 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008872:	2303      	movs	r3, #3
 8008874:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	88db      	ldrh	r3, [r3, #6]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d110      	bne.n	80088a0 <USBD_StdItfReq+0xc0>
 800887e:	7bfb      	ldrb	r3, [r7, #15]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d10d      	bne.n	80088a0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fdc7 	bl	8009418 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800888a:	e009      	b.n	80088a0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800888c:	6839      	ldr	r1, [r7, #0]
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 fcf7 	bl	8009282 <USBD_CtlError>
          break;
 8008894:	e004      	b.n	80088a0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008896:	6839      	ldr	r1, [r7, #0]
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fcf2 	bl	8009282 <USBD_CtlError>
          break;
 800889e:	e000      	b.n	80088a2 <USBD_StdItfReq+0xc2>
          break;
 80088a0:	bf00      	nop
      }
      break;
 80088a2:	e004      	b.n	80088ae <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80088a4:	6839      	ldr	r1, [r7, #0]
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 fceb 	bl	8009282 <USBD_CtlError>
      break;
 80088ac:	bf00      	nop
  }

  return ret;
 80088ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3710      	adds	r7, #16
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80088c2:	2300      	movs	r3, #0
 80088c4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	889b      	ldrh	r3, [r3, #4]
 80088ca:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80088d4:	2b40      	cmp	r3, #64	; 0x40
 80088d6:	d007      	beq.n	80088e8 <USBD_StdEPReq+0x30>
 80088d8:	2b40      	cmp	r3, #64	; 0x40
 80088da:	f200 817f 	bhi.w	8008bdc <USBD_StdEPReq+0x324>
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d02a      	beq.n	8008938 <USBD_StdEPReq+0x80>
 80088e2:	2b20      	cmp	r3, #32
 80088e4:	f040 817a 	bne.w	8008bdc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80088e8:	7bbb      	ldrb	r3, [r7, #14]
 80088ea:	4619      	mov	r1, r3
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f7ff fe83 	bl	80085f8 <USBD_CoreFindEP>
 80088f2:	4603      	mov	r3, r0
 80088f4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088f6:	7b7b      	ldrb	r3, [r7, #13]
 80088f8:	2bff      	cmp	r3, #255	; 0xff
 80088fa:	f000 8174 	beq.w	8008be6 <USBD_StdEPReq+0x32e>
 80088fe:	7b7b      	ldrb	r3, [r7, #13]
 8008900:	2b00      	cmp	r3, #0
 8008902:	f040 8170 	bne.w	8008be6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008906:	7b7a      	ldrb	r2, [r7, #13]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800890e:	7b7a      	ldrb	r2, [r7, #13]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	32ae      	adds	r2, #174	; 0xae
 8008914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	f000 8163 	beq.w	8008be6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008920:	7b7a      	ldrb	r2, [r7, #13]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	32ae      	adds	r2, #174	; 0xae
 8008926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	6839      	ldr	r1, [r7, #0]
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	4798      	blx	r3
 8008932:	4603      	mov	r3, r0
 8008934:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008936:	e156      	b.n	8008be6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	785b      	ldrb	r3, [r3, #1]
 800893c:	2b03      	cmp	r3, #3
 800893e:	d008      	beq.n	8008952 <USBD_StdEPReq+0x9a>
 8008940:	2b03      	cmp	r3, #3
 8008942:	f300 8145 	bgt.w	8008bd0 <USBD_StdEPReq+0x318>
 8008946:	2b00      	cmp	r3, #0
 8008948:	f000 809b 	beq.w	8008a82 <USBD_StdEPReq+0x1ca>
 800894c:	2b01      	cmp	r3, #1
 800894e:	d03c      	beq.n	80089ca <USBD_StdEPReq+0x112>
 8008950:	e13e      	b.n	8008bd0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b02      	cmp	r3, #2
 800895c:	d002      	beq.n	8008964 <USBD_StdEPReq+0xac>
 800895e:	2b03      	cmp	r3, #3
 8008960:	d016      	beq.n	8008990 <USBD_StdEPReq+0xd8>
 8008962:	e02c      	b.n	80089be <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008964:	7bbb      	ldrb	r3, [r7, #14]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00d      	beq.n	8008986 <USBD_StdEPReq+0xce>
 800896a:	7bbb      	ldrb	r3, [r7, #14]
 800896c:	2b80      	cmp	r3, #128	; 0x80
 800896e:	d00a      	beq.n	8008986 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008970:	7bbb      	ldrb	r3, [r7, #14]
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f001 f963 	bl	8009c40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800897a:	2180      	movs	r1, #128	; 0x80
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f001 f95f 	bl	8009c40 <USBD_LL_StallEP>
 8008982:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008984:	e020      	b.n	80089c8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008986:	6839      	ldr	r1, [r7, #0]
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 fc7a 	bl	8009282 <USBD_CtlError>
              break;
 800898e:	e01b      	b.n	80089c8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	885b      	ldrh	r3, [r3, #2]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10e      	bne.n	80089b6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008998:	7bbb      	ldrb	r3, [r7, #14]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00b      	beq.n	80089b6 <USBD_StdEPReq+0xfe>
 800899e:	7bbb      	ldrb	r3, [r7, #14]
 80089a0:	2b80      	cmp	r3, #128	; 0x80
 80089a2:	d008      	beq.n	80089b6 <USBD_StdEPReq+0xfe>
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	88db      	ldrh	r3, [r3, #6]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d104      	bne.n	80089b6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80089ac:	7bbb      	ldrb	r3, [r7, #14]
 80089ae:	4619      	mov	r1, r3
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f001 f945 	bl	8009c40 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fd2e 	bl	8009418 <USBD_CtlSendStatus>

              break;
 80089bc:	e004      	b.n	80089c8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80089be:	6839      	ldr	r1, [r7, #0]
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 fc5e 	bl	8009282 <USBD_CtlError>
              break;
 80089c6:	bf00      	nop
          }
          break;
 80089c8:	e107      	b.n	8008bda <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d002      	beq.n	80089dc <USBD_StdEPReq+0x124>
 80089d6:	2b03      	cmp	r3, #3
 80089d8:	d016      	beq.n	8008a08 <USBD_StdEPReq+0x150>
 80089da:	e04b      	b.n	8008a74 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089dc:	7bbb      	ldrb	r3, [r7, #14]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d00d      	beq.n	80089fe <USBD_StdEPReq+0x146>
 80089e2:	7bbb      	ldrb	r3, [r7, #14]
 80089e4:	2b80      	cmp	r3, #128	; 0x80
 80089e6:	d00a      	beq.n	80089fe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80089e8:	7bbb      	ldrb	r3, [r7, #14]
 80089ea:	4619      	mov	r1, r3
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f001 f927 	bl	8009c40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80089f2:	2180      	movs	r1, #128	; 0x80
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f001 f923 	bl	8009c40 <USBD_LL_StallEP>
 80089fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80089fc:	e040      	b.n	8008a80 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80089fe:	6839      	ldr	r1, [r7, #0]
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 fc3e 	bl	8009282 <USBD_CtlError>
              break;
 8008a06:	e03b      	b.n	8008a80 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	885b      	ldrh	r3, [r3, #2]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d136      	bne.n	8008a7e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008a10:	7bbb      	ldrb	r3, [r7, #14]
 8008a12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d004      	beq.n	8008a24 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008a1a:	7bbb      	ldrb	r3, [r7, #14]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f001 f92d 	bl	8009c7e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fcf7 	bl	8009418 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008a2a:	7bbb      	ldrb	r3, [r7, #14]
 8008a2c:	4619      	mov	r1, r3
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7ff fde2 	bl	80085f8 <USBD_CoreFindEP>
 8008a34:	4603      	mov	r3, r0
 8008a36:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a38:	7b7b      	ldrb	r3, [r7, #13]
 8008a3a:	2bff      	cmp	r3, #255	; 0xff
 8008a3c:	d01f      	beq.n	8008a7e <USBD_StdEPReq+0x1c6>
 8008a3e:	7b7b      	ldrb	r3, [r7, #13]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d11c      	bne.n	8008a7e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008a44:	7b7a      	ldrb	r2, [r7, #13]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008a4c:	7b7a      	ldrb	r2, [r7, #13]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	32ae      	adds	r2, #174	; 0xae
 8008a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d010      	beq.n	8008a7e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008a5c:	7b7a      	ldrb	r2, [r7, #13]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	32ae      	adds	r2, #174	; 0xae
 8008a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	6839      	ldr	r1, [r7, #0]
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	4798      	blx	r3
 8008a6e:	4603      	mov	r3, r0
 8008a70:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008a72:	e004      	b.n	8008a7e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fc03 	bl	8009282 <USBD_CtlError>
              break;
 8008a7c:	e000      	b.n	8008a80 <USBD_StdEPReq+0x1c8>
              break;
 8008a7e:	bf00      	nop
          }
          break;
 8008a80:	e0ab      	b.n	8008bda <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b02      	cmp	r3, #2
 8008a8c:	d002      	beq.n	8008a94 <USBD_StdEPReq+0x1dc>
 8008a8e:	2b03      	cmp	r3, #3
 8008a90:	d032      	beq.n	8008af8 <USBD_StdEPReq+0x240>
 8008a92:	e097      	b.n	8008bc4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a94:	7bbb      	ldrb	r3, [r7, #14]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d007      	beq.n	8008aaa <USBD_StdEPReq+0x1f2>
 8008a9a:	7bbb      	ldrb	r3, [r7, #14]
 8008a9c:	2b80      	cmp	r3, #128	; 0x80
 8008a9e:	d004      	beq.n	8008aaa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008aa0:	6839      	ldr	r1, [r7, #0]
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 fbed 	bl	8009282 <USBD_CtlError>
                break;
 8008aa8:	e091      	b.n	8008bce <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008aaa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	da0b      	bge.n	8008aca <USBD_StdEPReq+0x212>
 8008ab2:	7bbb      	ldrb	r3, [r7, #14]
 8008ab4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008ab8:	4613      	mov	r3, r2
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	4413      	add	r3, r2
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	3310      	adds	r3, #16
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	4413      	add	r3, r2
 8008ac6:	3304      	adds	r3, #4
 8008ac8:	e00b      	b.n	8008ae2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008aca:	7bbb      	ldrb	r3, [r7, #14]
 8008acc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4413      	add	r3, r2
 8008ad6:	009b      	lsls	r3, r3, #2
 8008ad8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	4413      	add	r3, r2
 8008ae0:	3304      	adds	r3, #4
 8008ae2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2202      	movs	r2, #2
 8008aee:	4619      	mov	r1, r3
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 fc37 	bl	8009364 <USBD_CtlSendData>
              break;
 8008af6:	e06a      	b.n	8008bce <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008af8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	da11      	bge.n	8008b24 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008b00:	7bbb      	ldrb	r3, [r7, #14]
 8008b02:	f003 020f 	and.w	r2, r3, #15
 8008b06:	6879      	ldr	r1, [r7, #4]
 8008b08:	4613      	mov	r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4413      	add	r3, r2
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	440b      	add	r3, r1
 8008b12:	3324      	adds	r3, #36	; 0x24
 8008b14:	881b      	ldrh	r3, [r3, #0]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d117      	bne.n	8008b4a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 fbb0 	bl	8009282 <USBD_CtlError>
                  break;
 8008b22:	e054      	b.n	8008bce <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008b24:	7bbb      	ldrb	r3, [r7, #14]
 8008b26:	f003 020f 	and.w	r2, r3, #15
 8008b2a:	6879      	ldr	r1, [r7, #4]
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	4413      	add	r3, r2
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	440b      	add	r3, r1
 8008b36:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008b3a:	881b      	ldrh	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d104      	bne.n	8008b4a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008b40:	6839      	ldr	r1, [r7, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fb9d 	bl	8009282 <USBD_CtlError>
                  break;
 8008b48:	e041      	b.n	8008bce <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	da0b      	bge.n	8008b6a <USBD_StdEPReq+0x2b2>
 8008b52:	7bbb      	ldrb	r3, [r7, #14]
 8008b54:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008b58:	4613      	mov	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	3310      	adds	r3, #16
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	4413      	add	r3, r2
 8008b66:	3304      	adds	r3, #4
 8008b68:	e00b      	b.n	8008b82 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b6a:	7bbb      	ldrb	r3, [r7, #14]
 8008b6c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b70:	4613      	mov	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4413      	add	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	4413      	add	r3, r2
 8008b80:	3304      	adds	r3, #4
 8008b82:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008b84:	7bbb      	ldrb	r3, [r7, #14]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d002      	beq.n	8008b90 <USBD_StdEPReq+0x2d8>
 8008b8a:	7bbb      	ldrb	r3, [r7, #14]
 8008b8c:	2b80      	cmp	r3, #128	; 0x80
 8008b8e:	d103      	bne.n	8008b98 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	2200      	movs	r2, #0
 8008b94:	601a      	str	r2, [r3, #0]
 8008b96:	e00e      	b.n	8008bb6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008b98:	7bbb      	ldrb	r3, [r7, #14]
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 f88d 	bl	8009cbc <USBD_LL_IsStallEP>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d003      	beq.n	8008bb0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	2201      	movs	r2, #1
 8008bac:	601a      	str	r2, [r3, #0]
 8008bae:	e002      	b.n	8008bb6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2202      	movs	r2, #2
 8008bba:	4619      	mov	r1, r3
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fbd1 	bl	8009364 <USBD_CtlSendData>
              break;
 8008bc2:	e004      	b.n	8008bce <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008bc4:	6839      	ldr	r1, [r7, #0]
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 fb5b 	bl	8009282 <USBD_CtlError>
              break;
 8008bcc:	bf00      	nop
          }
          break;
 8008bce:	e004      	b.n	8008bda <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008bd0:	6839      	ldr	r1, [r7, #0]
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fb55 	bl	8009282 <USBD_CtlError>
          break;
 8008bd8:	bf00      	nop
      }
      break;
 8008bda:	e005      	b.n	8008be8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008bdc:	6839      	ldr	r1, [r7, #0]
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 fb4f 	bl	8009282 <USBD_CtlError>
      break;
 8008be4:	e000      	b.n	8008be8 <USBD_StdEPReq+0x330>
      break;
 8008be6:	bf00      	nop
  }

  return ret;
 8008be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3710      	adds	r7, #16
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
	...

08008bf4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008c02:	2300      	movs	r3, #0
 8008c04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008c06:	2300      	movs	r3, #0
 8008c08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	885b      	ldrh	r3, [r3, #2]
 8008c0e:	0a1b      	lsrs	r3, r3, #8
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	3b01      	subs	r3, #1
 8008c14:	2b06      	cmp	r3, #6
 8008c16:	f200 8128 	bhi.w	8008e6a <USBD_GetDescriptor+0x276>
 8008c1a:	a201      	add	r2, pc, #4	; (adr r2, 8008c20 <USBD_GetDescriptor+0x2c>)
 8008c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c20:	08008c3d 	.word	0x08008c3d
 8008c24:	08008c55 	.word	0x08008c55
 8008c28:	08008c95 	.word	0x08008c95
 8008c2c:	08008e6b 	.word	0x08008e6b
 8008c30:	08008e6b 	.word	0x08008e6b
 8008c34:	08008e0b 	.word	0x08008e0b
 8008c38:	08008e37 	.word	0x08008e37
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	7c12      	ldrb	r2, [r2, #16]
 8008c48:	f107 0108 	add.w	r1, r7, #8
 8008c4c:	4610      	mov	r0, r2
 8008c4e:	4798      	blx	r3
 8008c50:	60f8      	str	r0, [r7, #12]
      break;
 8008c52:	e112      	b.n	8008e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	7c1b      	ldrb	r3, [r3, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d10d      	bne.n	8008c78 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c64:	f107 0208 	add.w	r2, r7, #8
 8008c68:	4610      	mov	r0, r2
 8008c6a:	4798      	blx	r3
 8008c6c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	3301      	adds	r3, #1
 8008c72:	2202      	movs	r2, #2
 8008c74:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008c76:	e100      	b.n	8008e7a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c80:	f107 0208 	add.w	r2, r7, #8
 8008c84:	4610      	mov	r0, r2
 8008c86:	4798      	blx	r3
 8008c88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	2202      	movs	r2, #2
 8008c90:	701a      	strb	r2, [r3, #0]
      break;
 8008c92:	e0f2      	b.n	8008e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	885b      	ldrh	r3, [r3, #2]
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	2b05      	cmp	r3, #5
 8008c9c:	f200 80ac 	bhi.w	8008df8 <USBD_GetDescriptor+0x204>
 8008ca0:	a201      	add	r2, pc, #4	; (adr r2, 8008ca8 <USBD_GetDescriptor+0xb4>)
 8008ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca6:	bf00      	nop
 8008ca8:	08008cc1 	.word	0x08008cc1
 8008cac:	08008cf5 	.word	0x08008cf5
 8008cb0:	08008d29 	.word	0x08008d29
 8008cb4:	08008d5d 	.word	0x08008d5d
 8008cb8:	08008d91 	.word	0x08008d91
 8008cbc:	08008dc5 	.word	0x08008dc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00b      	beq.n	8008ce4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	7c12      	ldrb	r2, [r2, #16]
 8008cd8:	f107 0108 	add.w	r1, r7, #8
 8008cdc:	4610      	mov	r0, r2
 8008cde:	4798      	blx	r3
 8008ce0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ce2:	e091      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ce4:	6839      	ldr	r1, [r7, #0]
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 facb 	bl	8009282 <USBD_CtlError>
            err++;
 8008cec:	7afb      	ldrb	r3, [r7, #11]
 8008cee:	3301      	adds	r3, #1
 8008cf0:	72fb      	strb	r3, [r7, #11]
          break;
 8008cf2:	e089      	b.n	8008e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d00b      	beq.n	8008d18 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	7c12      	ldrb	r2, [r2, #16]
 8008d0c:	f107 0108 	add.w	r1, r7, #8
 8008d10:	4610      	mov	r0, r2
 8008d12:	4798      	blx	r3
 8008d14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d16:	e077      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d18:	6839      	ldr	r1, [r7, #0]
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 fab1 	bl	8009282 <USBD_CtlError>
            err++;
 8008d20:	7afb      	ldrb	r3, [r7, #11]
 8008d22:	3301      	adds	r3, #1
 8008d24:	72fb      	strb	r3, [r7, #11]
          break;
 8008d26:	e06f      	b.n	8008e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00b      	beq.n	8008d4c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	7c12      	ldrb	r2, [r2, #16]
 8008d40:	f107 0108 	add.w	r1, r7, #8
 8008d44:	4610      	mov	r0, r2
 8008d46:	4798      	blx	r3
 8008d48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d4a:	e05d      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d4c:	6839      	ldr	r1, [r7, #0]
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fa97 	bl	8009282 <USBD_CtlError>
            err++;
 8008d54:	7afb      	ldrb	r3, [r7, #11]
 8008d56:	3301      	adds	r3, #1
 8008d58:	72fb      	strb	r3, [r7, #11]
          break;
 8008d5a:	e055      	b.n	8008e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d62:	691b      	ldr	r3, [r3, #16]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00b      	beq.n	8008d80 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	7c12      	ldrb	r2, [r2, #16]
 8008d74:	f107 0108 	add.w	r1, r7, #8
 8008d78:	4610      	mov	r0, r2
 8008d7a:	4798      	blx	r3
 8008d7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d7e:	e043      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d80:	6839      	ldr	r1, [r7, #0]
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 fa7d 	bl	8009282 <USBD_CtlError>
            err++;
 8008d88:	7afb      	ldrb	r3, [r7, #11]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	72fb      	strb	r3, [r7, #11]
          break;
 8008d8e:	e03b      	b.n	8008e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d96:	695b      	ldr	r3, [r3, #20]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00b      	beq.n	8008db4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008da2:	695b      	ldr	r3, [r3, #20]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	7c12      	ldrb	r2, [r2, #16]
 8008da8:	f107 0108 	add.w	r1, r7, #8
 8008dac:	4610      	mov	r0, r2
 8008dae:	4798      	blx	r3
 8008db0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008db2:	e029      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008db4:	6839      	ldr	r1, [r7, #0]
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 fa63 	bl	8009282 <USBD_CtlError>
            err++;
 8008dbc:	7afb      	ldrb	r3, [r7, #11]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	72fb      	strb	r3, [r7, #11]
          break;
 8008dc2:	e021      	b.n	8008e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d00b      	beq.n	8008de8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008dd6:	699b      	ldr	r3, [r3, #24]
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	7c12      	ldrb	r2, [r2, #16]
 8008ddc:	f107 0108 	add.w	r1, r7, #8
 8008de0:	4610      	mov	r0, r2
 8008de2:	4798      	blx	r3
 8008de4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008de6:	e00f      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008de8:	6839      	ldr	r1, [r7, #0]
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 fa49 	bl	8009282 <USBD_CtlError>
            err++;
 8008df0:	7afb      	ldrb	r3, [r7, #11]
 8008df2:	3301      	adds	r3, #1
 8008df4:	72fb      	strb	r3, [r7, #11]
          break;
 8008df6:	e007      	b.n	8008e08 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008df8:	6839      	ldr	r1, [r7, #0]
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fa41 	bl	8009282 <USBD_CtlError>
          err++;
 8008e00:	7afb      	ldrb	r3, [r7, #11]
 8008e02:	3301      	adds	r3, #1
 8008e04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008e06:	bf00      	nop
      }
      break;
 8008e08:	e037      	b.n	8008e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	7c1b      	ldrb	r3, [r3, #16]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d109      	bne.n	8008e26 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1a:	f107 0208 	add.w	r2, r7, #8
 8008e1e:	4610      	mov	r0, r2
 8008e20:	4798      	blx	r3
 8008e22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e24:	e029      	b.n	8008e7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008e26:	6839      	ldr	r1, [r7, #0]
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 fa2a 	bl	8009282 <USBD_CtlError>
        err++;
 8008e2e:	7afb      	ldrb	r3, [r7, #11]
 8008e30:	3301      	adds	r3, #1
 8008e32:	72fb      	strb	r3, [r7, #11]
      break;
 8008e34:	e021      	b.n	8008e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	7c1b      	ldrb	r3, [r3, #16]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10d      	bne.n	8008e5a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e46:	f107 0208 	add.w	r2, r7, #8
 8008e4a:	4610      	mov	r0, r2
 8008e4c:	4798      	blx	r3
 8008e4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	3301      	adds	r3, #1
 8008e54:	2207      	movs	r2, #7
 8008e56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e58:	e00f      	b.n	8008e7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008e5a:	6839      	ldr	r1, [r7, #0]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fa10 	bl	8009282 <USBD_CtlError>
        err++;
 8008e62:	7afb      	ldrb	r3, [r7, #11]
 8008e64:	3301      	adds	r3, #1
 8008e66:	72fb      	strb	r3, [r7, #11]
      break;
 8008e68:	e007      	b.n	8008e7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008e6a:	6839      	ldr	r1, [r7, #0]
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 fa08 	bl	8009282 <USBD_CtlError>
      err++;
 8008e72:	7afb      	ldrb	r3, [r7, #11]
 8008e74:	3301      	adds	r3, #1
 8008e76:	72fb      	strb	r3, [r7, #11]
      break;
 8008e78:	bf00      	nop
  }

  if (err != 0U)
 8008e7a:	7afb      	ldrb	r3, [r7, #11]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d11e      	bne.n	8008ebe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	88db      	ldrh	r3, [r3, #6]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d016      	beq.n	8008eb6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008e88:	893b      	ldrh	r3, [r7, #8]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00e      	beq.n	8008eac <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	88da      	ldrh	r2, [r3, #6]
 8008e92:	893b      	ldrh	r3, [r7, #8]
 8008e94:	4293      	cmp	r3, r2
 8008e96:	bf28      	it	cs
 8008e98:	4613      	movcs	r3, r2
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008e9e:	893b      	ldrh	r3, [r7, #8]
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	68f9      	ldr	r1, [r7, #12]
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fa5d 	bl	8009364 <USBD_CtlSendData>
 8008eaa:	e009      	b.n	8008ec0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008eac:	6839      	ldr	r1, [r7, #0]
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 f9e7 	bl	8009282 <USBD_CtlError>
 8008eb4:	e004      	b.n	8008ec0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 faae 	bl	8009418 <USBD_CtlSendStatus>
 8008ebc:	e000      	b.n	8008ec0 <USBD_GetDescriptor+0x2cc>
    return;
 8008ebe:	bf00      	nop
  }
}
 8008ec0:	3710      	adds	r7, #16
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop

08008ec8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	889b      	ldrh	r3, [r3, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d131      	bne.n	8008f3e <USBD_SetAddress+0x76>
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	88db      	ldrh	r3, [r3, #6]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d12d      	bne.n	8008f3e <USBD_SetAddress+0x76>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	885b      	ldrh	r3, [r3, #2]
 8008ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8008ee8:	d829      	bhi.n	8008f3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	885b      	ldrh	r3, [r3, #2]
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ef4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	2b03      	cmp	r3, #3
 8008f00:	d104      	bne.n	8008f0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008f02:	6839      	ldr	r1, [r7, #0]
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 f9bc 	bl	8009282 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f0a:	e01d      	b.n	8008f48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	7bfa      	ldrb	r2, [r7, #15]
 8008f10:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
 8008f16:	4619      	mov	r1, r3
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fefb 	bl	8009d14 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fa7a 	bl	8009418 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008f24:	7bfb      	ldrb	r3, [r7, #15]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d004      	beq.n	8008f34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2202      	movs	r2, #2
 8008f2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f32:	e009      	b.n	8008f48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f3c:	e004      	b.n	8008f48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008f3e:	6839      	ldr	r1, [r7, #0]
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f000 f99e 	bl	8009282 <USBD_CtlError>
  }
}
 8008f46:	bf00      	nop
 8008f48:	bf00      	nop
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	885b      	ldrh	r3, [r3, #2]
 8008f62:	b2da      	uxtb	r2, r3
 8008f64:	4b4e      	ldr	r3, [pc, #312]	; (80090a0 <USBD_SetConfig+0x150>)
 8008f66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008f68:	4b4d      	ldr	r3, [pc, #308]	; (80090a0 <USBD_SetConfig+0x150>)
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d905      	bls.n	8008f7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008f70:	6839      	ldr	r1, [r7, #0]
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f985 	bl	8009282 <USBD_CtlError>
    return USBD_FAIL;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e08c      	b.n	8009096 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b02      	cmp	r3, #2
 8008f86:	d002      	beq.n	8008f8e <USBD_SetConfig+0x3e>
 8008f88:	2b03      	cmp	r3, #3
 8008f8a:	d029      	beq.n	8008fe0 <USBD_SetConfig+0x90>
 8008f8c:	e075      	b.n	800907a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008f8e:	4b44      	ldr	r3, [pc, #272]	; (80090a0 <USBD_SetConfig+0x150>)
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d020      	beq.n	8008fd8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008f96:	4b42      	ldr	r3, [pc, #264]	; (80090a0 <USBD_SetConfig+0x150>)
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008fa0:	4b3f      	ldr	r3, [pc, #252]	; (80090a0 <USBD_SetConfig+0x150>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7fe ffe7 	bl	8007f7a <USBD_SetClassConfig>
 8008fac:	4603      	mov	r3, r0
 8008fae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008fb0:	7bfb      	ldrb	r3, [r7, #15]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d008      	beq.n	8008fc8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008fb6:	6839      	ldr	r1, [r7, #0]
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 f962 	bl	8009282 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2202      	movs	r2, #2
 8008fc2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008fc6:	e065      	b.n	8009094 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 fa25 	bl	8009418 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2203      	movs	r2, #3
 8008fd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008fd6:	e05d      	b.n	8009094 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fa1d 	bl	8009418 <USBD_CtlSendStatus>
      break;
 8008fde:	e059      	b.n	8009094 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008fe0:	4b2f      	ldr	r3, [pc, #188]	; (80090a0 <USBD_SetConfig+0x150>)
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d112      	bne.n	800900e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2202      	movs	r2, #2
 8008fec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008ff0:	4b2b      	ldr	r3, [pc, #172]	; (80090a0 <USBD_SetConfig+0x150>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008ffa:	4b29      	ldr	r3, [pc, #164]	; (80090a0 <USBD_SetConfig+0x150>)
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	4619      	mov	r1, r3
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f7fe ffd6 	bl	8007fb2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fa06 	bl	8009418 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800900c:	e042      	b.n	8009094 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800900e:	4b24      	ldr	r3, [pc, #144]	; (80090a0 <USBD_SetConfig+0x150>)
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	461a      	mov	r2, r3
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	429a      	cmp	r2, r3
 800901a:	d02a      	beq.n	8009072 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	b2db      	uxtb	r3, r3
 8009022:	4619      	mov	r1, r3
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f7fe ffc4 	bl	8007fb2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800902a:	4b1d      	ldr	r3, [pc, #116]	; (80090a0 <USBD_SetConfig+0x150>)
 800902c:	781b      	ldrb	r3, [r3, #0]
 800902e:	461a      	mov	r2, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009034:	4b1a      	ldr	r3, [pc, #104]	; (80090a0 <USBD_SetConfig+0x150>)
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f7fe ff9d 	bl	8007f7a <USBD_SetClassConfig>
 8009040:	4603      	mov	r3, r0
 8009042:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009044:	7bfb      	ldrb	r3, [r7, #15]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d00f      	beq.n	800906a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800904a:	6839      	ldr	r1, [r7, #0]
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 f918 	bl	8009282 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	b2db      	uxtb	r3, r3
 8009058:	4619      	mov	r1, r3
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f7fe ffa9 	bl	8007fb2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2202      	movs	r2, #2
 8009064:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009068:	e014      	b.n	8009094 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 f9d4 	bl	8009418 <USBD_CtlSendStatus>
      break;
 8009070:	e010      	b.n	8009094 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f9d0 	bl	8009418 <USBD_CtlSendStatus>
      break;
 8009078:	e00c      	b.n	8009094 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800907a:	6839      	ldr	r1, [r7, #0]
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f900 	bl	8009282 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009082:	4b07      	ldr	r3, [pc, #28]	; (80090a0 <USBD_SetConfig+0x150>)
 8009084:	781b      	ldrb	r3, [r3, #0]
 8009086:	4619      	mov	r1, r3
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f7fe ff92 	bl	8007fb2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800908e:	2303      	movs	r3, #3
 8009090:	73fb      	strb	r3, [r7, #15]
      break;
 8009092:	bf00      	nop
  }

  return ret;
 8009094:	7bfb      	ldrb	r3, [r7, #15]
}
 8009096:	4618      	mov	r0, r3
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	200007a8 	.word	0x200007a8

080090a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	88db      	ldrh	r3, [r3, #6]
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d004      	beq.n	80090c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80090b6:	6839      	ldr	r1, [r7, #0]
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 f8e2 	bl	8009282 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80090be:	e023      	b.n	8009108 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	2b02      	cmp	r3, #2
 80090ca:	dc02      	bgt.n	80090d2 <USBD_GetConfig+0x2e>
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	dc03      	bgt.n	80090d8 <USBD_GetConfig+0x34>
 80090d0:	e015      	b.n	80090fe <USBD_GetConfig+0x5a>
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d00b      	beq.n	80090ee <USBD_GetConfig+0x4a>
 80090d6:	e012      	b.n	80090fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	3308      	adds	r3, #8
 80090e2:	2201      	movs	r2, #1
 80090e4:	4619      	mov	r1, r3
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f93c 	bl	8009364 <USBD_CtlSendData>
        break;
 80090ec:	e00c      	b.n	8009108 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	3304      	adds	r3, #4
 80090f2:	2201      	movs	r2, #1
 80090f4:	4619      	mov	r1, r3
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f934 	bl	8009364 <USBD_CtlSendData>
        break;
 80090fc:	e004      	b.n	8009108 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f8be 	bl	8009282 <USBD_CtlError>
        break;
 8009106:	bf00      	nop
}
 8009108:	bf00      	nop
 800910a:	3708      	adds	r7, #8
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009120:	b2db      	uxtb	r3, r3
 8009122:	3b01      	subs	r3, #1
 8009124:	2b02      	cmp	r3, #2
 8009126:	d81e      	bhi.n	8009166 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	88db      	ldrh	r3, [r3, #6]
 800912c:	2b02      	cmp	r3, #2
 800912e:	d004      	beq.n	800913a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009130:	6839      	ldr	r1, [r7, #0]
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 f8a5 	bl	8009282 <USBD_CtlError>
        break;
 8009138:	e01a      	b.n	8009170 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2201      	movs	r2, #1
 800913e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009146:	2b00      	cmp	r3, #0
 8009148:	d005      	beq.n	8009156 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	f043 0202 	orr.w	r2, r3, #2
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	330c      	adds	r3, #12
 800915a:	2202      	movs	r2, #2
 800915c:	4619      	mov	r1, r3
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 f900 	bl	8009364 <USBD_CtlSendData>
      break;
 8009164:	e004      	b.n	8009170 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009166:	6839      	ldr	r1, [r7, #0]
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 f88a 	bl	8009282 <USBD_CtlError>
      break;
 800916e:	bf00      	nop
  }
}
 8009170:	bf00      	nop
 8009172:	3708      	adds	r7, #8
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b082      	sub	sp, #8
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	885b      	ldrh	r3, [r3, #2]
 8009186:	2b01      	cmp	r3, #1
 8009188:	d107      	bne.n	800919a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2201      	movs	r2, #1
 800918e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 f940 	bl	8009418 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009198:	e013      	b.n	80091c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	885b      	ldrh	r3, [r3, #2]
 800919e:	2b02      	cmp	r3, #2
 80091a0:	d10b      	bne.n	80091ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	889b      	ldrh	r3, [r3, #4]
 80091a6:	0a1b      	lsrs	r3, r3, #8
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	b2da      	uxtb	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f930 	bl	8009418 <USBD_CtlSendStatus>
}
 80091b8:	e003      	b.n	80091c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80091ba:	6839      	ldr	r1, [r7, #0]
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 f860 	bl	8009282 <USBD_CtlError>
}
 80091c2:	bf00      	nop
 80091c4:	3708      	adds	r7, #8
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b082      	sub	sp, #8
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	6078      	str	r0, [r7, #4]
 80091d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	3b01      	subs	r3, #1
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d80b      	bhi.n	80091fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	885b      	ldrh	r3, [r3, #2]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d10c      	bne.n	8009204 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 f910 	bl	8009418 <USBD_CtlSendStatus>
      }
      break;
 80091f8:	e004      	b.n	8009204 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80091fa:	6839      	ldr	r1, [r7, #0]
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f000 f840 	bl	8009282 <USBD_CtlError>
      break;
 8009202:	e000      	b.n	8009206 <USBD_ClrFeature+0x3c>
      break;
 8009204:	bf00      	nop
  }
}
 8009206:	bf00      	nop
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b084      	sub	sp, #16
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	781a      	ldrb	r2, [r3, #0]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	3301      	adds	r3, #1
 8009228:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	781a      	ldrb	r2, [r3, #0]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	3301      	adds	r3, #1
 8009236:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f7ff fa41 	bl	80086c0 <SWAPBYTE>
 800923e:	4603      	mov	r3, r0
 8009240:	461a      	mov	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	3301      	adds	r3, #1
 800924a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	3301      	adds	r3, #1
 8009250:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f7ff fa34 	bl	80086c0 <SWAPBYTE>
 8009258:	4603      	mov	r3, r0
 800925a:	461a      	mov	r2, r3
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	3301      	adds	r3, #1
 8009264:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	3301      	adds	r3, #1
 800926a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800926c:	68f8      	ldr	r0, [r7, #12]
 800926e:	f7ff fa27 	bl	80086c0 <SWAPBYTE>
 8009272:	4603      	mov	r3, r0
 8009274:	461a      	mov	r2, r3
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	80da      	strh	r2, [r3, #6]
}
 800927a:	bf00      	nop
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b082      	sub	sp, #8
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800928c:	2180      	movs	r1, #128	; 0x80
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 fcd6 	bl	8009c40 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009294:	2100      	movs	r1, #0
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 fcd2 	bl	8009c40 <USBD_LL_StallEP>
}
 800929c:	bf00      	nop
 800929e:	3708      	adds	r7, #8
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b086      	sub	sp, #24
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	60b9      	str	r1, [r7, #8]
 80092ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80092b0:	2300      	movs	r3, #0
 80092b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d036      	beq.n	8009328 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80092be:	6938      	ldr	r0, [r7, #16]
 80092c0:	f000 f836 	bl	8009330 <USBD_GetLen>
 80092c4:	4603      	mov	r3, r0
 80092c6:	3301      	adds	r3, #1
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	005b      	lsls	r3, r3, #1
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80092d2:	7dfb      	ldrb	r3, [r7, #23]
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	4413      	add	r3, r2
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	7812      	ldrb	r2, [r2, #0]
 80092dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80092de:	7dfb      	ldrb	r3, [r7, #23]
 80092e0:	3301      	adds	r3, #1
 80092e2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80092e4:	7dfb      	ldrb	r3, [r7, #23]
 80092e6:	68ba      	ldr	r2, [r7, #8]
 80092e8:	4413      	add	r3, r2
 80092ea:	2203      	movs	r2, #3
 80092ec:	701a      	strb	r2, [r3, #0]
  idx++;
 80092ee:	7dfb      	ldrb	r3, [r7, #23]
 80092f0:	3301      	adds	r3, #1
 80092f2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80092f4:	e013      	b.n	800931e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80092f6:	7dfb      	ldrb	r3, [r7, #23]
 80092f8:	68ba      	ldr	r2, [r7, #8]
 80092fa:	4413      	add	r3, r2
 80092fc:	693a      	ldr	r2, [r7, #16]
 80092fe:	7812      	ldrb	r2, [r2, #0]
 8009300:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	3301      	adds	r3, #1
 8009306:	613b      	str	r3, [r7, #16]
    idx++;
 8009308:	7dfb      	ldrb	r3, [r7, #23]
 800930a:	3301      	adds	r3, #1
 800930c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800930e:	7dfb      	ldrb	r3, [r7, #23]
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	4413      	add	r3, r2
 8009314:	2200      	movs	r2, #0
 8009316:	701a      	strb	r2, [r3, #0]
    idx++;
 8009318:	7dfb      	ldrb	r3, [r7, #23]
 800931a:	3301      	adds	r3, #1
 800931c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d1e7      	bne.n	80092f6 <USBD_GetString+0x52>
 8009326:	e000      	b.n	800932a <USBD_GetString+0x86>
    return;
 8009328:	bf00      	nop
  }
}
 800932a:	3718      	adds	r7, #24
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009330:	b480      	push	{r7}
 8009332:	b085      	sub	sp, #20
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009338:	2300      	movs	r3, #0
 800933a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009340:	e005      	b.n	800934e <USBD_GetLen+0x1e>
  {
    len++;
 8009342:	7bfb      	ldrb	r3, [r7, #15]
 8009344:	3301      	adds	r3, #1
 8009346:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	3301      	adds	r3, #1
 800934c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1f5      	bne.n	8009342 <USBD_GetLen+0x12>
  }

  return len;
 8009356:	7bfb      	ldrb	r3, [r7, #15]
}
 8009358:	4618      	mov	r0, r3
 800935a:	3714      	adds	r7, #20
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2202      	movs	r2, #2
 8009374:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	68ba      	ldr	r2, [r7, #8]
 8009388:	2100      	movs	r1, #0
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f000 fce1 	bl	8009d52 <USBD_LL_Transmit>

  return USBD_OK;
 8009390:	2300      	movs	r3, #0
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b084      	sub	sp, #16
 800939e:	af00      	add	r7, sp, #0
 80093a0:	60f8      	str	r0, [r7, #12]
 80093a2:	60b9      	str	r1, [r7, #8]
 80093a4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	2100      	movs	r1, #0
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f000 fcd0 	bl	8009d52 <USBD_LL_Transmit>

  return USBD_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3710      	adds	r7, #16
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2203      	movs	r2, #3
 80093cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	68ba      	ldr	r2, [r7, #8]
 80093e4:	2100      	movs	r1, #0
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	f000 fcd4 	bl	8009d94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b084      	sub	sp, #16
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	60f8      	str	r0, [r7, #12]
 80093fe:	60b9      	str	r1, [r7, #8]
 8009400:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	68ba      	ldr	r2, [r7, #8]
 8009406:	2100      	movs	r1, #0
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f000 fcc3 	bl	8009d94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b082      	sub	sp, #8
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2204      	movs	r2, #4
 8009424:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009428:	2300      	movs	r3, #0
 800942a:	2200      	movs	r2, #0
 800942c:	2100      	movs	r1, #0
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 fc8f 	bl	8009d52 <USBD_LL_Transmit>

  return USBD_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b082      	sub	sp, #8
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2205      	movs	r2, #5
 800944a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800944e:	2300      	movs	r3, #0
 8009450:	2200      	movs	r2, #0
 8009452:	2100      	movs	r1, #0
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fc9d 	bl	8009d94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800945a:	2300      	movs	r3, #0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3708      	adds	r7, #8
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009468:	2200      	movs	r2, #0
 800946a:	4912      	ldr	r1, [pc, #72]	; (80094b4 <MX_USB_DEVICE_Init+0x50>)
 800946c:	4812      	ldr	r0, [pc, #72]	; (80094b8 <MX_USB_DEVICE_Init+0x54>)
 800946e:	f7fe fd07 	bl	8007e80 <USBD_Init>
 8009472:	4603      	mov	r3, r0
 8009474:	2b00      	cmp	r3, #0
 8009476:	d001      	beq.n	800947c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009478:	f7f7 fd2a 	bl	8000ed0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800947c:	490f      	ldr	r1, [pc, #60]	; (80094bc <MX_USB_DEVICE_Init+0x58>)
 800947e:	480e      	ldr	r0, [pc, #56]	; (80094b8 <MX_USB_DEVICE_Init+0x54>)
 8009480:	f7fe fd2e 	bl	8007ee0 <USBD_RegisterClass>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d001      	beq.n	800948e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800948a:	f7f7 fd21 	bl	8000ed0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800948e:	490c      	ldr	r1, [pc, #48]	; (80094c0 <MX_USB_DEVICE_Init+0x5c>)
 8009490:	4809      	ldr	r0, [pc, #36]	; (80094b8 <MX_USB_DEVICE_Init+0x54>)
 8009492:	f7fe fc1f 	bl	8007cd4 <USBD_CDC_RegisterInterface>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d001      	beq.n	80094a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800949c:	f7f7 fd18 	bl	8000ed0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80094a0:	4805      	ldr	r0, [pc, #20]	; (80094b8 <MX_USB_DEVICE_Init+0x54>)
 80094a2:	f7fe fd53 	bl	8007f4c <USBD_Start>
 80094a6:	4603      	mov	r3, r0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d001      	beq.n	80094b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80094ac:	f7f7 fd10 	bl	8000ed0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80094b0:	bf00      	nop
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	200000ac 	.word	0x200000ac
 80094b8:	200007ac 	.word	0x200007ac
 80094bc:	20000018 	.word	0x20000018
 80094c0:	20000098 	.word	0x20000098

080094c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80094c8:	2200      	movs	r2, #0
 80094ca:	4905      	ldr	r1, [pc, #20]	; (80094e0 <CDC_Init_FS+0x1c>)
 80094cc:	4805      	ldr	r0, [pc, #20]	; (80094e4 <CDC_Init_FS+0x20>)
 80094ce:	f7fe fc1b 	bl	8007d08 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80094d2:	4905      	ldr	r1, [pc, #20]	; (80094e8 <CDC_Init_FS+0x24>)
 80094d4:	4803      	ldr	r0, [pc, #12]	; (80094e4 <CDC_Init_FS+0x20>)
 80094d6:	f7fe fc39 	bl	8007d4c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80094da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80094dc:	4618      	mov	r0, r3
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	20001288 	.word	0x20001288
 80094e4:	200007ac 	.word	0x200007ac
 80094e8:	20000a88 	.word	0x20000a88

080094ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80094ec:	b480      	push	{r7}
 80094ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80094f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b083      	sub	sp, #12
 8009500:	af00      	add	r7, sp, #0
 8009502:	4603      	mov	r3, r0
 8009504:	6039      	str	r1, [r7, #0]
 8009506:	71fb      	strb	r3, [r7, #7]
 8009508:	4613      	mov	r3, r2
 800950a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800950c:	79fb      	ldrb	r3, [r7, #7]
 800950e:	2b23      	cmp	r3, #35	; 0x23
 8009510:	d84a      	bhi.n	80095a8 <CDC_Control_FS+0xac>
 8009512:	a201      	add	r2, pc, #4	; (adr r2, 8009518 <CDC_Control_FS+0x1c>)
 8009514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009518:	080095a9 	.word	0x080095a9
 800951c:	080095a9 	.word	0x080095a9
 8009520:	080095a9 	.word	0x080095a9
 8009524:	080095a9 	.word	0x080095a9
 8009528:	080095a9 	.word	0x080095a9
 800952c:	080095a9 	.word	0x080095a9
 8009530:	080095a9 	.word	0x080095a9
 8009534:	080095a9 	.word	0x080095a9
 8009538:	080095a9 	.word	0x080095a9
 800953c:	080095a9 	.word	0x080095a9
 8009540:	080095a9 	.word	0x080095a9
 8009544:	080095a9 	.word	0x080095a9
 8009548:	080095a9 	.word	0x080095a9
 800954c:	080095a9 	.word	0x080095a9
 8009550:	080095a9 	.word	0x080095a9
 8009554:	080095a9 	.word	0x080095a9
 8009558:	080095a9 	.word	0x080095a9
 800955c:	080095a9 	.word	0x080095a9
 8009560:	080095a9 	.word	0x080095a9
 8009564:	080095a9 	.word	0x080095a9
 8009568:	080095a9 	.word	0x080095a9
 800956c:	080095a9 	.word	0x080095a9
 8009570:	080095a9 	.word	0x080095a9
 8009574:	080095a9 	.word	0x080095a9
 8009578:	080095a9 	.word	0x080095a9
 800957c:	080095a9 	.word	0x080095a9
 8009580:	080095a9 	.word	0x080095a9
 8009584:	080095a9 	.word	0x080095a9
 8009588:	080095a9 	.word	0x080095a9
 800958c:	080095a9 	.word	0x080095a9
 8009590:	080095a9 	.word	0x080095a9
 8009594:	080095a9 	.word	0x080095a9
 8009598:	080095a9 	.word	0x080095a9
 800959c:	080095a9 	.word	0x080095a9
 80095a0:	080095a9 	.word	0x080095a9
 80095a4:	080095a9 	.word	0x080095a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80095a8:	bf00      	nop
  }

  return (USBD_OK);
 80095aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b082      	sub	sp, #8
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80095c2:	6879      	ldr	r1, [r7, #4]
 80095c4:	4805      	ldr	r0, [pc, #20]	; (80095dc <CDC_Receive_FS+0x24>)
 80095c6:	f7fe fbc1 	bl	8007d4c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80095ca:	4804      	ldr	r0, [pc, #16]	; (80095dc <CDC_Receive_FS+0x24>)
 80095cc:	f7fe fc22 	bl	8007e14 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80095d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3708      	adds	r7, #8
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	200007ac 	.word	0x200007ac

080095e0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	460b      	mov	r3, r1
 80095ea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80095ec:	2300      	movs	r3, #0
 80095ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80095f0:	4b0d      	ldr	r3, [pc, #52]	; (8009628 <CDC_Transmit_FS+0x48>)
 80095f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d001      	beq.n	8009606 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009602:	2301      	movs	r3, #1
 8009604:	e00b      	b.n	800961e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009606:	887b      	ldrh	r3, [r7, #2]
 8009608:	461a      	mov	r2, r3
 800960a:	6879      	ldr	r1, [r7, #4]
 800960c:	4806      	ldr	r0, [pc, #24]	; (8009628 <CDC_Transmit_FS+0x48>)
 800960e:	f7fe fb7b 	bl	8007d08 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009612:	4805      	ldr	r0, [pc, #20]	; (8009628 <CDC_Transmit_FS+0x48>)
 8009614:	f7fe fbb8 	bl	8007d88 <USBD_CDC_TransmitPacket>
 8009618:	4603      	mov	r3, r0
 800961a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800961c:	7bfb      	ldrb	r3, [r7, #15]
}
 800961e:	4618      	mov	r0, r3
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	200007ac 	.word	0x200007ac

0800962c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800962c:	b480      	push	{r7}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	4613      	mov	r3, r2
 8009638:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800963a:	2300      	movs	r3, #0
 800963c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800963e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009642:	4618      	mov	r0, r3
 8009644:	371c      	adds	r7, #28
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr
	...

08009650 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009650:	b480      	push	{r7}
 8009652:	b083      	sub	sp, #12
 8009654:	af00      	add	r7, sp, #0
 8009656:	4603      	mov	r3, r0
 8009658:	6039      	str	r1, [r7, #0]
 800965a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	2212      	movs	r2, #18
 8009660:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009662:	4b03      	ldr	r3, [pc, #12]	; (8009670 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009664:	4618      	mov	r0, r3
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr
 8009670:	200000c8 	.word	0x200000c8

08009674 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	4603      	mov	r3, r0
 800967c:	6039      	str	r1, [r7, #0]
 800967e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	2204      	movs	r2, #4
 8009684:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009686:	4b03      	ldr	r3, [pc, #12]	; (8009694 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009688:	4618      	mov	r0, r3
 800968a:	370c      	adds	r7, #12
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr
 8009694:	200000dc 	.word	0x200000dc

08009698 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b082      	sub	sp, #8
 800969c:	af00      	add	r7, sp, #0
 800969e:	4603      	mov	r3, r0
 80096a0:	6039      	str	r1, [r7, #0]
 80096a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80096a4:	79fb      	ldrb	r3, [r7, #7]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d105      	bne.n	80096b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80096aa:	683a      	ldr	r2, [r7, #0]
 80096ac:	4907      	ldr	r1, [pc, #28]	; (80096cc <USBD_FS_ProductStrDescriptor+0x34>)
 80096ae:	4808      	ldr	r0, [pc, #32]	; (80096d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80096b0:	f7ff fdf8 	bl	80092a4 <USBD_GetString>
 80096b4:	e004      	b.n	80096c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	4904      	ldr	r1, [pc, #16]	; (80096cc <USBD_FS_ProductStrDescriptor+0x34>)
 80096ba:	4805      	ldr	r0, [pc, #20]	; (80096d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80096bc:	f7ff fdf2 	bl	80092a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80096c0:	4b02      	ldr	r3, [pc, #8]	; (80096cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3708      	adds	r7, #8
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	20001a88 	.word	0x20001a88
 80096d0:	0800a984 	.word	0x0800a984

080096d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	6039      	str	r1, [r7, #0]
 80096de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80096e0:	683a      	ldr	r2, [r7, #0]
 80096e2:	4904      	ldr	r1, [pc, #16]	; (80096f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80096e4:	4804      	ldr	r0, [pc, #16]	; (80096f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80096e6:	f7ff fddd 	bl	80092a4 <USBD_GetString>
  return USBD_StrDesc;
 80096ea:	4b02      	ldr	r3, [pc, #8]	; (80096f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3708      	adds	r7, #8
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	20001a88 	.word	0x20001a88
 80096f8:	0800a990 	.word	0x0800a990

080096fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
 8009702:	4603      	mov	r3, r0
 8009704:	6039      	str	r1, [r7, #0]
 8009706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	221a      	movs	r2, #26
 800970c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800970e:	f000 f843 	bl	8009798 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009712:	4b02      	ldr	r3, [pc, #8]	; (800971c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009714:	4618      	mov	r0, r3
 8009716:	3708      	adds	r7, #8
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	200000e0 	.word	0x200000e0

08009720 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	4603      	mov	r3, r0
 8009728:	6039      	str	r1, [r7, #0]
 800972a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800972c:	79fb      	ldrb	r3, [r7, #7]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d105      	bne.n	800973e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009732:	683a      	ldr	r2, [r7, #0]
 8009734:	4907      	ldr	r1, [pc, #28]	; (8009754 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009736:	4808      	ldr	r0, [pc, #32]	; (8009758 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009738:	f7ff fdb4 	bl	80092a4 <USBD_GetString>
 800973c:	e004      	b.n	8009748 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800973e:	683a      	ldr	r2, [r7, #0]
 8009740:	4904      	ldr	r1, [pc, #16]	; (8009754 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009742:	4805      	ldr	r0, [pc, #20]	; (8009758 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009744:	f7ff fdae 	bl	80092a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009748:	4b02      	ldr	r3, [pc, #8]	; (8009754 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800974a:	4618      	mov	r0, r3
 800974c:	3708      	adds	r7, #8
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	20001a88 	.word	0x20001a88
 8009758:	0800a9a4 	.word	0x0800a9a4

0800975c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b082      	sub	sp, #8
 8009760:	af00      	add	r7, sp, #0
 8009762:	4603      	mov	r3, r0
 8009764:	6039      	str	r1, [r7, #0]
 8009766:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009768:	79fb      	ldrb	r3, [r7, #7]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d105      	bne.n	800977a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	4907      	ldr	r1, [pc, #28]	; (8009790 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009772:	4808      	ldr	r0, [pc, #32]	; (8009794 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009774:	f7ff fd96 	bl	80092a4 <USBD_GetString>
 8009778:	e004      	b.n	8009784 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	4904      	ldr	r1, [pc, #16]	; (8009790 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800977e:	4805      	ldr	r0, [pc, #20]	; (8009794 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009780:	f7ff fd90 	bl	80092a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009784:	4b02      	ldr	r3, [pc, #8]	; (8009790 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009786:	4618      	mov	r0, r3
 8009788:	3708      	adds	r7, #8
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	20001a88 	.word	0x20001a88
 8009794:	0800a9b0 	.word	0x0800a9b0

08009798 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800979e:	4b0f      	ldr	r3, [pc, #60]	; (80097dc <Get_SerialNum+0x44>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80097a4:	4b0e      	ldr	r3, [pc, #56]	; (80097e0 <Get_SerialNum+0x48>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80097aa:	4b0e      	ldr	r3, [pc, #56]	; (80097e4 <Get_SerialNum+0x4c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4413      	add	r3, r2
 80097b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d009      	beq.n	80097d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80097be:	2208      	movs	r2, #8
 80097c0:	4909      	ldr	r1, [pc, #36]	; (80097e8 <Get_SerialNum+0x50>)
 80097c2:	68f8      	ldr	r0, [r7, #12]
 80097c4:	f000 f814 	bl	80097f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80097c8:	2204      	movs	r2, #4
 80097ca:	4908      	ldr	r1, [pc, #32]	; (80097ec <Get_SerialNum+0x54>)
 80097cc:	68b8      	ldr	r0, [r7, #8]
 80097ce:	f000 f80f 	bl	80097f0 <IntToUnicode>
  }
}
 80097d2:	bf00      	nop
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	1fff7a10 	.word	0x1fff7a10
 80097e0:	1fff7a14 	.word	0x1fff7a14
 80097e4:	1fff7a18 	.word	0x1fff7a18
 80097e8:	200000e2 	.word	0x200000e2
 80097ec:	200000f2 	.word	0x200000f2

080097f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b087      	sub	sp, #28
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	4613      	mov	r3, r2
 80097fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80097fe:	2300      	movs	r3, #0
 8009800:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009802:	2300      	movs	r3, #0
 8009804:	75fb      	strb	r3, [r7, #23]
 8009806:	e027      	b.n	8009858 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	0f1b      	lsrs	r3, r3, #28
 800980c:	2b09      	cmp	r3, #9
 800980e:	d80b      	bhi.n	8009828 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	0f1b      	lsrs	r3, r3, #28
 8009814:	b2da      	uxtb	r2, r3
 8009816:	7dfb      	ldrb	r3, [r7, #23]
 8009818:	005b      	lsls	r3, r3, #1
 800981a:	4619      	mov	r1, r3
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	440b      	add	r3, r1
 8009820:	3230      	adds	r2, #48	; 0x30
 8009822:	b2d2      	uxtb	r2, r2
 8009824:	701a      	strb	r2, [r3, #0]
 8009826:	e00a      	b.n	800983e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	0f1b      	lsrs	r3, r3, #28
 800982c:	b2da      	uxtb	r2, r3
 800982e:	7dfb      	ldrb	r3, [r7, #23]
 8009830:	005b      	lsls	r3, r3, #1
 8009832:	4619      	mov	r1, r3
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	440b      	add	r3, r1
 8009838:	3237      	adds	r2, #55	; 0x37
 800983a:	b2d2      	uxtb	r2, r2
 800983c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	011b      	lsls	r3, r3, #4
 8009842:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009844:	7dfb      	ldrb	r3, [r7, #23]
 8009846:	005b      	lsls	r3, r3, #1
 8009848:	3301      	adds	r3, #1
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	4413      	add	r3, r2
 800984e:	2200      	movs	r2, #0
 8009850:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009852:	7dfb      	ldrb	r3, [r7, #23]
 8009854:	3301      	adds	r3, #1
 8009856:	75fb      	strb	r3, [r7, #23]
 8009858:	7dfa      	ldrb	r2, [r7, #23]
 800985a:	79fb      	ldrb	r3, [r7, #7]
 800985c:	429a      	cmp	r2, r3
 800985e:	d3d3      	bcc.n	8009808 <IntToUnicode+0x18>
  }
}
 8009860:	bf00      	nop
 8009862:	bf00      	nop
 8009864:	371c      	adds	r7, #28
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
	...

08009870 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b08a      	sub	sp, #40	; 0x28
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009878:	f107 0314 	add.w	r3, r7, #20
 800987c:	2200      	movs	r2, #0
 800987e:	601a      	str	r2, [r3, #0]
 8009880:	605a      	str	r2, [r3, #4]
 8009882:	609a      	str	r2, [r3, #8]
 8009884:	60da      	str	r2, [r3, #12]
 8009886:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009890:	d13a      	bne.n	8009908 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009892:	2300      	movs	r3, #0
 8009894:	613b      	str	r3, [r7, #16]
 8009896:	4b1e      	ldr	r3, [pc, #120]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 8009898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800989a:	4a1d      	ldr	r2, [pc, #116]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 800989c:	f043 0301 	orr.w	r3, r3, #1
 80098a0:	6313      	str	r3, [r2, #48]	; 0x30
 80098a2:	4b1b      	ldr	r3, [pc, #108]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 80098a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098a6:	f003 0301 	and.w	r3, r3, #1
 80098aa:	613b      	str	r3, [r7, #16]
 80098ac:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80098ae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80098b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80098b4:	2302      	movs	r3, #2
 80098b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098b8:	2300      	movs	r3, #0
 80098ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80098bc:	2303      	movs	r3, #3
 80098be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80098c0:	230a      	movs	r3, #10
 80098c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80098c4:	f107 0314 	add.w	r3, r7, #20
 80098c8:	4619      	mov	r1, r3
 80098ca:	4812      	ldr	r0, [pc, #72]	; (8009914 <HAL_PCD_MspInit+0xa4>)
 80098cc:	f7f8 fac8 	bl	8001e60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80098d0:	4b0f      	ldr	r3, [pc, #60]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 80098d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098d4:	4a0e      	ldr	r2, [pc, #56]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 80098d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098da:	6353      	str	r3, [r2, #52]	; 0x34
 80098dc:	2300      	movs	r3, #0
 80098de:	60fb      	str	r3, [r7, #12]
 80098e0:	4b0b      	ldr	r3, [pc, #44]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 80098e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098e4:	4a0a      	ldr	r2, [pc, #40]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 80098e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80098ea:	6453      	str	r3, [r2, #68]	; 0x44
 80098ec:	4b08      	ldr	r3, [pc, #32]	; (8009910 <HAL_PCD_MspInit+0xa0>)
 80098ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098f4:	60fb      	str	r3, [r7, #12]
 80098f6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80098f8:	2200      	movs	r2, #0
 80098fa:	2100      	movs	r1, #0
 80098fc:	2043      	movs	r0, #67	; 0x43
 80098fe:	f7f7 fe76 	bl	80015ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009902:	2043      	movs	r0, #67	; 0x43
 8009904:	f7f7 fe8f 	bl	8001626 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009908:	bf00      	nop
 800990a:	3728      	adds	r7, #40	; 0x28
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}
 8009910:	40023800 	.word	0x40023800
 8009914:	40020000 	.word	0x40020000

08009918 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b082      	sub	sp, #8
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800992c:	4619      	mov	r1, r3
 800992e:	4610      	mov	r0, r2
 8009930:	f7fe fb59 	bl	8007fe6 <USBD_LL_SetupStage>
}
 8009934:	bf00      	nop
 8009936:	3708      	adds	r7, #8
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}

0800993c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	460b      	mov	r3, r1
 8009946:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800994e:	78fa      	ldrb	r2, [r7, #3]
 8009950:	6879      	ldr	r1, [r7, #4]
 8009952:	4613      	mov	r3, r2
 8009954:	00db      	lsls	r3, r3, #3
 8009956:	4413      	add	r3, r2
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	440b      	add	r3, r1
 800995c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	78fb      	ldrb	r3, [r7, #3]
 8009964:	4619      	mov	r1, r3
 8009966:	f7fe fb93 	bl	8008090 <USBD_LL_DataOutStage>
}
 800996a:	bf00      	nop
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b082      	sub	sp, #8
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
 800997a:	460b      	mov	r3, r1
 800997c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009984:	78fa      	ldrb	r2, [r7, #3]
 8009986:	6879      	ldr	r1, [r7, #4]
 8009988:	4613      	mov	r3, r2
 800998a:	00db      	lsls	r3, r3, #3
 800998c:	4413      	add	r3, r2
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	440b      	add	r3, r1
 8009992:	334c      	adds	r3, #76	; 0x4c
 8009994:	681a      	ldr	r2, [r3, #0]
 8009996:	78fb      	ldrb	r3, [r7, #3]
 8009998:	4619      	mov	r1, r3
 800999a:	f7fe fc2c 	bl	80081f6 <USBD_LL_DataInStage>
}
 800999e:	bf00      	nop
 80099a0:	3708      	adds	r7, #8
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b082      	sub	sp, #8
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7fe fd60 	bl	800847a <USBD_LL_SOF>
}
 80099ba:	bf00      	nop
 80099bc:	3708      	adds	r7, #8
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b084      	sub	sp, #16
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80099ca:	2301      	movs	r3, #1
 80099cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	68db      	ldr	r3, [r3, #12]
 80099d2:	2b02      	cmp	r3, #2
 80099d4:	d001      	beq.n	80099da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80099d6:	f7f7 fa7b 	bl	8000ed0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80099e0:	7bfa      	ldrb	r2, [r7, #15]
 80099e2:	4611      	mov	r1, r2
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7fe fd0a 	bl	80083fe <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7fe fcb2 	bl	800835a <USBD_LL_Reset>
}
 80099f6:	bf00      	nop
 80099f8:	3710      	adds	r7, #16
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
	...

08009a00 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f7fe fd05 	bl	800841e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	6812      	ldr	r2, [r2, #0]
 8009a22:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009a26:	f043 0301 	orr.w	r3, r3, #1
 8009a2a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6a1b      	ldr	r3, [r3, #32]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d005      	beq.n	8009a40 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009a34:	4b04      	ldr	r3, [pc, #16]	; (8009a48 <HAL_PCD_SuspendCallback+0x48>)
 8009a36:	691b      	ldr	r3, [r3, #16]
 8009a38:	4a03      	ldr	r2, [pc, #12]	; (8009a48 <HAL_PCD_SuspendCallback+0x48>)
 8009a3a:	f043 0306 	orr.w	r3, r3, #6
 8009a3e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009a40:	bf00      	nop
 8009a42:	3708      	adds	r7, #8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	e000ed00 	.word	0xe000ed00

08009a4c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fe fcf5 	bl	800844a <USBD_LL_Resume>
}
 8009a60:	bf00      	nop
 8009a62:	3708      	adds	r7, #8
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b082      	sub	sp, #8
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	460b      	mov	r3, r1
 8009a72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009a7a:	78fa      	ldrb	r2, [r7, #3]
 8009a7c:	4611      	mov	r1, r2
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7fe fd4d 	bl	800851e <USBD_LL_IsoOUTIncomplete>
}
 8009a84:	bf00      	nop
 8009a86:	3708      	adds	r7, #8
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	460b      	mov	r3, r1
 8009a96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009a9e:	78fa      	ldrb	r2, [r7, #3]
 8009aa0:	4611      	mov	r1, r2
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7fe fd09 	bl	80084ba <USBD_LL_IsoINIncomplete>
}
 8009aa8:	bf00      	nop
 8009aaa:	3708      	adds	r7, #8
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fe fd5f 	bl	8008582 <USBD_LL_DevConnected>
}
 8009ac4:	bf00      	nop
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7fe fd5c 	bl	8008598 <USBD_LL_DevDisconnected>
}
 8009ae0:	bf00      	nop
 8009ae2:	3708      	adds	r7, #8
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}

08009ae8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d13c      	bne.n	8009b72 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009af8:	4a20      	ldr	r2, [pc, #128]	; (8009b7c <USBD_LL_Init+0x94>)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a1e      	ldr	r2, [pc, #120]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b04:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009b08:	4b1c      	ldr	r3, [pc, #112]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b0a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009b0e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009b10:	4b1a      	ldr	r3, [pc, #104]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b12:	2204      	movs	r2, #4
 8009b14:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009b16:	4b19      	ldr	r3, [pc, #100]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b18:	2202      	movs	r2, #2
 8009b1a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009b1c:	4b17      	ldr	r3, [pc, #92]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009b22:	4b16      	ldr	r3, [pc, #88]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b24:	2202      	movs	r2, #2
 8009b26:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009b28:	4b14      	ldr	r3, [pc, #80]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009b2e:	4b13      	ldr	r3, [pc, #76]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b30:	2200      	movs	r2, #0
 8009b32:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009b34:	4b11      	ldr	r3, [pc, #68]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b36:	2200      	movs	r2, #0
 8009b38:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009b3a:	4b10      	ldr	r3, [pc, #64]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009b40:	4b0e      	ldr	r3, [pc, #56]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b42:	2200      	movs	r2, #0
 8009b44:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009b46:	480d      	ldr	r0, [pc, #52]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b48:	f7f8 fb27 	bl	800219a <HAL_PCD_Init>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d001      	beq.n	8009b56 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009b52:	f7f7 f9bd 	bl	8000ed0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009b56:	2180      	movs	r1, #128	; 0x80
 8009b58:	4808      	ldr	r0, [pc, #32]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b5a:	f7f9 fd7e 	bl	800365a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009b5e:	2240      	movs	r2, #64	; 0x40
 8009b60:	2100      	movs	r1, #0
 8009b62:	4806      	ldr	r0, [pc, #24]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b64:	f7f9 fd32 	bl	80035cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009b68:	2280      	movs	r2, #128	; 0x80
 8009b6a:	2101      	movs	r1, #1
 8009b6c:	4803      	ldr	r0, [pc, #12]	; (8009b7c <USBD_LL_Init+0x94>)
 8009b6e:	f7f9 fd2d 	bl	80035cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3708      	adds	r7, #8
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	20001c88 	.word	0x20001c88

08009b80 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7f8 fc1c 	bl	80023d4 <HAL_PCD_Start>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ba0:	7bfb      	ldrb	r3, [r7, #15]
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f000 f942 	bl	8009e2c <USBD_Get_USB_Status>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009bac:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b084      	sub	sp, #16
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
 8009bbe:	4608      	mov	r0, r1
 8009bc0:	4611      	mov	r1, r2
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	70fb      	strb	r3, [r7, #3]
 8009bc8:	460b      	mov	r3, r1
 8009bca:	70bb      	strb	r3, [r7, #2]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009bde:	78bb      	ldrb	r3, [r7, #2]
 8009be0:	883a      	ldrh	r2, [r7, #0]
 8009be2:	78f9      	ldrb	r1, [r7, #3]
 8009be4:	f7f9 f8ed 	bl	8002dc2 <HAL_PCD_EP_Open>
 8009be8:	4603      	mov	r3, r0
 8009bea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bec:	7bfb      	ldrb	r3, [r7, #15]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f000 f91c 	bl	8009e2c <USBD_Get_USB_Status>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009bf8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b084      	sub	sp, #16
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c12:	2300      	movs	r3, #0
 8009c14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009c1c:	78fa      	ldrb	r2, [r7, #3]
 8009c1e:	4611      	mov	r1, r2
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7f9 f936 	bl	8002e92 <HAL_PCD_EP_Close>
 8009c26:	4603      	mov	r3, r0
 8009c28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c2a:	7bfb      	ldrb	r3, [r7, #15]
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f000 f8fd 	bl	8009e2c <USBD_Get_USB_Status>
 8009c32:	4603      	mov	r3, r0
 8009c34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c36:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	460b      	mov	r3, r1
 8009c4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c50:	2300      	movs	r3, #0
 8009c52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009c5a:	78fa      	ldrb	r2, [r7, #3]
 8009c5c:	4611      	mov	r1, r2
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f7f9 fa0e 	bl	8003080 <HAL_PCD_EP_SetStall>
 8009c64:	4603      	mov	r3, r0
 8009c66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c68:	7bfb      	ldrb	r3, [r7, #15]
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f000 f8de 	bl	8009e2c <USBD_Get_USB_Status>
 8009c70:	4603      	mov	r3, r0
 8009c72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c74:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b084      	sub	sp, #16
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
 8009c86:	460b      	mov	r3, r1
 8009c88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009c98:	78fa      	ldrb	r2, [r7, #3]
 8009c9a:	4611      	mov	r1, r2
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7f9 fa53 	bl	8003148 <HAL_PCD_EP_ClrStall>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ca6:	7bfb      	ldrb	r3, [r7, #15]
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f000 f8bf 	bl	8009e2c <USBD_Get_USB_Status>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cb2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3710      	adds	r7, #16
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b085      	sub	sp, #20
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	460b      	mov	r3, r1
 8009cc6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009cce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009cd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	da0b      	bge.n	8009cf0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009cd8:	78fb      	ldrb	r3, [r7, #3]
 8009cda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cde:	68f9      	ldr	r1, [r7, #12]
 8009ce0:	4613      	mov	r3, r2
 8009ce2:	00db      	lsls	r3, r3, #3
 8009ce4:	4413      	add	r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	440b      	add	r3, r1
 8009cea:	333e      	adds	r3, #62	; 0x3e
 8009cec:	781b      	ldrb	r3, [r3, #0]
 8009cee:	e00b      	b.n	8009d08 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009cf0:	78fb      	ldrb	r3, [r7, #3]
 8009cf2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cf6:	68f9      	ldr	r1, [r7, #12]
 8009cf8:	4613      	mov	r3, r2
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	4413      	add	r3, r2
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	440b      	add	r3, r1
 8009d02:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8009d06:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3714      	adds	r7, #20
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr

08009d14 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d20:	2300      	movs	r3, #0
 8009d22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d24:	2300      	movs	r3, #0
 8009d26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009d2e:	78fa      	ldrb	r2, [r7, #3]
 8009d30:	4611      	mov	r1, r2
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7f9 f820 	bl	8002d78 <HAL_PCD_SetAddress>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d3c:	7bfb      	ldrb	r3, [r7, #15]
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f000 f874 	bl	8009e2c <USBD_Get_USB_Status>
 8009d44:	4603      	mov	r3, r0
 8009d46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d48:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3710      	adds	r7, #16
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b086      	sub	sp, #24
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	60f8      	str	r0, [r7, #12]
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	603b      	str	r3, [r7, #0]
 8009d5e:	460b      	mov	r3, r1
 8009d60:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d62:	2300      	movs	r3, #0
 8009d64:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009d70:	7af9      	ldrb	r1, [r7, #11]
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	687a      	ldr	r2, [r7, #4]
 8009d76:	f7f9 f939 	bl	8002fec <HAL_PCD_EP_Transmit>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d7e:	7dfb      	ldrb	r3, [r7, #23]
 8009d80:	4618      	mov	r0, r3
 8009d82:	f000 f853 	bl	8009e2c <USBD_Get_USB_Status>
 8009d86:	4603      	mov	r3, r0
 8009d88:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009d8a:	7dbb      	ldrb	r3, [r7, #22]
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3718      	adds	r7, #24
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}

08009d94 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b086      	sub	sp, #24
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	60f8      	str	r0, [r7, #12]
 8009d9c:	607a      	str	r2, [r7, #4]
 8009d9e:	603b      	str	r3, [r7, #0]
 8009da0:	460b      	mov	r3, r1
 8009da2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009da4:	2300      	movs	r3, #0
 8009da6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009da8:	2300      	movs	r3, #0
 8009daa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009db2:	7af9      	ldrb	r1, [r7, #11]
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	687a      	ldr	r2, [r7, #4]
 8009db8:	f7f9 f8b5 	bl	8002f26 <HAL_PCD_EP_Receive>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dc0:	7dfb      	ldrb	r3, [r7, #23]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f000 f832 	bl	8009e2c <USBD_Get_USB_Status>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009dcc:	7dbb      	ldrb	r3, [r7, #22]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3718      	adds	r7, #24
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b082      	sub	sp, #8
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
 8009dde:	460b      	mov	r3, r1
 8009de0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009de8:	78fa      	ldrb	r2, [r7, #3]
 8009dea:	4611      	mov	r1, r2
 8009dec:	4618      	mov	r0, r3
 8009dee:	f7f9 f8e5 	bl	8002fbc <HAL_PCD_EP_GetRxCount>
 8009df2:	4603      	mov	r3, r0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3708      	adds	r7, #8
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b083      	sub	sp, #12
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009e04:	4b03      	ldr	r3, [pc, #12]	; (8009e14 <USBD_static_malloc+0x18>)
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	370c      	adds	r7, #12
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr
 8009e12:	bf00      	nop
 8009e14:	20002194 	.word	0x20002194

08009e18 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b083      	sub	sp, #12
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]

}
 8009e20:	bf00      	nop
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	4603      	mov	r3, r0
 8009e34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009e3a:	79fb      	ldrb	r3, [r7, #7]
 8009e3c:	2b03      	cmp	r3, #3
 8009e3e:	d817      	bhi.n	8009e70 <USBD_Get_USB_Status+0x44>
 8009e40:	a201      	add	r2, pc, #4	; (adr r2, 8009e48 <USBD_Get_USB_Status+0x1c>)
 8009e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e46:	bf00      	nop
 8009e48:	08009e59 	.word	0x08009e59
 8009e4c:	08009e5f 	.word	0x08009e5f
 8009e50:	08009e65 	.word	0x08009e65
 8009e54:	08009e6b 	.word	0x08009e6b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	73fb      	strb	r3, [r7, #15]
    break;
 8009e5c:	e00b      	b.n	8009e76 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009e5e:	2303      	movs	r3, #3
 8009e60:	73fb      	strb	r3, [r7, #15]
    break;
 8009e62:	e008      	b.n	8009e76 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009e64:	2301      	movs	r3, #1
 8009e66:	73fb      	strb	r3, [r7, #15]
    break;
 8009e68:	e005      	b.n	8009e76 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009e6a:	2303      	movs	r3, #3
 8009e6c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e6e:	e002      	b.n	8009e76 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009e70:	2303      	movs	r3, #3
 8009e72:	73fb      	strb	r3, [r7, #15]
    break;
 8009e74:	bf00      	nop
  }
  return usb_status;
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3714      	adds	r7, #20
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <__errno>:
 8009e84:	4b01      	ldr	r3, [pc, #4]	; (8009e8c <__errno+0x8>)
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	4770      	bx	lr
 8009e8a:	bf00      	nop
 8009e8c:	200000fc 	.word	0x200000fc

08009e90 <__libc_init_array>:
 8009e90:	b570      	push	{r4, r5, r6, lr}
 8009e92:	4d0d      	ldr	r5, [pc, #52]	; (8009ec8 <__libc_init_array+0x38>)
 8009e94:	4c0d      	ldr	r4, [pc, #52]	; (8009ecc <__libc_init_array+0x3c>)
 8009e96:	1b64      	subs	r4, r4, r5
 8009e98:	10a4      	asrs	r4, r4, #2
 8009e9a:	2600      	movs	r6, #0
 8009e9c:	42a6      	cmp	r6, r4
 8009e9e:	d109      	bne.n	8009eb4 <__libc_init_array+0x24>
 8009ea0:	4d0b      	ldr	r5, [pc, #44]	; (8009ed0 <__libc_init_array+0x40>)
 8009ea2:	4c0c      	ldr	r4, [pc, #48]	; (8009ed4 <__libc_init_array+0x44>)
 8009ea4:	f000 fc8e 	bl	800a7c4 <_init>
 8009ea8:	1b64      	subs	r4, r4, r5
 8009eaa:	10a4      	asrs	r4, r4, #2
 8009eac:	2600      	movs	r6, #0
 8009eae:	42a6      	cmp	r6, r4
 8009eb0:	d105      	bne.n	8009ebe <__libc_init_array+0x2e>
 8009eb2:	bd70      	pop	{r4, r5, r6, pc}
 8009eb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009eb8:	4798      	blx	r3
 8009eba:	3601      	adds	r6, #1
 8009ebc:	e7ee      	b.n	8009e9c <__libc_init_array+0xc>
 8009ebe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ec2:	4798      	blx	r3
 8009ec4:	3601      	adds	r6, #1
 8009ec6:	e7f2      	b.n	8009eae <__libc_init_array+0x1e>
 8009ec8:	0800aa1c 	.word	0x0800aa1c
 8009ecc:	0800aa1c 	.word	0x0800aa1c
 8009ed0:	0800aa1c 	.word	0x0800aa1c
 8009ed4:	0800aa20 	.word	0x0800aa20

08009ed8 <memcpy>:
 8009ed8:	440a      	add	r2, r1
 8009eda:	4291      	cmp	r1, r2
 8009edc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ee0:	d100      	bne.n	8009ee4 <memcpy+0xc>
 8009ee2:	4770      	bx	lr
 8009ee4:	b510      	push	{r4, lr}
 8009ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eee:	4291      	cmp	r1, r2
 8009ef0:	d1f9      	bne.n	8009ee6 <memcpy+0xe>
 8009ef2:	bd10      	pop	{r4, pc}

08009ef4 <memset>:
 8009ef4:	4402      	add	r2, r0
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d100      	bne.n	8009efe <memset+0xa>
 8009efc:	4770      	bx	lr
 8009efe:	f803 1b01 	strb.w	r1, [r3], #1
 8009f02:	e7f9      	b.n	8009ef8 <memset+0x4>

08009f04 <siprintf>:
 8009f04:	b40e      	push	{r1, r2, r3}
 8009f06:	b500      	push	{lr}
 8009f08:	b09c      	sub	sp, #112	; 0x70
 8009f0a:	ab1d      	add	r3, sp, #116	; 0x74
 8009f0c:	9002      	str	r0, [sp, #8]
 8009f0e:	9006      	str	r0, [sp, #24]
 8009f10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f14:	4809      	ldr	r0, [pc, #36]	; (8009f3c <siprintf+0x38>)
 8009f16:	9107      	str	r1, [sp, #28]
 8009f18:	9104      	str	r1, [sp, #16]
 8009f1a:	4909      	ldr	r1, [pc, #36]	; (8009f40 <siprintf+0x3c>)
 8009f1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f20:	9105      	str	r1, [sp, #20]
 8009f22:	6800      	ldr	r0, [r0, #0]
 8009f24:	9301      	str	r3, [sp, #4]
 8009f26:	a902      	add	r1, sp, #8
 8009f28:	f000 f868 	bl	8009ffc <_svfiprintf_r>
 8009f2c:	9b02      	ldr	r3, [sp, #8]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	701a      	strb	r2, [r3, #0]
 8009f32:	b01c      	add	sp, #112	; 0x70
 8009f34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f38:	b003      	add	sp, #12
 8009f3a:	4770      	bx	lr
 8009f3c:	200000fc 	.word	0x200000fc
 8009f40:	ffff0208 	.word	0xffff0208

08009f44 <__ssputs_r>:
 8009f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f48:	688e      	ldr	r6, [r1, #8]
 8009f4a:	429e      	cmp	r6, r3
 8009f4c:	4682      	mov	sl, r0
 8009f4e:	460c      	mov	r4, r1
 8009f50:	4690      	mov	r8, r2
 8009f52:	461f      	mov	r7, r3
 8009f54:	d838      	bhi.n	8009fc8 <__ssputs_r+0x84>
 8009f56:	898a      	ldrh	r2, [r1, #12]
 8009f58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009f5c:	d032      	beq.n	8009fc4 <__ssputs_r+0x80>
 8009f5e:	6825      	ldr	r5, [r4, #0]
 8009f60:	6909      	ldr	r1, [r1, #16]
 8009f62:	eba5 0901 	sub.w	r9, r5, r1
 8009f66:	6965      	ldr	r5, [r4, #20]
 8009f68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f70:	3301      	adds	r3, #1
 8009f72:	444b      	add	r3, r9
 8009f74:	106d      	asrs	r5, r5, #1
 8009f76:	429d      	cmp	r5, r3
 8009f78:	bf38      	it	cc
 8009f7a:	461d      	movcc	r5, r3
 8009f7c:	0553      	lsls	r3, r2, #21
 8009f7e:	d531      	bpl.n	8009fe4 <__ssputs_r+0xa0>
 8009f80:	4629      	mov	r1, r5
 8009f82:	f000 fb55 	bl	800a630 <_malloc_r>
 8009f86:	4606      	mov	r6, r0
 8009f88:	b950      	cbnz	r0, 8009fa0 <__ssputs_r+0x5c>
 8009f8a:	230c      	movs	r3, #12
 8009f8c:	f8ca 3000 	str.w	r3, [sl]
 8009f90:	89a3      	ldrh	r3, [r4, #12]
 8009f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f96:	81a3      	strh	r3, [r4, #12]
 8009f98:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa0:	6921      	ldr	r1, [r4, #16]
 8009fa2:	464a      	mov	r2, r9
 8009fa4:	f7ff ff98 	bl	8009ed8 <memcpy>
 8009fa8:	89a3      	ldrh	r3, [r4, #12]
 8009faa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009fae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fb2:	81a3      	strh	r3, [r4, #12]
 8009fb4:	6126      	str	r6, [r4, #16]
 8009fb6:	6165      	str	r5, [r4, #20]
 8009fb8:	444e      	add	r6, r9
 8009fba:	eba5 0509 	sub.w	r5, r5, r9
 8009fbe:	6026      	str	r6, [r4, #0]
 8009fc0:	60a5      	str	r5, [r4, #8]
 8009fc2:	463e      	mov	r6, r7
 8009fc4:	42be      	cmp	r6, r7
 8009fc6:	d900      	bls.n	8009fca <__ssputs_r+0x86>
 8009fc8:	463e      	mov	r6, r7
 8009fca:	6820      	ldr	r0, [r4, #0]
 8009fcc:	4632      	mov	r2, r6
 8009fce:	4641      	mov	r1, r8
 8009fd0:	f000 faa8 	bl	800a524 <memmove>
 8009fd4:	68a3      	ldr	r3, [r4, #8]
 8009fd6:	1b9b      	subs	r3, r3, r6
 8009fd8:	60a3      	str	r3, [r4, #8]
 8009fda:	6823      	ldr	r3, [r4, #0]
 8009fdc:	4433      	add	r3, r6
 8009fde:	6023      	str	r3, [r4, #0]
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	e7db      	b.n	8009f9c <__ssputs_r+0x58>
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	f000 fb97 	bl	800a718 <_realloc_r>
 8009fea:	4606      	mov	r6, r0
 8009fec:	2800      	cmp	r0, #0
 8009fee:	d1e1      	bne.n	8009fb4 <__ssputs_r+0x70>
 8009ff0:	6921      	ldr	r1, [r4, #16]
 8009ff2:	4650      	mov	r0, sl
 8009ff4:	f000 fab0 	bl	800a558 <_free_r>
 8009ff8:	e7c7      	b.n	8009f8a <__ssputs_r+0x46>
	...

08009ffc <_svfiprintf_r>:
 8009ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a000:	4698      	mov	r8, r3
 800a002:	898b      	ldrh	r3, [r1, #12]
 800a004:	061b      	lsls	r3, r3, #24
 800a006:	b09d      	sub	sp, #116	; 0x74
 800a008:	4607      	mov	r7, r0
 800a00a:	460d      	mov	r5, r1
 800a00c:	4614      	mov	r4, r2
 800a00e:	d50e      	bpl.n	800a02e <_svfiprintf_r+0x32>
 800a010:	690b      	ldr	r3, [r1, #16]
 800a012:	b963      	cbnz	r3, 800a02e <_svfiprintf_r+0x32>
 800a014:	2140      	movs	r1, #64	; 0x40
 800a016:	f000 fb0b 	bl	800a630 <_malloc_r>
 800a01a:	6028      	str	r0, [r5, #0]
 800a01c:	6128      	str	r0, [r5, #16]
 800a01e:	b920      	cbnz	r0, 800a02a <_svfiprintf_r+0x2e>
 800a020:	230c      	movs	r3, #12
 800a022:	603b      	str	r3, [r7, #0]
 800a024:	f04f 30ff 	mov.w	r0, #4294967295
 800a028:	e0d1      	b.n	800a1ce <_svfiprintf_r+0x1d2>
 800a02a:	2340      	movs	r3, #64	; 0x40
 800a02c:	616b      	str	r3, [r5, #20]
 800a02e:	2300      	movs	r3, #0
 800a030:	9309      	str	r3, [sp, #36]	; 0x24
 800a032:	2320      	movs	r3, #32
 800a034:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a038:	f8cd 800c 	str.w	r8, [sp, #12]
 800a03c:	2330      	movs	r3, #48	; 0x30
 800a03e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a1e8 <_svfiprintf_r+0x1ec>
 800a042:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a046:	f04f 0901 	mov.w	r9, #1
 800a04a:	4623      	mov	r3, r4
 800a04c:	469a      	mov	sl, r3
 800a04e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a052:	b10a      	cbz	r2, 800a058 <_svfiprintf_r+0x5c>
 800a054:	2a25      	cmp	r2, #37	; 0x25
 800a056:	d1f9      	bne.n	800a04c <_svfiprintf_r+0x50>
 800a058:	ebba 0b04 	subs.w	fp, sl, r4
 800a05c:	d00b      	beq.n	800a076 <_svfiprintf_r+0x7a>
 800a05e:	465b      	mov	r3, fp
 800a060:	4622      	mov	r2, r4
 800a062:	4629      	mov	r1, r5
 800a064:	4638      	mov	r0, r7
 800a066:	f7ff ff6d 	bl	8009f44 <__ssputs_r>
 800a06a:	3001      	adds	r0, #1
 800a06c:	f000 80aa 	beq.w	800a1c4 <_svfiprintf_r+0x1c8>
 800a070:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a072:	445a      	add	r2, fp
 800a074:	9209      	str	r2, [sp, #36]	; 0x24
 800a076:	f89a 3000 	ldrb.w	r3, [sl]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 80a2 	beq.w	800a1c4 <_svfiprintf_r+0x1c8>
 800a080:	2300      	movs	r3, #0
 800a082:	f04f 32ff 	mov.w	r2, #4294967295
 800a086:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a08a:	f10a 0a01 	add.w	sl, sl, #1
 800a08e:	9304      	str	r3, [sp, #16]
 800a090:	9307      	str	r3, [sp, #28]
 800a092:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a096:	931a      	str	r3, [sp, #104]	; 0x68
 800a098:	4654      	mov	r4, sl
 800a09a:	2205      	movs	r2, #5
 800a09c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0a0:	4851      	ldr	r0, [pc, #324]	; (800a1e8 <_svfiprintf_r+0x1ec>)
 800a0a2:	f7f6 f8a5 	bl	80001f0 <memchr>
 800a0a6:	9a04      	ldr	r2, [sp, #16]
 800a0a8:	b9d8      	cbnz	r0, 800a0e2 <_svfiprintf_r+0xe6>
 800a0aa:	06d0      	lsls	r0, r2, #27
 800a0ac:	bf44      	itt	mi
 800a0ae:	2320      	movmi	r3, #32
 800a0b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0b4:	0711      	lsls	r1, r2, #28
 800a0b6:	bf44      	itt	mi
 800a0b8:	232b      	movmi	r3, #43	; 0x2b
 800a0ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0be:	f89a 3000 	ldrb.w	r3, [sl]
 800a0c2:	2b2a      	cmp	r3, #42	; 0x2a
 800a0c4:	d015      	beq.n	800a0f2 <_svfiprintf_r+0xf6>
 800a0c6:	9a07      	ldr	r2, [sp, #28]
 800a0c8:	4654      	mov	r4, sl
 800a0ca:	2000      	movs	r0, #0
 800a0cc:	f04f 0c0a 	mov.w	ip, #10
 800a0d0:	4621      	mov	r1, r4
 800a0d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0d6:	3b30      	subs	r3, #48	; 0x30
 800a0d8:	2b09      	cmp	r3, #9
 800a0da:	d94e      	bls.n	800a17a <_svfiprintf_r+0x17e>
 800a0dc:	b1b0      	cbz	r0, 800a10c <_svfiprintf_r+0x110>
 800a0de:	9207      	str	r2, [sp, #28]
 800a0e0:	e014      	b.n	800a10c <_svfiprintf_r+0x110>
 800a0e2:	eba0 0308 	sub.w	r3, r0, r8
 800a0e6:	fa09 f303 	lsl.w	r3, r9, r3
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	9304      	str	r3, [sp, #16]
 800a0ee:	46a2      	mov	sl, r4
 800a0f0:	e7d2      	b.n	800a098 <_svfiprintf_r+0x9c>
 800a0f2:	9b03      	ldr	r3, [sp, #12]
 800a0f4:	1d19      	adds	r1, r3, #4
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	9103      	str	r1, [sp, #12]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	bfbb      	ittet	lt
 800a0fe:	425b      	neglt	r3, r3
 800a100:	f042 0202 	orrlt.w	r2, r2, #2
 800a104:	9307      	strge	r3, [sp, #28]
 800a106:	9307      	strlt	r3, [sp, #28]
 800a108:	bfb8      	it	lt
 800a10a:	9204      	strlt	r2, [sp, #16]
 800a10c:	7823      	ldrb	r3, [r4, #0]
 800a10e:	2b2e      	cmp	r3, #46	; 0x2e
 800a110:	d10c      	bne.n	800a12c <_svfiprintf_r+0x130>
 800a112:	7863      	ldrb	r3, [r4, #1]
 800a114:	2b2a      	cmp	r3, #42	; 0x2a
 800a116:	d135      	bne.n	800a184 <_svfiprintf_r+0x188>
 800a118:	9b03      	ldr	r3, [sp, #12]
 800a11a:	1d1a      	adds	r2, r3, #4
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	9203      	str	r2, [sp, #12]
 800a120:	2b00      	cmp	r3, #0
 800a122:	bfb8      	it	lt
 800a124:	f04f 33ff 	movlt.w	r3, #4294967295
 800a128:	3402      	adds	r4, #2
 800a12a:	9305      	str	r3, [sp, #20]
 800a12c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a1f8 <_svfiprintf_r+0x1fc>
 800a130:	7821      	ldrb	r1, [r4, #0]
 800a132:	2203      	movs	r2, #3
 800a134:	4650      	mov	r0, sl
 800a136:	f7f6 f85b 	bl	80001f0 <memchr>
 800a13a:	b140      	cbz	r0, 800a14e <_svfiprintf_r+0x152>
 800a13c:	2340      	movs	r3, #64	; 0x40
 800a13e:	eba0 000a 	sub.w	r0, r0, sl
 800a142:	fa03 f000 	lsl.w	r0, r3, r0
 800a146:	9b04      	ldr	r3, [sp, #16]
 800a148:	4303      	orrs	r3, r0
 800a14a:	3401      	adds	r4, #1
 800a14c:	9304      	str	r3, [sp, #16]
 800a14e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a152:	4826      	ldr	r0, [pc, #152]	; (800a1ec <_svfiprintf_r+0x1f0>)
 800a154:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a158:	2206      	movs	r2, #6
 800a15a:	f7f6 f849 	bl	80001f0 <memchr>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d038      	beq.n	800a1d4 <_svfiprintf_r+0x1d8>
 800a162:	4b23      	ldr	r3, [pc, #140]	; (800a1f0 <_svfiprintf_r+0x1f4>)
 800a164:	bb1b      	cbnz	r3, 800a1ae <_svfiprintf_r+0x1b2>
 800a166:	9b03      	ldr	r3, [sp, #12]
 800a168:	3307      	adds	r3, #7
 800a16a:	f023 0307 	bic.w	r3, r3, #7
 800a16e:	3308      	adds	r3, #8
 800a170:	9303      	str	r3, [sp, #12]
 800a172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a174:	4433      	add	r3, r6
 800a176:	9309      	str	r3, [sp, #36]	; 0x24
 800a178:	e767      	b.n	800a04a <_svfiprintf_r+0x4e>
 800a17a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a17e:	460c      	mov	r4, r1
 800a180:	2001      	movs	r0, #1
 800a182:	e7a5      	b.n	800a0d0 <_svfiprintf_r+0xd4>
 800a184:	2300      	movs	r3, #0
 800a186:	3401      	adds	r4, #1
 800a188:	9305      	str	r3, [sp, #20]
 800a18a:	4619      	mov	r1, r3
 800a18c:	f04f 0c0a 	mov.w	ip, #10
 800a190:	4620      	mov	r0, r4
 800a192:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a196:	3a30      	subs	r2, #48	; 0x30
 800a198:	2a09      	cmp	r2, #9
 800a19a:	d903      	bls.n	800a1a4 <_svfiprintf_r+0x1a8>
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d0c5      	beq.n	800a12c <_svfiprintf_r+0x130>
 800a1a0:	9105      	str	r1, [sp, #20]
 800a1a2:	e7c3      	b.n	800a12c <_svfiprintf_r+0x130>
 800a1a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e7f0      	b.n	800a190 <_svfiprintf_r+0x194>
 800a1ae:	ab03      	add	r3, sp, #12
 800a1b0:	9300      	str	r3, [sp, #0]
 800a1b2:	462a      	mov	r2, r5
 800a1b4:	4b0f      	ldr	r3, [pc, #60]	; (800a1f4 <_svfiprintf_r+0x1f8>)
 800a1b6:	a904      	add	r1, sp, #16
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	f3af 8000 	nop.w
 800a1be:	1c42      	adds	r2, r0, #1
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	d1d6      	bne.n	800a172 <_svfiprintf_r+0x176>
 800a1c4:	89ab      	ldrh	r3, [r5, #12]
 800a1c6:	065b      	lsls	r3, r3, #25
 800a1c8:	f53f af2c 	bmi.w	800a024 <_svfiprintf_r+0x28>
 800a1cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1ce:	b01d      	add	sp, #116	; 0x74
 800a1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d4:	ab03      	add	r3, sp, #12
 800a1d6:	9300      	str	r3, [sp, #0]
 800a1d8:	462a      	mov	r2, r5
 800a1da:	4b06      	ldr	r3, [pc, #24]	; (800a1f4 <_svfiprintf_r+0x1f8>)
 800a1dc:	a904      	add	r1, sp, #16
 800a1de:	4638      	mov	r0, r7
 800a1e0:	f000 f87a 	bl	800a2d8 <_printf_i>
 800a1e4:	e7eb      	b.n	800a1be <_svfiprintf_r+0x1c2>
 800a1e6:	bf00      	nop
 800a1e8:	0800a9e0 	.word	0x0800a9e0
 800a1ec:	0800a9ea 	.word	0x0800a9ea
 800a1f0:	00000000 	.word	0x00000000
 800a1f4:	08009f45 	.word	0x08009f45
 800a1f8:	0800a9e6 	.word	0x0800a9e6

0800a1fc <_printf_common>:
 800a1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a200:	4616      	mov	r6, r2
 800a202:	4699      	mov	r9, r3
 800a204:	688a      	ldr	r2, [r1, #8]
 800a206:	690b      	ldr	r3, [r1, #16]
 800a208:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a20c:	4293      	cmp	r3, r2
 800a20e:	bfb8      	it	lt
 800a210:	4613      	movlt	r3, r2
 800a212:	6033      	str	r3, [r6, #0]
 800a214:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a218:	4607      	mov	r7, r0
 800a21a:	460c      	mov	r4, r1
 800a21c:	b10a      	cbz	r2, 800a222 <_printf_common+0x26>
 800a21e:	3301      	adds	r3, #1
 800a220:	6033      	str	r3, [r6, #0]
 800a222:	6823      	ldr	r3, [r4, #0]
 800a224:	0699      	lsls	r1, r3, #26
 800a226:	bf42      	ittt	mi
 800a228:	6833      	ldrmi	r3, [r6, #0]
 800a22a:	3302      	addmi	r3, #2
 800a22c:	6033      	strmi	r3, [r6, #0]
 800a22e:	6825      	ldr	r5, [r4, #0]
 800a230:	f015 0506 	ands.w	r5, r5, #6
 800a234:	d106      	bne.n	800a244 <_printf_common+0x48>
 800a236:	f104 0a19 	add.w	sl, r4, #25
 800a23a:	68e3      	ldr	r3, [r4, #12]
 800a23c:	6832      	ldr	r2, [r6, #0]
 800a23e:	1a9b      	subs	r3, r3, r2
 800a240:	42ab      	cmp	r3, r5
 800a242:	dc26      	bgt.n	800a292 <_printf_common+0x96>
 800a244:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a248:	1e13      	subs	r3, r2, #0
 800a24a:	6822      	ldr	r2, [r4, #0]
 800a24c:	bf18      	it	ne
 800a24e:	2301      	movne	r3, #1
 800a250:	0692      	lsls	r2, r2, #26
 800a252:	d42b      	bmi.n	800a2ac <_printf_common+0xb0>
 800a254:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a258:	4649      	mov	r1, r9
 800a25a:	4638      	mov	r0, r7
 800a25c:	47c0      	blx	r8
 800a25e:	3001      	adds	r0, #1
 800a260:	d01e      	beq.n	800a2a0 <_printf_common+0xa4>
 800a262:	6823      	ldr	r3, [r4, #0]
 800a264:	68e5      	ldr	r5, [r4, #12]
 800a266:	6832      	ldr	r2, [r6, #0]
 800a268:	f003 0306 	and.w	r3, r3, #6
 800a26c:	2b04      	cmp	r3, #4
 800a26e:	bf08      	it	eq
 800a270:	1aad      	subeq	r5, r5, r2
 800a272:	68a3      	ldr	r3, [r4, #8]
 800a274:	6922      	ldr	r2, [r4, #16]
 800a276:	bf0c      	ite	eq
 800a278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a27c:	2500      	movne	r5, #0
 800a27e:	4293      	cmp	r3, r2
 800a280:	bfc4      	itt	gt
 800a282:	1a9b      	subgt	r3, r3, r2
 800a284:	18ed      	addgt	r5, r5, r3
 800a286:	2600      	movs	r6, #0
 800a288:	341a      	adds	r4, #26
 800a28a:	42b5      	cmp	r5, r6
 800a28c:	d11a      	bne.n	800a2c4 <_printf_common+0xc8>
 800a28e:	2000      	movs	r0, #0
 800a290:	e008      	b.n	800a2a4 <_printf_common+0xa8>
 800a292:	2301      	movs	r3, #1
 800a294:	4652      	mov	r2, sl
 800a296:	4649      	mov	r1, r9
 800a298:	4638      	mov	r0, r7
 800a29a:	47c0      	blx	r8
 800a29c:	3001      	adds	r0, #1
 800a29e:	d103      	bne.n	800a2a8 <_printf_common+0xac>
 800a2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a8:	3501      	adds	r5, #1
 800a2aa:	e7c6      	b.n	800a23a <_printf_common+0x3e>
 800a2ac:	18e1      	adds	r1, r4, r3
 800a2ae:	1c5a      	adds	r2, r3, #1
 800a2b0:	2030      	movs	r0, #48	; 0x30
 800a2b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a2b6:	4422      	add	r2, r4
 800a2b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a2bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a2c0:	3302      	adds	r3, #2
 800a2c2:	e7c7      	b.n	800a254 <_printf_common+0x58>
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	4622      	mov	r2, r4
 800a2c8:	4649      	mov	r1, r9
 800a2ca:	4638      	mov	r0, r7
 800a2cc:	47c0      	blx	r8
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	d0e6      	beq.n	800a2a0 <_printf_common+0xa4>
 800a2d2:	3601      	adds	r6, #1
 800a2d4:	e7d9      	b.n	800a28a <_printf_common+0x8e>
	...

0800a2d8 <_printf_i>:
 800a2d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2dc:	7e0f      	ldrb	r7, [r1, #24]
 800a2de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a2e0:	2f78      	cmp	r7, #120	; 0x78
 800a2e2:	4691      	mov	r9, r2
 800a2e4:	4680      	mov	r8, r0
 800a2e6:	460c      	mov	r4, r1
 800a2e8:	469a      	mov	sl, r3
 800a2ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a2ee:	d807      	bhi.n	800a300 <_printf_i+0x28>
 800a2f0:	2f62      	cmp	r7, #98	; 0x62
 800a2f2:	d80a      	bhi.n	800a30a <_printf_i+0x32>
 800a2f4:	2f00      	cmp	r7, #0
 800a2f6:	f000 80d8 	beq.w	800a4aa <_printf_i+0x1d2>
 800a2fa:	2f58      	cmp	r7, #88	; 0x58
 800a2fc:	f000 80a3 	beq.w	800a446 <_printf_i+0x16e>
 800a300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a304:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a308:	e03a      	b.n	800a380 <_printf_i+0xa8>
 800a30a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a30e:	2b15      	cmp	r3, #21
 800a310:	d8f6      	bhi.n	800a300 <_printf_i+0x28>
 800a312:	a101      	add	r1, pc, #4	; (adr r1, 800a318 <_printf_i+0x40>)
 800a314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a318:	0800a371 	.word	0x0800a371
 800a31c:	0800a385 	.word	0x0800a385
 800a320:	0800a301 	.word	0x0800a301
 800a324:	0800a301 	.word	0x0800a301
 800a328:	0800a301 	.word	0x0800a301
 800a32c:	0800a301 	.word	0x0800a301
 800a330:	0800a385 	.word	0x0800a385
 800a334:	0800a301 	.word	0x0800a301
 800a338:	0800a301 	.word	0x0800a301
 800a33c:	0800a301 	.word	0x0800a301
 800a340:	0800a301 	.word	0x0800a301
 800a344:	0800a491 	.word	0x0800a491
 800a348:	0800a3b5 	.word	0x0800a3b5
 800a34c:	0800a473 	.word	0x0800a473
 800a350:	0800a301 	.word	0x0800a301
 800a354:	0800a301 	.word	0x0800a301
 800a358:	0800a4b3 	.word	0x0800a4b3
 800a35c:	0800a301 	.word	0x0800a301
 800a360:	0800a3b5 	.word	0x0800a3b5
 800a364:	0800a301 	.word	0x0800a301
 800a368:	0800a301 	.word	0x0800a301
 800a36c:	0800a47b 	.word	0x0800a47b
 800a370:	682b      	ldr	r3, [r5, #0]
 800a372:	1d1a      	adds	r2, r3, #4
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	602a      	str	r2, [r5, #0]
 800a378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a37c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a380:	2301      	movs	r3, #1
 800a382:	e0a3      	b.n	800a4cc <_printf_i+0x1f4>
 800a384:	6820      	ldr	r0, [r4, #0]
 800a386:	6829      	ldr	r1, [r5, #0]
 800a388:	0606      	lsls	r6, r0, #24
 800a38a:	f101 0304 	add.w	r3, r1, #4
 800a38e:	d50a      	bpl.n	800a3a6 <_printf_i+0xce>
 800a390:	680e      	ldr	r6, [r1, #0]
 800a392:	602b      	str	r3, [r5, #0]
 800a394:	2e00      	cmp	r6, #0
 800a396:	da03      	bge.n	800a3a0 <_printf_i+0xc8>
 800a398:	232d      	movs	r3, #45	; 0x2d
 800a39a:	4276      	negs	r6, r6
 800a39c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3a0:	485e      	ldr	r0, [pc, #376]	; (800a51c <_printf_i+0x244>)
 800a3a2:	230a      	movs	r3, #10
 800a3a4:	e019      	b.n	800a3da <_printf_i+0x102>
 800a3a6:	680e      	ldr	r6, [r1, #0]
 800a3a8:	602b      	str	r3, [r5, #0]
 800a3aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a3ae:	bf18      	it	ne
 800a3b0:	b236      	sxthne	r6, r6
 800a3b2:	e7ef      	b.n	800a394 <_printf_i+0xbc>
 800a3b4:	682b      	ldr	r3, [r5, #0]
 800a3b6:	6820      	ldr	r0, [r4, #0]
 800a3b8:	1d19      	adds	r1, r3, #4
 800a3ba:	6029      	str	r1, [r5, #0]
 800a3bc:	0601      	lsls	r1, r0, #24
 800a3be:	d501      	bpl.n	800a3c4 <_printf_i+0xec>
 800a3c0:	681e      	ldr	r6, [r3, #0]
 800a3c2:	e002      	b.n	800a3ca <_printf_i+0xf2>
 800a3c4:	0646      	lsls	r6, r0, #25
 800a3c6:	d5fb      	bpl.n	800a3c0 <_printf_i+0xe8>
 800a3c8:	881e      	ldrh	r6, [r3, #0]
 800a3ca:	4854      	ldr	r0, [pc, #336]	; (800a51c <_printf_i+0x244>)
 800a3cc:	2f6f      	cmp	r7, #111	; 0x6f
 800a3ce:	bf0c      	ite	eq
 800a3d0:	2308      	moveq	r3, #8
 800a3d2:	230a      	movne	r3, #10
 800a3d4:	2100      	movs	r1, #0
 800a3d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a3da:	6865      	ldr	r5, [r4, #4]
 800a3dc:	60a5      	str	r5, [r4, #8]
 800a3de:	2d00      	cmp	r5, #0
 800a3e0:	bfa2      	ittt	ge
 800a3e2:	6821      	ldrge	r1, [r4, #0]
 800a3e4:	f021 0104 	bicge.w	r1, r1, #4
 800a3e8:	6021      	strge	r1, [r4, #0]
 800a3ea:	b90e      	cbnz	r6, 800a3f0 <_printf_i+0x118>
 800a3ec:	2d00      	cmp	r5, #0
 800a3ee:	d04d      	beq.n	800a48c <_printf_i+0x1b4>
 800a3f0:	4615      	mov	r5, r2
 800a3f2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a3f6:	fb03 6711 	mls	r7, r3, r1, r6
 800a3fa:	5dc7      	ldrb	r7, [r0, r7]
 800a3fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a400:	4637      	mov	r7, r6
 800a402:	42bb      	cmp	r3, r7
 800a404:	460e      	mov	r6, r1
 800a406:	d9f4      	bls.n	800a3f2 <_printf_i+0x11a>
 800a408:	2b08      	cmp	r3, #8
 800a40a:	d10b      	bne.n	800a424 <_printf_i+0x14c>
 800a40c:	6823      	ldr	r3, [r4, #0]
 800a40e:	07de      	lsls	r6, r3, #31
 800a410:	d508      	bpl.n	800a424 <_printf_i+0x14c>
 800a412:	6923      	ldr	r3, [r4, #16]
 800a414:	6861      	ldr	r1, [r4, #4]
 800a416:	4299      	cmp	r1, r3
 800a418:	bfde      	ittt	le
 800a41a:	2330      	movle	r3, #48	; 0x30
 800a41c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a420:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a424:	1b52      	subs	r2, r2, r5
 800a426:	6122      	str	r2, [r4, #16]
 800a428:	f8cd a000 	str.w	sl, [sp]
 800a42c:	464b      	mov	r3, r9
 800a42e:	aa03      	add	r2, sp, #12
 800a430:	4621      	mov	r1, r4
 800a432:	4640      	mov	r0, r8
 800a434:	f7ff fee2 	bl	800a1fc <_printf_common>
 800a438:	3001      	adds	r0, #1
 800a43a:	d14c      	bne.n	800a4d6 <_printf_i+0x1fe>
 800a43c:	f04f 30ff 	mov.w	r0, #4294967295
 800a440:	b004      	add	sp, #16
 800a442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a446:	4835      	ldr	r0, [pc, #212]	; (800a51c <_printf_i+0x244>)
 800a448:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a44c:	6829      	ldr	r1, [r5, #0]
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	f851 6b04 	ldr.w	r6, [r1], #4
 800a454:	6029      	str	r1, [r5, #0]
 800a456:	061d      	lsls	r5, r3, #24
 800a458:	d514      	bpl.n	800a484 <_printf_i+0x1ac>
 800a45a:	07df      	lsls	r7, r3, #31
 800a45c:	bf44      	itt	mi
 800a45e:	f043 0320 	orrmi.w	r3, r3, #32
 800a462:	6023      	strmi	r3, [r4, #0]
 800a464:	b91e      	cbnz	r6, 800a46e <_printf_i+0x196>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	f023 0320 	bic.w	r3, r3, #32
 800a46c:	6023      	str	r3, [r4, #0]
 800a46e:	2310      	movs	r3, #16
 800a470:	e7b0      	b.n	800a3d4 <_printf_i+0xfc>
 800a472:	6823      	ldr	r3, [r4, #0]
 800a474:	f043 0320 	orr.w	r3, r3, #32
 800a478:	6023      	str	r3, [r4, #0]
 800a47a:	2378      	movs	r3, #120	; 0x78
 800a47c:	4828      	ldr	r0, [pc, #160]	; (800a520 <_printf_i+0x248>)
 800a47e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a482:	e7e3      	b.n	800a44c <_printf_i+0x174>
 800a484:	0659      	lsls	r1, r3, #25
 800a486:	bf48      	it	mi
 800a488:	b2b6      	uxthmi	r6, r6
 800a48a:	e7e6      	b.n	800a45a <_printf_i+0x182>
 800a48c:	4615      	mov	r5, r2
 800a48e:	e7bb      	b.n	800a408 <_printf_i+0x130>
 800a490:	682b      	ldr	r3, [r5, #0]
 800a492:	6826      	ldr	r6, [r4, #0]
 800a494:	6961      	ldr	r1, [r4, #20]
 800a496:	1d18      	adds	r0, r3, #4
 800a498:	6028      	str	r0, [r5, #0]
 800a49a:	0635      	lsls	r5, r6, #24
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	d501      	bpl.n	800a4a4 <_printf_i+0x1cc>
 800a4a0:	6019      	str	r1, [r3, #0]
 800a4a2:	e002      	b.n	800a4aa <_printf_i+0x1d2>
 800a4a4:	0670      	lsls	r0, r6, #25
 800a4a6:	d5fb      	bpl.n	800a4a0 <_printf_i+0x1c8>
 800a4a8:	8019      	strh	r1, [r3, #0]
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	6123      	str	r3, [r4, #16]
 800a4ae:	4615      	mov	r5, r2
 800a4b0:	e7ba      	b.n	800a428 <_printf_i+0x150>
 800a4b2:	682b      	ldr	r3, [r5, #0]
 800a4b4:	1d1a      	adds	r2, r3, #4
 800a4b6:	602a      	str	r2, [r5, #0]
 800a4b8:	681d      	ldr	r5, [r3, #0]
 800a4ba:	6862      	ldr	r2, [r4, #4]
 800a4bc:	2100      	movs	r1, #0
 800a4be:	4628      	mov	r0, r5
 800a4c0:	f7f5 fe96 	bl	80001f0 <memchr>
 800a4c4:	b108      	cbz	r0, 800a4ca <_printf_i+0x1f2>
 800a4c6:	1b40      	subs	r0, r0, r5
 800a4c8:	6060      	str	r0, [r4, #4]
 800a4ca:	6863      	ldr	r3, [r4, #4]
 800a4cc:	6123      	str	r3, [r4, #16]
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4d4:	e7a8      	b.n	800a428 <_printf_i+0x150>
 800a4d6:	6923      	ldr	r3, [r4, #16]
 800a4d8:	462a      	mov	r2, r5
 800a4da:	4649      	mov	r1, r9
 800a4dc:	4640      	mov	r0, r8
 800a4de:	47d0      	blx	sl
 800a4e0:	3001      	adds	r0, #1
 800a4e2:	d0ab      	beq.n	800a43c <_printf_i+0x164>
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	079b      	lsls	r3, r3, #30
 800a4e8:	d413      	bmi.n	800a512 <_printf_i+0x23a>
 800a4ea:	68e0      	ldr	r0, [r4, #12]
 800a4ec:	9b03      	ldr	r3, [sp, #12]
 800a4ee:	4298      	cmp	r0, r3
 800a4f0:	bfb8      	it	lt
 800a4f2:	4618      	movlt	r0, r3
 800a4f4:	e7a4      	b.n	800a440 <_printf_i+0x168>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	4632      	mov	r2, r6
 800a4fa:	4649      	mov	r1, r9
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	47d0      	blx	sl
 800a500:	3001      	adds	r0, #1
 800a502:	d09b      	beq.n	800a43c <_printf_i+0x164>
 800a504:	3501      	adds	r5, #1
 800a506:	68e3      	ldr	r3, [r4, #12]
 800a508:	9903      	ldr	r1, [sp, #12]
 800a50a:	1a5b      	subs	r3, r3, r1
 800a50c:	42ab      	cmp	r3, r5
 800a50e:	dcf2      	bgt.n	800a4f6 <_printf_i+0x21e>
 800a510:	e7eb      	b.n	800a4ea <_printf_i+0x212>
 800a512:	2500      	movs	r5, #0
 800a514:	f104 0619 	add.w	r6, r4, #25
 800a518:	e7f5      	b.n	800a506 <_printf_i+0x22e>
 800a51a:	bf00      	nop
 800a51c:	0800a9f1 	.word	0x0800a9f1
 800a520:	0800aa02 	.word	0x0800aa02

0800a524 <memmove>:
 800a524:	4288      	cmp	r0, r1
 800a526:	b510      	push	{r4, lr}
 800a528:	eb01 0402 	add.w	r4, r1, r2
 800a52c:	d902      	bls.n	800a534 <memmove+0x10>
 800a52e:	4284      	cmp	r4, r0
 800a530:	4623      	mov	r3, r4
 800a532:	d807      	bhi.n	800a544 <memmove+0x20>
 800a534:	1e43      	subs	r3, r0, #1
 800a536:	42a1      	cmp	r1, r4
 800a538:	d008      	beq.n	800a54c <memmove+0x28>
 800a53a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a53e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a542:	e7f8      	b.n	800a536 <memmove+0x12>
 800a544:	4402      	add	r2, r0
 800a546:	4601      	mov	r1, r0
 800a548:	428a      	cmp	r2, r1
 800a54a:	d100      	bne.n	800a54e <memmove+0x2a>
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a552:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a556:	e7f7      	b.n	800a548 <memmove+0x24>

0800a558 <_free_r>:
 800a558:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a55a:	2900      	cmp	r1, #0
 800a55c:	d044      	beq.n	800a5e8 <_free_r+0x90>
 800a55e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a562:	9001      	str	r0, [sp, #4]
 800a564:	2b00      	cmp	r3, #0
 800a566:	f1a1 0404 	sub.w	r4, r1, #4
 800a56a:	bfb8      	it	lt
 800a56c:	18e4      	addlt	r4, r4, r3
 800a56e:	f000 f913 	bl	800a798 <__malloc_lock>
 800a572:	4a1e      	ldr	r2, [pc, #120]	; (800a5ec <_free_r+0x94>)
 800a574:	9801      	ldr	r0, [sp, #4]
 800a576:	6813      	ldr	r3, [r2, #0]
 800a578:	b933      	cbnz	r3, 800a588 <_free_r+0x30>
 800a57a:	6063      	str	r3, [r4, #4]
 800a57c:	6014      	str	r4, [r2, #0]
 800a57e:	b003      	add	sp, #12
 800a580:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a584:	f000 b90e 	b.w	800a7a4 <__malloc_unlock>
 800a588:	42a3      	cmp	r3, r4
 800a58a:	d908      	bls.n	800a59e <_free_r+0x46>
 800a58c:	6825      	ldr	r5, [r4, #0]
 800a58e:	1961      	adds	r1, r4, r5
 800a590:	428b      	cmp	r3, r1
 800a592:	bf01      	itttt	eq
 800a594:	6819      	ldreq	r1, [r3, #0]
 800a596:	685b      	ldreq	r3, [r3, #4]
 800a598:	1949      	addeq	r1, r1, r5
 800a59a:	6021      	streq	r1, [r4, #0]
 800a59c:	e7ed      	b.n	800a57a <_free_r+0x22>
 800a59e:	461a      	mov	r2, r3
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	b10b      	cbz	r3, 800a5a8 <_free_r+0x50>
 800a5a4:	42a3      	cmp	r3, r4
 800a5a6:	d9fa      	bls.n	800a59e <_free_r+0x46>
 800a5a8:	6811      	ldr	r1, [r2, #0]
 800a5aa:	1855      	adds	r5, r2, r1
 800a5ac:	42a5      	cmp	r5, r4
 800a5ae:	d10b      	bne.n	800a5c8 <_free_r+0x70>
 800a5b0:	6824      	ldr	r4, [r4, #0]
 800a5b2:	4421      	add	r1, r4
 800a5b4:	1854      	adds	r4, r2, r1
 800a5b6:	42a3      	cmp	r3, r4
 800a5b8:	6011      	str	r1, [r2, #0]
 800a5ba:	d1e0      	bne.n	800a57e <_free_r+0x26>
 800a5bc:	681c      	ldr	r4, [r3, #0]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	6053      	str	r3, [r2, #4]
 800a5c2:	4421      	add	r1, r4
 800a5c4:	6011      	str	r1, [r2, #0]
 800a5c6:	e7da      	b.n	800a57e <_free_r+0x26>
 800a5c8:	d902      	bls.n	800a5d0 <_free_r+0x78>
 800a5ca:	230c      	movs	r3, #12
 800a5cc:	6003      	str	r3, [r0, #0]
 800a5ce:	e7d6      	b.n	800a57e <_free_r+0x26>
 800a5d0:	6825      	ldr	r5, [r4, #0]
 800a5d2:	1961      	adds	r1, r4, r5
 800a5d4:	428b      	cmp	r3, r1
 800a5d6:	bf04      	itt	eq
 800a5d8:	6819      	ldreq	r1, [r3, #0]
 800a5da:	685b      	ldreq	r3, [r3, #4]
 800a5dc:	6063      	str	r3, [r4, #4]
 800a5de:	bf04      	itt	eq
 800a5e0:	1949      	addeq	r1, r1, r5
 800a5e2:	6021      	streq	r1, [r4, #0]
 800a5e4:	6054      	str	r4, [r2, #4]
 800a5e6:	e7ca      	b.n	800a57e <_free_r+0x26>
 800a5e8:	b003      	add	sp, #12
 800a5ea:	bd30      	pop	{r4, r5, pc}
 800a5ec:	200023b4 	.word	0x200023b4

0800a5f0 <sbrk_aligned>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	4e0e      	ldr	r6, [pc, #56]	; (800a62c <sbrk_aligned+0x3c>)
 800a5f4:	460c      	mov	r4, r1
 800a5f6:	6831      	ldr	r1, [r6, #0]
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	b911      	cbnz	r1, 800a602 <sbrk_aligned+0x12>
 800a5fc:	f000 f8bc 	bl	800a778 <_sbrk_r>
 800a600:	6030      	str	r0, [r6, #0]
 800a602:	4621      	mov	r1, r4
 800a604:	4628      	mov	r0, r5
 800a606:	f000 f8b7 	bl	800a778 <_sbrk_r>
 800a60a:	1c43      	adds	r3, r0, #1
 800a60c:	d00a      	beq.n	800a624 <sbrk_aligned+0x34>
 800a60e:	1cc4      	adds	r4, r0, #3
 800a610:	f024 0403 	bic.w	r4, r4, #3
 800a614:	42a0      	cmp	r0, r4
 800a616:	d007      	beq.n	800a628 <sbrk_aligned+0x38>
 800a618:	1a21      	subs	r1, r4, r0
 800a61a:	4628      	mov	r0, r5
 800a61c:	f000 f8ac 	bl	800a778 <_sbrk_r>
 800a620:	3001      	adds	r0, #1
 800a622:	d101      	bne.n	800a628 <sbrk_aligned+0x38>
 800a624:	f04f 34ff 	mov.w	r4, #4294967295
 800a628:	4620      	mov	r0, r4
 800a62a:	bd70      	pop	{r4, r5, r6, pc}
 800a62c:	200023b8 	.word	0x200023b8

0800a630 <_malloc_r>:
 800a630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a634:	1ccd      	adds	r5, r1, #3
 800a636:	f025 0503 	bic.w	r5, r5, #3
 800a63a:	3508      	adds	r5, #8
 800a63c:	2d0c      	cmp	r5, #12
 800a63e:	bf38      	it	cc
 800a640:	250c      	movcc	r5, #12
 800a642:	2d00      	cmp	r5, #0
 800a644:	4607      	mov	r7, r0
 800a646:	db01      	blt.n	800a64c <_malloc_r+0x1c>
 800a648:	42a9      	cmp	r1, r5
 800a64a:	d905      	bls.n	800a658 <_malloc_r+0x28>
 800a64c:	230c      	movs	r3, #12
 800a64e:	603b      	str	r3, [r7, #0]
 800a650:	2600      	movs	r6, #0
 800a652:	4630      	mov	r0, r6
 800a654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a658:	4e2e      	ldr	r6, [pc, #184]	; (800a714 <_malloc_r+0xe4>)
 800a65a:	f000 f89d 	bl	800a798 <__malloc_lock>
 800a65e:	6833      	ldr	r3, [r6, #0]
 800a660:	461c      	mov	r4, r3
 800a662:	bb34      	cbnz	r4, 800a6b2 <_malloc_r+0x82>
 800a664:	4629      	mov	r1, r5
 800a666:	4638      	mov	r0, r7
 800a668:	f7ff ffc2 	bl	800a5f0 <sbrk_aligned>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	4604      	mov	r4, r0
 800a670:	d14d      	bne.n	800a70e <_malloc_r+0xde>
 800a672:	6834      	ldr	r4, [r6, #0]
 800a674:	4626      	mov	r6, r4
 800a676:	2e00      	cmp	r6, #0
 800a678:	d140      	bne.n	800a6fc <_malloc_r+0xcc>
 800a67a:	6823      	ldr	r3, [r4, #0]
 800a67c:	4631      	mov	r1, r6
 800a67e:	4638      	mov	r0, r7
 800a680:	eb04 0803 	add.w	r8, r4, r3
 800a684:	f000 f878 	bl	800a778 <_sbrk_r>
 800a688:	4580      	cmp	r8, r0
 800a68a:	d13a      	bne.n	800a702 <_malloc_r+0xd2>
 800a68c:	6821      	ldr	r1, [r4, #0]
 800a68e:	3503      	adds	r5, #3
 800a690:	1a6d      	subs	r5, r5, r1
 800a692:	f025 0503 	bic.w	r5, r5, #3
 800a696:	3508      	adds	r5, #8
 800a698:	2d0c      	cmp	r5, #12
 800a69a:	bf38      	it	cc
 800a69c:	250c      	movcc	r5, #12
 800a69e:	4629      	mov	r1, r5
 800a6a0:	4638      	mov	r0, r7
 800a6a2:	f7ff ffa5 	bl	800a5f0 <sbrk_aligned>
 800a6a6:	3001      	adds	r0, #1
 800a6a8:	d02b      	beq.n	800a702 <_malloc_r+0xd2>
 800a6aa:	6823      	ldr	r3, [r4, #0]
 800a6ac:	442b      	add	r3, r5
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	e00e      	b.n	800a6d0 <_malloc_r+0xa0>
 800a6b2:	6822      	ldr	r2, [r4, #0]
 800a6b4:	1b52      	subs	r2, r2, r5
 800a6b6:	d41e      	bmi.n	800a6f6 <_malloc_r+0xc6>
 800a6b8:	2a0b      	cmp	r2, #11
 800a6ba:	d916      	bls.n	800a6ea <_malloc_r+0xba>
 800a6bc:	1961      	adds	r1, r4, r5
 800a6be:	42a3      	cmp	r3, r4
 800a6c0:	6025      	str	r5, [r4, #0]
 800a6c2:	bf18      	it	ne
 800a6c4:	6059      	strne	r1, [r3, #4]
 800a6c6:	6863      	ldr	r3, [r4, #4]
 800a6c8:	bf08      	it	eq
 800a6ca:	6031      	streq	r1, [r6, #0]
 800a6cc:	5162      	str	r2, [r4, r5]
 800a6ce:	604b      	str	r3, [r1, #4]
 800a6d0:	4638      	mov	r0, r7
 800a6d2:	f104 060b 	add.w	r6, r4, #11
 800a6d6:	f000 f865 	bl	800a7a4 <__malloc_unlock>
 800a6da:	f026 0607 	bic.w	r6, r6, #7
 800a6de:	1d23      	adds	r3, r4, #4
 800a6e0:	1af2      	subs	r2, r6, r3
 800a6e2:	d0b6      	beq.n	800a652 <_malloc_r+0x22>
 800a6e4:	1b9b      	subs	r3, r3, r6
 800a6e6:	50a3      	str	r3, [r4, r2]
 800a6e8:	e7b3      	b.n	800a652 <_malloc_r+0x22>
 800a6ea:	6862      	ldr	r2, [r4, #4]
 800a6ec:	42a3      	cmp	r3, r4
 800a6ee:	bf0c      	ite	eq
 800a6f0:	6032      	streq	r2, [r6, #0]
 800a6f2:	605a      	strne	r2, [r3, #4]
 800a6f4:	e7ec      	b.n	800a6d0 <_malloc_r+0xa0>
 800a6f6:	4623      	mov	r3, r4
 800a6f8:	6864      	ldr	r4, [r4, #4]
 800a6fa:	e7b2      	b.n	800a662 <_malloc_r+0x32>
 800a6fc:	4634      	mov	r4, r6
 800a6fe:	6876      	ldr	r6, [r6, #4]
 800a700:	e7b9      	b.n	800a676 <_malloc_r+0x46>
 800a702:	230c      	movs	r3, #12
 800a704:	603b      	str	r3, [r7, #0]
 800a706:	4638      	mov	r0, r7
 800a708:	f000 f84c 	bl	800a7a4 <__malloc_unlock>
 800a70c:	e7a1      	b.n	800a652 <_malloc_r+0x22>
 800a70e:	6025      	str	r5, [r4, #0]
 800a710:	e7de      	b.n	800a6d0 <_malloc_r+0xa0>
 800a712:	bf00      	nop
 800a714:	200023b4 	.word	0x200023b4

0800a718 <_realloc_r>:
 800a718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a71c:	4680      	mov	r8, r0
 800a71e:	4614      	mov	r4, r2
 800a720:	460e      	mov	r6, r1
 800a722:	b921      	cbnz	r1, 800a72e <_realloc_r+0x16>
 800a724:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a728:	4611      	mov	r1, r2
 800a72a:	f7ff bf81 	b.w	800a630 <_malloc_r>
 800a72e:	b92a      	cbnz	r2, 800a73c <_realloc_r+0x24>
 800a730:	f7ff ff12 	bl	800a558 <_free_r>
 800a734:	4625      	mov	r5, r4
 800a736:	4628      	mov	r0, r5
 800a738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a73c:	f000 f838 	bl	800a7b0 <_malloc_usable_size_r>
 800a740:	4284      	cmp	r4, r0
 800a742:	4607      	mov	r7, r0
 800a744:	d802      	bhi.n	800a74c <_realloc_r+0x34>
 800a746:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a74a:	d812      	bhi.n	800a772 <_realloc_r+0x5a>
 800a74c:	4621      	mov	r1, r4
 800a74e:	4640      	mov	r0, r8
 800a750:	f7ff ff6e 	bl	800a630 <_malloc_r>
 800a754:	4605      	mov	r5, r0
 800a756:	2800      	cmp	r0, #0
 800a758:	d0ed      	beq.n	800a736 <_realloc_r+0x1e>
 800a75a:	42bc      	cmp	r4, r7
 800a75c:	4622      	mov	r2, r4
 800a75e:	4631      	mov	r1, r6
 800a760:	bf28      	it	cs
 800a762:	463a      	movcs	r2, r7
 800a764:	f7ff fbb8 	bl	8009ed8 <memcpy>
 800a768:	4631      	mov	r1, r6
 800a76a:	4640      	mov	r0, r8
 800a76c:	f7ff fef4 	bl	800a558 <_free_r>
 800a770:	e7e1      	b.n	800a736 <_realloc_r+0x1e>
 800a772:	4635      	mov	r5, r6
 800a774:	e7df      	b.n	800a736 <_realloc_r+0x1e>
	...

0800a778 <_sbrk_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	4d06      	ldr	r5, [pc, #24]	; (800a794 <_sbrk_r+0x1c>)
 800a77c:	2300      	movs	r3, #0
 800a77e:	4604      	mov	r4, r0
 800a780:	4608      	mov	r0, r1
 800a782:	602b      	str	r3, [r5, #0]
 800a784:	f7f6 fd50 	bl	8001228 <_sbrk>
 800a788:	1c43      	adds	r3, r0, #1
 800a78a:	d102      	bne.n	800a792 <_sbrk_r+0x1a>
 800a78c:	682b      	ldr	r3, [r5, #0]
 800a78e:	b103      	cbz	r3, 800a792 <_sbrk_r+0x1a>
 800a790:	6023      	str	r3, [r4, #0]
 800a792:	bd38      	pop	{r3, r4, r5, pc}
 800a794:	200023bc 	.word	0x200023bc

0800a798 <__malloc_lock>:
 800a798:	4801      	ldr	r0, [pc, #4]	; (800a7a0 <__malloc_lock+0x8>)
 800a79a:	f000 b811 	b.w	800a7c0 <__retarget_lock_acquire_recursive>
 800a79e:	bf00      	nop
 800a7a0:	200023c0 	.word	0x200023c0

0800a7a4 <__malloc_unlock>:
 800a7a4:	4801      	ldr	r0, [pc, #4]	; (800a7ac <__malloc_unlock+0x8>)
 800a7a6:	f000 b80c 	b.w	800a7c2 <__retarget_lock_release_recursive>
 800a7aa:	bf00      	nop
 800a7ac:	200023c0 	.word	0x200023c0

0800a7b0 <_malloc_usable_size_r>:
 800a7b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7b4:	1f18      	subs	r0, r3, #4
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	bfbc      	itt	lt
 800a7ba:	580b      	ldrlt	r3, [r1, r0]
 800a7bc:	18c0      	addlt	r0, r0, r3
 800a7be:	4770      	bx	lr

0800a7c0 <__retarget_lock_acquire_recursive>:
 800a7c0:	4770      	bx	lr

0800a7c2 <__retarget_lock_release_recursive>:
 800a7c2:	4770      	bx	lr

0800a7c4 <_init>:
 800a7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7c6:	bf00      	nop
 800a7c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ca:	bc08      	pop	{r3}
 800a7cc:	469e      	mov	lr, r3
 800a7ce:	4770      	bx	lr

0800a7d0 <_fini>:
 800a7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d2:	bf00      	nop
 800a7d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7d6:	bc08      	pop	{r3}
 800a7d8:	469e      	mov	lr, r3
 800a7da:	4770      	bx	lr
