// Seed: 933567959
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
);
  assign id_0 = id_5;
  type_13(
      1'b0, ~id_4
  ); type_14(
      1, id_0, id_2 - 1
  );
  reg id_9;
  reg id_10 = id_8;
  type_0 id_11 (
      1,
      1
  );
  always @(posedge 1'h0 && 1) begin
    id_9 <= (id_8);
  end
endmodule
