library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity rw_96x8_sync is
	port (address 		: in std_logic_vector (7 downto 0);
			data_in 		: in std_logic_vector(7 downto 0);
			Write_WE 	: in std_logic;
			clk 			: in std_logic;
			data_out 	: out std_logic_vector(7 downto 0));
end rw_96x8_sync;

architecture rw_96x8_sync_arch of rw_96x8_sync is
	type RW_type is array (0 to 15) of std_logic_vector (7 downto 0);
	
	signal RW : RW_type;
	
	begin
		MEMORY: process (address, WE, data_in)
			begin
				if (WE = '1') then 
					RW(to_integer(unsigned(address)))<= data_in;
				else
					data_out <= RW(to_integer(unsigned(address))) ;
				end if;
			end process;
			
end architecture;
				