# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 6 2021 21:38:57

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_pll
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_pll:R vs. clk_pll:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.13 MHz  | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.01 MHz   | 
Clock: clk_app           | Frequency: 71.03 MHz   | Target: 2.02 MHz   | 
Clock: clk_pll           | Frequency: 76.66 MHz   | Target: 50.00 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.39 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62000            59643       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_pll        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       992000           985054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_pll        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        496000           481921      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_pll        False path       False path  False path       False path  False path       False path  False path       False path  
clk_pll       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_pll       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_pll       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_pll       clk_pll        20000            6955        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  5143         clk_pll:R              
usb_p:in   u_pll/PLLOUTGLOBAL  4347         clk_pll:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 20137         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  12639         clk_pll:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12070         clk_pll:R              
usb_pu     clk                 17904         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -4037       clk_pll:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -3272       clk_pll:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 19539                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  10184                 clk_pll:R              
usb_p:out  u_pll/PLLOUTGLOBAL  10184                 clk_pll:R              
usb_pu     clk                 17234                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_13_7_3/lcout
Path End         : u_prescaler.prescaler_cnt_3_LC_13_7_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_3_LC_13_7_2/clk
Setup Constraint : 62000p
Path slack       : 59643p

Capture Clock Arrival Time (clk:R#2)   62000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68433

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6846/I                                   ClkMux                         0              6671  RISE       1
I__6846/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_13_7_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_13_7_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  59643  RISE       5
I__5469/I                                    LocalMux                       0              7922  59643  RISE       1
I__5469/O                                    LocalMux                     486              8407  59643  RISE       1
I__5473/I                                    InMux                          0              8407  59643  RISE       1
I__5473/O                                    InMux                        382              8790  59643  RISE       1
u_prescaler.prescaler_cnt_3_LC_13_7_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  59643  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6846/I                                   ClkMux                         0              6671  RISE       1
I__6846/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_3_LC_13_7_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_13_13_0/lcout
Path End         : up_cnt_20_LC_13_15_4/in3
Capture Clock    : up_cnt_20_LC_13_15_4/clk
Setup Constraint : 992000p
Path slack       : 985053p

Capture Clock Arrival Time (clk_1mhz:R#2)   992000
+ Master Clock Source Latency                    0
+ Capture Clock Path Delay                    7126
- Setup Time                                  -403
-----------------------------------------   ------ 
End-of-path required time (ps)              998722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6849/I                                   ClkMux                         0              6671  RISE       1
I__6849/O                                   ClkMux                       455              7126  RISE       1
up_cnt_0_LC_13_13_0/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_13_13_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  985054  RISE       1
I__5430/I                         LocalMux                       0              7922  985054  RISE       1
I__5430/O                         LocalMux                     486              8407  985054  RISE       1
I__5431/I                         InMux                          0              8407  985054  RISE       1
I__5431/O                         InMux                        382              8790  985054  RISE       1
up_cnt_0_LC_13_13_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  985054  RISE       1
up_cnt_0_LC_13_13_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  985054  RISE       2
up_cnt_1_LC_13_13_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  985054  RISE       1
up_cnt_1_LC_13_13_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  985054  RISE       2
up_cnt_2_LC_13_13_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  985054  RISE       1
up_cnt_2_LC_13_13_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  985054  RISE       2
up_cnt_3_LC_13_13_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  985054  RISE       1
up_cnt_3_LC_13_13_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  985054  RISE       2
up_cnt_4_LC_13_13_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  985054  RISE       1
up_cnt_4_LC_13_13_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  985054  RISE       2
up_cnt_5_LC_13_13_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  985054  RISE       1
up_cnt_5_LC_13_13_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  985054  RISE       2
up_cnt_6_LC_13_13_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  985054  RISE       1
up_cnt_6_LC_13_13_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  985054  RISE       2
up_cnt_7_LC_13_13_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  985054  RISE       1
up_cnt_7_LC_13_13_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  985054  RISE       1
IN_MUX_bfv_13_14_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  985054  RISE       1
IN_MUX_bfv_13_14_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  985054  RISE       2
up_cnt_8_LC_13_14_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  985054  RISE       1
up_cnt_8_LC_13_14_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  985054  RISE       2
up_cnt_9_LC_13_14_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  985054  RISE       1
up_cnt_9_LC_13_14_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  985054  RISE       2
up_cnt_10_LC_13_14_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  985054  RISE       1
up_cnt_10_LC_13_14_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  985054  RISE       2
up_cnt_11_LC_13_14_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  985054  RISE       1
up_cnt_11_LC_13_14_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  985054  RISE       2
up_cnt_12_LC_13_14_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  985054  RISE       1
up_cnt_12_LC_13_14_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  985054  RISE       2
up_cnt_13_LC_13_14_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  985054  RISE       1
up_cnt_13_LC_13_14_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  985054  RISE       2
up_cnt_14_LC_13_14_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  985054  RISE       1
up_cnt_14_LC_13_14_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  985054  RISE       2
up_cnt_15_LC_13_14_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  985054  RISE       1
up_cnt_15_LC_13_14_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  985054  RISE       1
IN_MUX_bfv_13_15_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  985054  RISE       1
IN_MUX_bfv_13_15_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  985054  RISE       2
up_cnt_16_LC_13_15_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  985054  RISE       1
up_cnt_16_LC_13_15_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  985054  RISE       2
up_cnt_17_LC_13_15_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  985054  RISE       1
up_cnt_17_LC_13_15_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  985054  RISE       2
up_cnt_18_LC_13_15_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  985054  RISE       1
up_cnt_18_LC_13_15_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  985054  RISE       2
up_cnt_19_LC_13_15_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  985054  RISE       1
up_cnt_19_LC_13_15_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  985054  RISE       1
I__5524/I                         InMux                          0             13286  985054  RISE       1
I__5524/O                         InMux                        382             13669  985054  RISE       1
up_cnt_20_LC_13_15_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  985054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6851/I                                   ClkMux                         0              6671  RISE       1
I__6851/O                                   ClkMux                       455              7126  RISE       1
up_cnt_20_LC_13_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 71.03 MHz | Target: 2.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_16_19_4/lcout
Path End         : u_app.wait_cnt_q_2_LC_21_24_6/in0
Capture Clock    : u_app.wait_cnt_q_2_LC_21_24_6/clk
Setup Constraint : 496000p
Path slack       : 481921p

Capture Clock Arrival Time (clk_app:R#2)   496000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  11715
- Setup Time                                 -693
----------------------------------------   ------ 
End-of-path required time (ps)             507023

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 11715
+ Clock To Q                                796
+ Data Path Delay                         12591
---------------------------------------   ----- 
End-of-path arrival time (ps)             25102
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                       Odrv12                         0              1420  RISE       1
I__1736/O                                       Odrv12                       724              2143  RISE       1
I__1737/I                                       Span12Mux_v                    0              2143  RISE       1
I__1737/O                                       Span12Mux_v                  724              2867  RISE       1
I__1738/I                                       Span12Mux_v                    0              2867  RISE       1
I__1738/O                                       Span12Mux_v                  724              3590  RISE       1
I__1739/I                                       Span12Mux_h                    0              3590  RISE       1
I__1739/O                                       Span12Mux_h                  724              4314  RISE       1
I__1740/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                       LocalMux                       0              4665  RISE       1
I__1741/O                                       LocalMux                     486              5151  RISE       1
I__1742/I                                       IoInMux                        0              5151  RISE       1
I__1742/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6842/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                       GlobalMux                      0              6443  RISE       1
I__6843/O                                       GlobalMux                    227              6671  RISE       1
I__6845/I                                       ClkMux                         0              6671  RISE       1
I__6845/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7800/I                                       Odrv4                          0              7922  RISE       1
I__7800/O                                       Odrv4                        517              8438  RISE       1
I__7805/I                                       Span4Mux_v                     0              8438  RISE       1
I__7805/O                                       Span4Mux_v                   517              8955  RISE       1
I__7808/I                                       Span4Mux_s1_v                  0              8955  RISE       1
I__7808/O                                       Span4Mux_s1_v                300              9255  RISE       1
I__7810/I                                       LocalMux                       0              9255  RISE       1
I__7810/O                                       LocalMux                     486              9741  RISE       1
I__7811/I                                       IoInMux                        0              9741  RISE       1
I__7811/O                                       IoInMux                      382             10123  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10123  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11033  RISE     162
I__13826/I                                      gio2CtrlBuf                    0             11033  RISE       1
I__13826/O                                      gio2CtrlBuf                    0             11033  RISE       1
I__13827/I                                      GlobalMux                      0             11033  RISE       1
I__13827/O                                      GlobalMux                    227             11260  RISE       1
I__13833/I                                      ClkMux                         0             11260  RISE       1
I__13833/O                                      ClkMux                       455             11715  RISE       1
u_app.data_q_3_LC_16_19_4/clk                   LogicCell40_SEQ_MODE_1010      0             11715  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_16_19_4/lcout               LogicCell40_SEQ_MODE_1010    796             12511  481921  RISE      15
I__10796/I                                    Odrv4                          0             12511  481921  RISE       1
I__10796/O                                    Odrv4                        517             13028  481921  RISE       1
I__10799/I                                    Span4Mux_h                     0             13028  481921  RISE       1
I__10799/O                                    Span4Mux_h                   444             13473  481921  RISE       1
I__10803/I                                    Span4Mux_h                     0             13473  481921  RISE       1
I__10803/O                                    Span4Mux_h                   444             13917  481921  RISE       1
I__10810/I                                    LocalMux                       0             13917  481921  RISE       1
I__10810/O                                    LocalMux                     486             14403  481921  RISE       1
I__10818/I                                    InMux                          0             14403  481921  RISE       1
I__10818/O                                    InMux                        382             14785  481921  RISE       1
u_app.data_q_RNIFMPU_2_LC_21_21_4/in1         LogicCell40_SEQ_MODE_0000      0             14785  481921  RISE       1
u_app.data_q_RNIFMPU_2_LC_21_21_4/lcout       LogicCell40_SEQ_MODE_0000    589             15374  481921  RISE       1
I__10282/I                                    LocalMux                       0             15374  481921  RISE       1
I__10282/O                                    LocalMux                     486             15860  481921  RISE       1
I__10283/I                                    InMux                          0             15860  481921  RISE       1
I__10283/O                                    InMux                        382             16243  481921  RISE       1
u_app.data_q_RNI427R3_1_LC_22_22_7/in3        LogicCell40_SEQ_MODE_0000      0             16243  481921  RISE       1
u_app.data_q_RNI427R3_1_LC_22_22_7/lcout      LogicCell40_SEQ_MODE_0000    465             16708  481921  RISE       4
I__11866/I                                    LocalMux                       0             16708  481921  RISE       1
I__11866/O                                    LocalMux                     486             17194  481921  RISE       1
I__11869/I                                    InMux                          0             17194  481921  RISE       1
I__11869/O                                    InMux                        382             17576  481921  RISE       1
u_app.data_valid_q_RNIV4744_LC_23_23_4/in1    LogicCell40_SEQ_MODE_0000      0             17576  481921  RISE       1
u_app.data_valid_q_RNIV4744_LC_23_23_4/lcout  LogicCell40_SEQ_MODE_0000    589             18165  481921  RISE       3
I__11907/I                                    LocalMux                       0             18165  481921  RISE       1
I__11907/O                                    LocalMux                     486             18651  481921  RISE       1
I__11909/I                                    InMux                          0             18651  481921  RISE       1
I__11909/O                                    InMux                        382             19034  481921  RISE       1
u_app.state_q_RNIS4IH4_1_LC_24_23_4/in3       LogicCell40_SEQ_MODE_0000      0             19034  481921  RISE       1
u_app.state_q_RNIS4IH4_1_LC_24_23_4/lcout     LogicCell40_SEQ_MODE_0000    465             19499  481921  RISE       6
I__12049/I                                    LocalMux                       0             19499  481921  RISE       1
I__12049/O                                    LocalMux                     486             19985  481921  RISE       1
I__12052/I                                    InMux                          0             19985  481921  RISE       1
I__12052/O                                    InMux                        382             20367  481921  RISE       1
u_app.data_valid_q_RNI5HHKJ_LC_23_22_6/in3    LogicCell40_SEQ_MODE_0000      0             20367  481921  RISE       1
u_app.data_valid_q_RNI5HHKJ_LC_23_22_6/lcout  LogicCell40_SEQ_MODE_0000    465             20832  481921  RISE       2
I__11041/I                                    LocalMux                       0             20832  481921  RISE       1
I__11041/O                                    LocalMux                     486             21318  481921  RISE       1
I__11043/I                                    InMux                          0             21318  481921  RISE       1
I__11043/O                                    InMux                        382             21701  481921  RISE       1
u_app.data_valid_q_RNIO4DEL_LC_23_22_4/in1    LogicCell40_SEQ_MODE_0000      0             21701  481921  RISE       1
u_app.data_valid_q_RNIO4DEL_LC_23_22_4/lcout  LogicCell40_SEQ_MODE_0000    589             22290  481921  RISE       9
I__13800/I                                    Odrv4                          0             22290  481921  RISE       1
I__13800/O                                    Odrv4                        517             22807  481921  RISE       1
I__13804/I                                    LocalMux                       0             22807  481921  RISE       1
I__13804/O                                    LocalMux                     486             23293  481921  RISE       1
I__13811/I                                    InMux                          0             23293  481921  RISE       1
I__13811/O                                    InMux                        382             23675  481921  RISE       1
I__13818/I                                    CascadeMux                     0             23675  481921  RISE       1
I__13818/O                                    CascadeMux                     0             23675  481921  RISE       1
u_app.state_q_RNIGVL9Q_6_LC_22_23_7/in2       LogicCell40_SEQ_MODE_0000      0             23675  481921  RISE       1
u_app.state_q_RNIGVL9Q_6_LC_22_23_7/lcout     LogicCell40_SEQ_MODE_0000    558             24233  481921  RISE       8
I__11071/I                                    LocalMux                       0             24233  481921  RISE       1
I__11071/O                                    LocalMux                     486             24719  481921  RISE       1
I__11074/I                                    InMux                          0             24719  481921  RISE       1
I__11074/O                                    InMux                        382             25102  481921  RISE       1
u_app.wait_cnt_q_2_LC_21_24_6/in0             LogicCell40_SEQ_MODE_1010      0             25102  481921  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                       Odrv12                         0              1420  RISE       1
I__1736/O                                       Odrv12                       724              2143  RISE       1
I__1737/I                                       Span12Mux_v                    0              2143  RISE       1
I__1737/O                                       Span12Mux_v                  724              2867  RISE       1
I__1738/I                                       Span12Mux_v                    0              2867  RISE       1
I__1738/O                                       Span12Mux_v                  724              3590  RISE       1
I__1739/I                                       Span12Mux_h                    0              3590  RISE       1
I__1739/O                                       Span12Mux_h                  724              4314  RISE       1
I__1740/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                       LocalMux                       0              4665  RISE       1
I__1741/O                                       LocalMux                     486              5151  RISE       1
I__1742/I                                       IoInMux                        0              5151  RISE       1
I__1742/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6842/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                       GlobalMux                      0              6443  RISE       1
I__6843/O                                       GlobalMux                    227              6671  RISE       1
I__6845/I                                       ClkMux                         0              6671  RISE       1
I__6845/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7800/I                                       Odrv4                          0              7922  RISE       1
I__7800/O                                       Odrv4                        517              8438  RISE       1
I__7805/I                                       Span4Mux_v                     0              8438  RISE       1
I__7805/O                                       Span4Mux_v                   517              8955  RISE       1
I__7808/I                                       Span4Mux_s1_v                  0              8955  RISE       1
I__7808/O                                       Span4Mux_s1_v                300              9255  RISE       1
I__7810/I                                       LocalMux                       0              9255  RISE       1
I__7810/O                                       LocalMux                     486              9741  RISE       1
I__7811/I                                       IoInMux                        0              9741  RISE       1
I__7811/O                                       IoInMux                      382             10123  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10123  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11033  RISE     162
I__13826/I                                      gio2CtrlBuf                    0             11033  RISE       1
I__13826/O                                      gio2CtrlBuf                    0             11033  RISE       1
I__13827/I                                      GlobalMux                      0             11033  RISE       1
I__13827/O                                      GlobalMux                    227             11260  RISE       1
I__13883/I                                      ClkMux                         0             11260  RISE       1
I__13883/O                                      ClkMux                       455             11715  RISE       1
u_app.wait_cnt_q_2_LC_21_24_6/clk               LogicCell40_SEQ_MODE_1010      0             11715  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_pll
*************************************
Clock: clk_pll
Frequency: 76.66 MHz | Target: 50.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.in_first_q_er_1_LC_14_17_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/clk
Setup Constraint : 20000p
Path slack       : 6955p

Capture Clock Arrival Time (clk_pll:R#2)   20000
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             20682

Launch Clock Arrival Time (clk_pll:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         12249
---------------------------------------   ----- 
End-of-path arrival time (ps)             13727
 
Launch Clock Path
pin name                                              model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15674/I                                            GlobalMux                               0                 0  RISE       1
I__15674/O                                            GlobalMux                             227               227  RISE       1
I__15683/I                                            ClkMux                                  0               227  RISE       1
I__15683/O                                            ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_1_LC_14_17_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.in_first_q_er_1_LC_14_17_5/lcout                         LogicCell40_SEQ_MODE_1010    796              1478   6955  RISE       4
I__6600/I                                                                      LocalMux                       0              1478   6955  RISE       1
I__6600/O                                                                      LocalMux                     486              1964   6955  RISE       1
I__6603/I                                                                      InMux                          0              1964   6955  RISE       1
I__6603/O                                                                      InMux                        382              2346   6955  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIVKU5_1_LC_15_17_6/in1                   LogicCell40_SEQ_MODE_0000      0              2346   6955  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIVKU5_1_LC_15_17_6/lcout                 LogicCell40_SEQ_MODE_0000    589              2936   6955  RISE       2
I__6597/I                                                                      LocalMux                       0              2936   6955  RISE       1
I__6597/O                                                                      LocalMux                     486              3422   6955  RISE       1
I__6598/I                                                                      InMux                          0              3422   6955  RISE       1
I__6598/O                                                                      InMux                        382              3804   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIGHCP_0_LC_15_17_5/in3          LogicCell40_SEQ_MODE_0000      0              3804   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIGHCP_0_LC_15_17_5/lcout        LogicCell40_SEQ_MODE_0000    465              4269   6955  RISE       1
I__6608/I                                                                      Odrv4                          0              4269   6955  RISE       1
I__6608/O                                                                      Odrv4                        517              4786   6955  RISE       1
I__6609/I                                                                      LocalMux                       0              4786   6955  RISE       1
I__6609/O                                                                      LocalMux                     486              5272   6955  RISE       1
I__6610/I                                                                      InMux                          0              5272   6955  RISE       1
I__6610/O                                                                      InMux                        382              5654   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI3FRR1_1_LC_15_17_1/in3         LogicCell40_SEQ_MODE_0000      0              5654   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI3FRR1_1_LC_15_17_1/lcout       LogicCell40_SEQ_MODE_0000    465              6119   6955  RISE       4
I__7752/I                                                                      LocalMux                       0              6119   6955  RISE       1
I__7752/O                                                                      LocalMux                     486              6605   6955  RISE       1
I__7755/I                                                                      InMux                          0              6605   6955  RISE       1
I__7755/O                                                                      InMux                        382              6988   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_consumed_q_RNIUSOJ2_LC_15_18_5/in3       LogicCell40_SEQ_MODE_0000      0              6988   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_consumed_q_RNIUSOJ2_LC_15_18_5/ltout     LogicCell40_SEQ_MODE_0000    403              7391   6955  FALL       1
I__6634/I                                                                      CascadeMux                     0              7391   6955  FALL       1
I__6634/O                                                                      CascadeMux                     0              7391   6955  FALL       1
u_usb_cdc.u_bulk_endp.u_async_data_delay_in_cnt_q_RNI9K1P2_0_LC_15_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7391   6955  FALL       1
u_usb_cdc.u_bulk_endp.u_async_data_delay_in_cnt_q_RNI9K1P2_0_LC_15_18_6/lcout  LogicCell40_SEQ_MODE_0000    558              7949   6955  RISE       8
I__7770/I                                                                      Odrv4                          0              7949   6955  RISE       1
I__7770/O                                                                      Odrv4                        517              8466   6955  RISE       1
I__7776/I                                                                      LocalMux                       0              8466   6955  RISE       1
I__7776/O                                                                      LocalMux                     486              8952   6955  RISE       1
I__7783/I                                                                      InMux                          0              8952   6955  RISE       1
I__7783/O                                                                      InMux                        382              9334   6955  RISE       1
I__7786/I                                                                      CascadeMux                     0              9334   6955  RISE       1
I__7786/O                                                                      CascadeMux                     0              9334   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIQHET2_3_LC_15_21_4/in2         LogicCell40_SEQ_MODE_0000      0              9334   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIQHET2_3_LC_15_21_4/lcout       LogicCell40_SEQ_MODE_0000    558              9892   6955  RISE       3
I__6736/I                                                                      LocalMux                       0              9892   6955  RISE       1
I__6736/O                                                                      LocalMux                     486             10378   6955  RISE       1
I__6739/I                                                                      InMux                          0             10378   6955  RISE       1
I__6739/O                                                                      InMux                        382             10761   6955  RISE       1
I__6741/I                                                                      CascadeMux                     0             10761   6955  RISE       1
I__6741/O                                                                      CascadeMux                     0             10761   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI7BR13_4_1_LC_15_21_1/in2       LogicCell40_SEQ_MODE_0000      0             10761   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI7BR13_4_1_LC_15_21_1/lcout     LogicCell40_SEQ_MODE_0000    558             11319   6955  RISE       8
I__6635/I                                                                      Odrv4                          0             11319   6955  RISE       1
I__6635/O                                                                      Odrv4                        517             11836   6955  RISE       1
I__6638/I                                                                      Span4Mux_v                     0             11836   6955  RISE       1
I__6638/O                                                                      Span4Mux_v                   517             12353   6955  RISE       1
I__6642/I                                                                      LocalMux                       0             12353   6955  RISE       1
I__6642/O                                                                      LocalMux                     486             12838   6955  RISE       1
I__6646/I                                                                      CEMux                          0             12838   6955  RISE       1
I__6646/O                                                                      CEMux                        889             13727   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/ce                   LogicCell40_SEQ_MODE_1010      0             13727   6955  RISE       1

Capture Clock Path
pin name                                                       model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15674/I                                                     GlobalMux                               0                 0  RISE       1
I__15674/O                                                     GlobalMux                             227               227  RISE       1
I__15692/I                                                     ClkMux                                  0               227  RISE       1
I__15692/O                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_13_7_3/lcout
Path End         : u_prescaler.prescaler_cnt_3_LC_13_7_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_3_LC_13_7_2/clk
Setup Constraint : 62000p
Path slack       : 59643p

Capture Clock Arrival Time (clk:R#2)   62000
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68433

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6846/I                                   ClkMux                         0              6671  RISE       1
I__6846/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_13_7_3/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_13_7_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  59643  RISE       5
I__5469/I                                    LocalMux                       0              7922  59643  RISE       1
I__5469/O                                    LocalMux                     486              8407  59643  RISE       1
I__5473/I                                    InMux                          0              8407  59643  RISE       1
I__5473/O                                    InMux                        382              8790  59643  RISE       1
u_prescaler.prescaler_cnt_3_LC_13_7_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  59643  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6846/I                                   ClkMux                         0              6671  RISE       1
I__6846/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_3_LC_13_7_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_pll:R vs. clk_pll:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.in_first_q_er_1_LC_14_17_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/clk
Setup Constraint : 20000p
Path slack       : 6955p

Capture Clock Arrival Time (clk_pll:R#2)   20000
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             20682

Launch Clock Arrival Time (clk_pll:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         12249
---------------------------------------   ----- 
End-of-path arrival time (ps)             13727
 
Launch Clock Path
pin name                                              model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15674/I                                            GlobalMux                               0                 0  RISE       1
I__15674/O                                            GlobalMux                             227               227  RISE       1
I__15683/I                                            ClkMux                                  0               227  RISE       1
I__15683/O                                            ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_1_LC_14_17_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.in_first_q_er_1_LC_14_17_5/lcout                         LogicCell40_SEQ_MODE_1010    796              1478   6955  RISE       4
I__6600/I                                                                      LocalMux                       0              1478   6955  RISE       1
I__6600/O                                                                      LocalMux                     486              1964   6955  RISE       1
I__6603/I                                                                      InMux                          0              1964   6955  RISE       1
I__6603/O                                                                      InMux                        382              2346   6955  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIVKU5_1_LC_15_17_6/in1                   LogicCell40_SEQ_MODE_0000      0              2346   6955  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIVKU5_1_LC_15_17_6/lcout                 LogicCell40_SEQ_MODE_0000    589              2936   6955  RISE       2
I__6597/I                                                                      LocalMux                       0              2936   6955  RISE       1
I__6597/O                                                                      LocalMux                     486              3422   6955  RISE       1
I__6598/I                                                                      InMux                          0              3422   6955  RISE       1
I__6598/O                                                                      InMux                        382              3804   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIGHCP_0_LC_15_17_5/in3          LogicCell40_SEQ_MODE_0000      0              3804   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIGHCP_0_LC_15_17_5/lcout        LogicCell40_SEQ_MODE_0000    465              4269   6955  RISE       1
I__6608/I                                                                      Odrv4                          0              4269   6955  RISE       1
I__6608/O                                                                      Odrv4                        517              4786   6955  RISE       1
I__6609/I                                                                      LocalMux                       0              4786   6955  RISE       1
I__6609/O                                                                      LocalMux                     486              5272   6955  RISE       1
I__6610/I                                                                      InMux                          0              5272   6955  RISE       1
I__6610/O                                                                      InMux                        382              5654   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI3FRR1_1_LC_15_17_1/in3         LogicCell40_SEQ_MODE_0000      0              5654   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI3FRR1_1_LC_15_17_1/lcout       LogicCell40_SEQ_MODE_0000    465              6119   6955  RISE       4
I__7752/I                                                                      LocalMux                       0              6119   6955  RISE       1
I__7752/O                                                                      LocalMux                     486              6605   6955  RISE       1
I__7755/I                                                                      InMux                          0              6605   6955  RISE       1
I__7755/O                                                                      InMux                        382              6988   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_consumed_q_RNIUSOJ2_LC_15_18_5/in3       LogicCell40_SEQ_MODE_0000      0              6988   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_consumed_q_RNIUSOJ2_LC_15_18_5/ltout     LogicCell40_SEQ_MODE_0000    403              7391   6955  FALL       1
I__6634/I                                                                      CascadeMux                     0              7391   6955  FALL       1
I__6634/O                                                                      CascadeMux                     0              7391   6955  FALL       1
u_usb_cdc.u_bulk_endp.u_async_data_delay_in_cnt_q_RNI9K1P2_0_LC_15_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7391   6955  FALL       1
u_usb_cdc.u_bulk_endp.u_async_data_delay_in_cnt_q_RNI9K1P2_0_LC_15_18_6/lcout  LogicCell40_SEQ_MODE_0000    558              7949   6955  RISE       8
I__7770/I                                                                      Odrv4                          0              7949   6955  RISE       1
I__7770/O                                                                      Odrv4                        517              8466   6955  RISE       1
I__7776/I                                                                      LocalMux                       0              8466   6955  RISE       1
I__7776/O                                                                      LocalMux                     486              8952   6955  RISE       1
I__7783/I                                                                      InMux                          0              8952   6955  RISE       1
I__7783/O                                                                      InMux                        382              9334   6955  RISE       1
I__7786/I                                                                      CascadeMux                     0              9334   6955  RISE       1
I__7786/O                                                                      CascadeMux                     0              9334   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIQHET2_3_LC_15_21_4/in2         LogicCell40_SEQ_MODE_0000      0              9334   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNIQHET2_3_LC_15_21_4/lcout       LogicCell40_SEQ_MODE_0000    558              9892   6955  RISE       3
I__6736/I                                                                      LocalMux                       0              9892   6955  RISE       1
I__6736/O                                                                      LocalMux                     486             10378   6955  RISE       1
I__6739/I                                                                      InMux                          0             10378   6955  RISE       1
I__6739/O                                                                      InMux                        382             10761   6955  RISE       1
I__6741/I                                                                      CascadeMux                     0             10761   6955  RISE       1
I__6741/O                                                                      CascadeMux                     0             10761   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI7BR13_4_1_LC_15_21_1/in2       LogicCell40_SEQ_MODE_0000      0             10761   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_last_q_RNI7BR13_4_1_LC_15_21_1/lcout     LogicCell40_SEQ_MODE_0000    558             11319   6955  RISE       8
I__6635/I                                                                      Odrv4                          0             11319   6955  RISE       1
I__6635/O                                                                      Odrv4                        517             11836   6955  RISE       1
I__6638/I                                                                      Span4Mux_v                     0             11836   6955  RISE       1
I__6638/O                                                                      Span4Mux_v                   517             12353   6955  RISE       1
I__6642/I                                                                      LocalMux                       0             12353   6955  RISE       1
I__6642/O                                                                      LocalMux                     486             12838   6955  RISE       1
I__6646/I                                                                      CEMux                          0             12838   6955  RISE       1
I__6646/O                                                                      CEMux                        889             13727   6955  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/ce                   LogicCell40_SEQ_MODE_1010      0             13727   6955  RISE       1

Capture Clock Path
pin name                                                       model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15674/I                                                     GlobalMux                               0                 0  RISE       1
I__15674/O                                                     GlobalMux                             227               227  RISE       1
I__15692/I                                                     ClkMux                                  0               227  RISE       1
I__15692/O                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_async_data_in_fifo_q_2_LC_15_20_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_13_13_0/lcout
Path End         : up_cnt_20_LC_13_15_4/in3
Capture Clock    : up_cnt_20_LC_13_15_4/clk
Setup Constraint : 992000p
Path slack       : 985053p

Capture Clock Arrival Time (clk_1mhz:R#2)   992000
+ Master Clock Source Latency                    0
+ Capture Clock Path Delay                    7126
- Setup Time                                  -403
-----------------------------------------   ------ 
End-of-path required time (ps)              998722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6849/I                                   ClkMux                         0              6671  RISE       1
I__6849/O                                   ClkMux                       455              7126  RISE       1
up_cnt_0_LC_13_13_0/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_13_13_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  985054  RISE       1
I__5430/I                         LocalMux                       0              7922  985054  RISE       1
I__5430/O                         LocalMux                     486              8407  985054  RISE       1
I__5431/I                         InMux                          0              8407  985054  RISE       1
I__5431/O                         InMux                        382              8790  985054  RISE       1
up_cnt_0_LC_13_13_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  985054  RISE       1
up_cnt_0_LC_13_13_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  985054  RISE       2
up_cnt_1_LC_13_13_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  985054  RISE       1
up_cnt_1_LC_13_13_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  985054  RISE       2
up_cnt_2_LC_13_13_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  985054  RISE       1
up_cnt_2_LC_13_13_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  985054  RISE       2
up_cnt_3_LC_13_13_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  985054  RISE       1
up_cnt_3_LC_13_13_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  985054  RISE       2
up_cnt_4_LC_13_13_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  985054  RISE       1
up_cnt_4_LC_13_13_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  985054  RISE       2
up_cnt_5_LC_13_13_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  985054  RISE       1
up_cnt_5_LC_13_13_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  985054  RISE       2
up_cnt_6_LC_13_13_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  985054  RISE       1
up_cnt_6_LC_13_13_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  985054  RISE       2
up_cnt_7_LC_13_13_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  985054  RISE       1
up_cnt_7_LC_13_13_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  985054  RISE       1
IN_MUX_bfv_13_14_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  985054  RISE       1
IN_MUX_bfv_13_14_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  985054  RISE       2
up_cnt_8_LC_13_14_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  985054  RISE       1
up_cnt_8_LC_13_14_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  985054  RISE       2
up_cnt_9_LC_13_14_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  985054  RISE       1
up_cnt_9_LC_13_14_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  985054  RISE       2
up_cnt_10_LC_13_14_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  985054  RISE       1
up_cnt_10_LC_13_14_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  985054  RISE       2
up_cnt_11_LC_13_14_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  985054  RISE       1
up_cnt_11_LC_13_14_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  985054  RISE       2
up_cnt_12_LC_13_14_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  985054  RISE       1
up_cnt_12_LC_13_14_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  985054  RISE       2
up_cnt_13_LC_13_14_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  985054  RISE       1
up_cnt_13_LC_13_14_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  985054  RISE       2
up_cnt_14_LC_13_14_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  985054  RISE       1
up_cnt_14_LC_13_14_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  985054  RISE       2
up_cnt_15_LC_13_14_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  985054  RISE       1
up_cnt_15_LC_13_14_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  985054  RISE       1
IN_MUX_bfv_13_15_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  985054  RISE       1
IN_MUX_bfv_13_15_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  985054  RISE       2
up_cnt_16_LC_13_15_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  985054  RISE       1
up_cnt_16_LC_13_15_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  985054  RISE       2
up_cnt_17_LC_13_15_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  985054  RISE       1
up_cnt_17_LC_13_15_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  985054  RISE       2
up_cnt_18_LC_13_15_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  985054  RISE       1
up_cnt_18_LC_13_15_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  985054  RISE       2
up_cnt_19_LC_13_15_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  985054  RISE       1
up_cnt_19_LC_13_15_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  985054  RISE       1
I__5524/I                         InMux                          0             13286  985054  RISE       1
I__5524/O                         InMux                        382             13669  985054  RISE       1
up_cnt_20_LC_13_15_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  985054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                   Odrv12                         0              1420  RISE       1
I__1736/O                                   Odrv12                       724              2143  RISE       1
I__1737/I                                   Span12Mux_v                    0              2143  RISE       1
I__1737/O                                   Span12Mux_v                  724              2867  RISE       1
I__1738/I                                   Span12Mux_v                    0              2867  RISE       1
I__1738/O                                   Span12Mux_v                  724              3590  RISE       1
I__1739/I                                   Span12Mux_h                    0              3590  RISE       1
I__1739/O                                   Span12Mux_h                  724              4314  RISE       1
I__1740/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                   LocalMux                       0              4665  RISE       1
I__1741/O                                   LocalMux                     486              5151  RISE       1
I__1742/I                                   IoInMux                        0              5151  RISE       1
I__1742/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__6842/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                   GlobalMux                      0              6443  RISE       1
I__6843/O                                   GlobalMux                    227              6671  RISE       1
I__6851/I                                   ClkMux                         0              6671  RISE       1
I__6851/O                                   ClkMux                       455              7126  RISE       1
up_cnt_20_LC_13_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_16_19_4/lcout
Path End         : u_app.wait_cnt_q_2_LC_21_24_6/in0
Capture Clock    : u_app.wait_cnt_q_2_LC_21_24_6/clk
Setup Constraint : 496000p
Path slack       : 481921p

Capture Clock Arrival Time (clk_app:R#2)   496000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  11715
- Setup Time                                 -693
----------------------------------------   ------ 
End-of-path required time (ps)             507023

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 11715
+ Clock To Q                                796
+ Data Path Delay                         12591
---------------------------------------   ----- 
End-of-path arrival time (ps)             25102
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                       Odrv12                         0              1420  RISE       1
I__1736/O                                       Odrv12                       724              2143  RISE       1
I__1737/I                                       Span12Mux_v                    0              2143  RISE       1
I__1737/O                                       Span12Mux_v                  724              2867  RISE       1
I__1738/I                                       Span12Mux_v                    0              2867  RISE       1
I__1738/O                                       Span12Mux_v                  724              3590  RISE       1
I__1739/I                                       Span12Mux_h                    0              3590  RISE       1
I__1739/O                                       Span12Mux_h                  724              4314  RISE       1
I__1740/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                       LocalMux                       0              4665  RISE       1
I__1741/O                                       LocalMux                     486              5151  RISE       1
I__1742/I                                       IoInMux                        0              5151  RISE       1
I__1742/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6842/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                       GlobalMux                      0              6443  RISE       1
I__6843/O                                       GlobalMux                    227              6671  RISE       1
I__6845/I                                       ClkMux                         0              6671  RISE       1
I__6845/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7800/I                                       Odrv4                          0              7922  RISE       1
I__7800/O                                       Odrv4                        517              8438  RISE       1
I__7805/I                                       Span4Mux_v                     0              8438  RISE       1
I__7805/O                                       Span4Mux_v                   517              8955  RISE       1
I__7808/I                                       Span4Mux_s1_v                  0              8955  RISE       1
I__7808/O                                       Span4Mux_s1_v                300              9255  RISE       1
I__7810/I                                       LocalMux                       0              9255  RISE       1
I__7810/O                                       LocalMux                     486              9741  RISE       1
I__7811/I                                       IoInMux                        0              9741  RISE       1
I__7811/O                                       IoInMux                      382             10123  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10123  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11033  RISE     162
I__13826/I                                      gio2CtrlBuf                    0             11033  RISE       1
I__13826/O                                      gio2CtrlBuf                    0             11033  RISE       1
I__13827/I                                      GlobalMux                      0             11033  RISE       1
I__13827/O                                      GlobalMux                    227             11260  RISE       1
I__13833/I                                      ClkMux                         0             11260  RISE       1
I__13833/O                                      ClkMux                       455             11715  RISE       1
u_app.data_q_3_LC_16_19_4/clk                   LogicCell40_SEQ_MODE_1010      0             11715  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_16_19_4/lcout               LogicCell40_SEQ_MODE_1010    796             12511  481921  RISE      15
I__10796/I                                    Odrv4                          0             12511  481921  RISE       1
I__10796/O                                    Odrv4                        517             13028  481921  RISE       1
I__10799/I                                    Span4Mux_h                     0             13028  481921  RISE       1
I__10799/O                                    Span4Mux_h                   444             13473  481921  RISE       1
I__10803/I                                    Span4Mux_h                     0             13473  481921  RISE       1
I__10803/O                                    Span4Mux_h                   444             13917  481921  RISE       1
I__10810/I                                    LocalMux                       0             13917  481921  RISE       1
I__10810/O                                    LocalMux                     486             14403  481921  RISE       1
I__10818/I                                    InMux                          0             14403  481921  RISE       1
I__10818/O                                    InMux                        382             14785  481921  RISE       1
u_app.data_q_RNIFMPU_2_LC_21_21_4/in1         LogicCell40_SEQ_MODE_0000      0             14785  481921  RISE       1
u_app.data_q_RNIFMPU_2_LC_21_21_4/lcout       LogicCell40_SEQ_MODE_0000    589             15374  481921  RISE       1
I__10282/I                                    LocalMux                       0             15374  481921  RISE       1
I__10282/O                                    LocalMux                     486             15860  481921  RISE       1
I__10283/I                                    InMux                          0             15860  481921  RISE       1
I__10283/O                                    InMux                        382             16243  481921  RISE       1
u_app.data_q_RNI427R3_1_LC_22_22_7/in3        LogicCell40_SEQ_MODE_0000      0             16243  481921  RISE       1
u_app.data_q_RNI427R3_1_LC_22_22_7/lcout      LogicCell40_SEQ_MODE_0000    465             16708  481921  RISE       4
I__11866/I                                    LocalMux                       0             16708  481921  RISE       1
I__11866/O                                    LocalMux                     486             17194  481921  RISE       1
I__11869/I                                    InMux                          0             17194  481921  RISE       1
I__11869/O                                    InMux                        382             17576  481921  RISE       1
u_app.data_valid_q_RNIV4744_LC_23_23_4/in1    LogicCell40_SEQ_MODE_0000      0             17576  481921  RISE       1
u_app.data_valid_q_RNIV4744_LC_23_23_4/lcout  LogicCell40_SEQ_MODE_0000    589             18165  481921  RISE       3
I__11907/I                                    LocalMux                       0             18165  481921  RISE       1
I__11907/O                                    LocalMux                     486             18651  481921  RISE       1
I__11909/I                                    InMux                          0             18651  481921  RISE       1
I__11909/O                                    InMux                        382             19034  481921  RISE       1
u_app.state_q_RNIS4IH4_1_LC_24_23_4/in3       LogicCell40_SEQ_MODE_0000      0             19034  481921  RISE       1
u_app.state_q_RNIS4IH4_1_LC_24_23_4/lcout     LogicCell40_SEQ_MODE_0000    465             19499  481921  RISE       6
I__12049/I                                    LocalMux                       0             19499  481921  RISE       1
I__12049/O                                    LocalMux                     486             19985  481921  RISE       1
I__12052/I                                    InMux                          0             19985  481921  RISE       1
I__12052/O                                    InMux                        382             20367  481921  RISE       1
u_app.data_valid_q_RNI5HHKJ_LC_23_22_6/in3    LogicCell40_SEQ_MODE_0000      0             20367  481921  RISE       1
u_app.data_valid_q_RNI5HHKJ_LC_23_22_6/lcout  LogicCell40_SEQ_MODE_0000    465             20832  481921  RISE       2
I__11041/I                                    LocalMux                       0             20832  481921  RISE       1
I__11041/O                                    LocalMux                     486             21318  481921  RISE       1
I__11043/I                                    InMux                          0             21318  481921  RISE       1
I__11043/O                                    InMux                        382             21701  481921  RISE       1
u_app.data_valid_q_RNIO4DEL_LC_23_22_4/in1    LogicCell40_SEQ_MODE_0000      0             21701  481921  RISE       1
u_app.data_valid_q_RNIO4DEL_LC_23_22_4/lcout  LogicCell40_SEQ_MODE_0000    589             22290  481921  RISE       9
I__13800/I                                    Odrv4                          0             22290  481921  RISE       1
I__13800/O                                    Odrv4                        517             22807  481921  RISE       1
I__13804/I                                    LocalMux                       0             22807  481921  RISE       1
I__13804/O                                    LocalMux                     486             23293  481921  RISE       1
I__13811/I                                    InMux                          0             23293  481921  RISE       1
I__13811/O                                    InMux                        382             23675  481921  RISE       1
I__13818/I                                    CascadeMux                     0             23675  481921  RISE       1
I__13818/O                                    CascadeMux                     0             23675  481921  RISE       1
u_app.state_q_RNIGVL9Q_6_LC_22_23_7/in2       LogicCell40_SEQ_MODE_0000      0             23675  481921  RISE       1
u_app.state_q_RNIGVL9Q_6_LC_22_23_7/lcout     LogicCell40_SEQ_MODE_0000    558             24233  481921  RISE       8
I__11071/I                                    LocalMux                       0             24233  481921  RISE       1
I__11071/O                                    LocalMux                     486             24719  481921  RISE       1
I__11074/I                                    InMux                          0             24719  481921  RISE       1
I__11074/O                                    InMux                        382             25102  481921  RISE       1
u_app.wait_cnt_q_2_LC_21_24_6/in0             LogicCell40_SEQ_MODE_1010      0             25102  481921  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1736/I                                       Odrv12                         0              1420  RISE       1
I__1736/O                                       Odrv12                       724              2143  RISE       1
I__1737/I                                       Span12Mux_v                    0              2143  RISE       1
I__1737/O                                       Span12Mux_v                  724              2867  RISE       1
I__1738/I                                       Span12Mux_v                    0              2867  RISE       1
I__1738/O                                       Span12Mux_v                  724              3590  RISE       1
I__1739/I                                       Span12Mux_h                    0              3590  RISE       1
I__1739/O                                       Span12Mux_h                  724              4314  RISE       1
I__1740/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1740/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1741/I                                       LocalMux                       0              4665  RISE       1
I__1741/O                                       LocalMux                     486              5151  RISE       1
I__1742/I                                       IoInMux                        0              5151  RISE       1
I__1742/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__6842/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__6842/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__6843/I                                       GlobalMux                      0              6443  RISE       1
I__6843/O                                       GlobalMux                    227              6671  RISE       1
I__6845/I                                       ClkMux                         0              6671  RISE       1
I__6845/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_13_6_0/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7800/I                                       Odrv4                          0              7922  RISE       1
I__7800/O                                       Odrv4                        517              8438  RISE       1
I__7805/I                                       Span4Mux_v                     0              8438  RISE       1
I__7805/O                                       Span4Mux_v                   517              8955  RISE       1
I__7808/I                                       Span4Mux_s1_v                  0              8955  RISE       1
I__7808/O                                       Span4Mux_s1_v                300              9255  RISE       1
I__7810/I                                       LocalMux                       0              9255  RISE       1
I__7810/O                                       LocalMux                     486              9741  RISE       1
I__7811/I                                       IoInMux                        0              9741  RISE       1
I__7811/O                                       IoInMux                      382             10123  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10123  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11033  RISE     162
I__13826/I                                      gio2CtrlBuf                    0             11033  RISE       1
I__13826/O                                      gio2CtrlBuf                    0             11033  RISE       1
I__13827/I                                      GlobalMux                      0             11033  RISE       1
I__13827/O                                      GlobalMux                    227             11260  RISE       1
I__13883/I                                      ClkMux                         0             11260  RISE       1
I__13883/O                                      ClkMux                       455             11715  RISE       1
u_app.wait_cnt_q_2_LC_21_24_6/clk               LogicCell40_SEQ_MODE_1010      0             11715  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_pll:R
Setup Time        : 5143


Data Path Delay                5133
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 5143

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6832/I                                       Odrv12                     0      1670               RISE  1       
I__6832/O                                       Odrv12                     724    2393               RISE  1       
I__6833/I                                       Span12Mux_h                0      2393               RISE  1       
I__6833/O                                       Span12Mux_h                724    3117               RISE  1       
I__6834/I                                       Sp12to4                    0      3117               RISE  1       
I__6834/O                                       Sp12to4                    631    3747               RISE  1       
I__6835/I                                       Span4Mux_v                 0      3747               RISE  1       
I__6835/O                                       Span4Mux_v                 517    4264               RISE  1       
I__6836/I                                       LocalMux                   0      4264               RISE  1       
I__6836/O                                       LocalMux                   486    4750               RISE  1       
I__6837/I                                       InMux                      0      4750               RISE  1       
I__6837/O                                       InMux                      382    5133               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_24_7/in0  LogicCell40_SEQ_MODE_1010  0      5133               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                      GlobalMux                           0      0                  RISE  1       
I__15674/O                                      GlobalMux                           227    227                RISE  1       
I__15716/I                                      ClkMux                              0      227                RISE  1       
I__15716/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_24_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_pll:R
Setup Time        : 4347


Data Path Delay                4440
+ Setup Time                    589
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4347

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6356/I                                       Odrv4                      0      1670               RISE  1       
I__6356/O                                       Odrv4                      517    2186               RISE  1       
I__6357/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__6357/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__6358/I                                       Span4Mux_v                 0      2610               RISE  1       
I__6358/O                                       Span4Mux_v                 517    3127               RISE  1       
I__6359/I                                       Span4Mux_h                 0      3127               RISE  1       
I__6359/O                                       Span4Mux_h                 444    3572               RISE  1       
I__6360/I                                       LocalMux                   0      3572               RISE  1       
I__6360/O                                       LocalMux                   486    4057               RISE  1       
I__6361/I                                       InMux                      0      4057               RISE  1       
I__6361/O                                       InMux                      382    4440               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_27_7/in1  LogicCell40_SEQ_MODE_1010  0      4440               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                      GlobalMux                           0      0                  RISE  1       
I__15674/O                                      GlobalMux                           227    227                RISE  1       
I__15738/I                                      ClkMux                              0      227                RISE  1       
I__15738/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_27_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 20137


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             12215
---------------------------- ------
Clock To Out Delay            20137

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1736/I                                   Odrv12                     0      1420               RISE  1       
I__1736/O                                   Odrv12                     724    2143               RISE  1       
I__1737/I                                   Span12Mux_v                0      2143               RISE  1       
I__1737/O                                   Span12Mux_v                724    2867               RISE  1       
I__1738/I                                   Span12Mux_v                0      2867               RISE  1       
I__1738/O                                   Span12Mux_v                724    3590               RISE  1       
I__1739/I                                   Span12Mux_h                0      3590               RISE  1       
I__1739/O                                   Span12Mux_h                724    4314               RISE  1       
I__1740/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1740/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1741/I                                   LocalMux                   0      4665               RISE  1       
I__1741/O                                   LocalMux                   486    5151               RISE  1       
I__1742/I                                   IoInMux                    0      5151               RISE  1       
I__1742/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6842/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6842/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6843/I                                   GlobalMux                  0      6443               RISE  1       
I__6843/O                                   GlobalMux                  227    6671               RISE  1       
I__6851/I                                   ClkMux                     0      6671               RISE  1       
I__6851/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_13_15_4/clk                    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_13_15_4/lcout     LogicCell40_SEQ_MODE_1010  796    7922               FALL  3       
I__5514/I                      Odrv4                      0      7922               FALL  1       
I__5514/O                      Odrv4                      548    8469               FALL  1       
I__5517/I                      Span4Mux_v                 0      8469               FALL  1       
I__5517/O                      Span4Mux_v                 548    9017               FALL  1       
I__5519/I                      Span4Mux_h                 0      9017               FALL  1       
I__5519/O                      Span4Mux_h                 465    9482               FALL  1       
I__5521/I                      Span4Mux_v                 0      9482               FALL  1       
I__5521/O                      Span4Mux_v                 548    10030              FALL  1       
I__5522/I                      LocalMux                   0      10030              FALL  1       
I__5522/O                      LocalMux                   455    10485              FALL  1       
I__5523/I                      InMux                      0      10485              FALL  1       
I__5523/O                      InMux                      320    10806              FALL  1       
led_obuf_RNO_LC_7_21_1/in0     LogicCell40_SEQ_MODE_0000  0      10806              FALL  1       
led_obuf_RNO_LC_7_21_1/lcout   LogicCell40_SEQ_MODE_0000  662    11467              RISE  1       
I__2893/I                      Odrv4                      0      11467              RISE  1       
I__2893/O                      Odrv4                      517    11984              RISE  1       
I__2894/I                      Span4Mux_v                 0      11984              RISE  1       
I__2894/O                      Span4Mux_v                 517    12501              RISE  1       
I__2895/I                      Span4Mux_v                 0      12501              RISE  1       
I__2895/O                      Span4Mux_v                 517    13018              RISE  1       
I__2896/I                      Span4Mux_s3_v              0      13018              RISE  1       
I__2896/O                      Span4Mux_s3_v              465    13483              RISE  1       
I__2897/I                      LocalMux                   0      13483              RISE  1       
I__2897/O                      LocalMux                   486    13969              RISE  1       
I__2898/I                      IoInMux                    0      13969              RISE  1       
I__2898/O                      IoInMux                    382    14351              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      14351              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   17649              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      17649              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   20137              FALL  1       
led                            demo                       0      20137              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_pll:R
Clock to Out Delay : 12639


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11161
---------------------------- ------
Clock To Out Delay            12639

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                     GlobalMux                           0      0                  RISE  1       
I__15674/O                                     GlobalMux                           227    227                RISE  1       
I__15736/I                                     ClkMux                              0      227                RISE  1       
I__15736/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_7_19_1/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_7_19_1/lcout            LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__3416/I                                                  Odrv4                      0      1478               RISE  1       
I__3416/O                                                  Odrv4                      517    1995               RISE  1       
I__3418/I                                                  Span4Mux_v                 0      1995               RISE  1       
I__3418/O                                                  Span4Mux_v                 517    2512               RISE  1       
I__3420/I                                                  LocalMux                   0      2512               RISE  1       
I__3420/O                                                  LocalMux                   486    2998               RISE  1       
I__3422/I                                                  InMux                      0      2998               RISE  1       
I__3422/O                                                  InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_5_22_7/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_5_22_7/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__2412/I                                                  Odrv4                      0      4042               RISE  1       
I__2412/O                                                  Odrv4                      517    4559               RISE  1       
I__2413/I                                                  Span4Mux_v                 0      4559               RISE  1       
I__2413/O                                                  Span4Mux_v                 517    5075               RISE  1       
I__2414/I                                                  Span4Mux_h                 0      5075               RISE  1       
I__2414/O                                                  Span4Mux_h                 444    5520               RISE  1       
I__2415/I                                                  Span4Mux_s3_v              0      5520               RISE  1       
I__2415/O                                                  Span4Mux_s3_v              465    5985               RISE  1       
I__2416/I                                                  LocalMux                   0      5985               RISE  1       
I__2416/O                                                  LocalMux                   486    6471               RISE  1       
I__2417/I                                                  IoInMux                    0      6471               RISE  1       
I__2417/O                                                  IoInMux                    382    6853               RISE  1       
u_usb_n_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6853               RISE  1       
u_usb_n_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   10151              FALL  1       
u_usb_n_iopad/DIN                                          IO_PAD                     0      10151              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12639              FALL  1       
usb_n:out                                                  demo                       0      12639              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_pll:R
Clock to Out Delay : 12070


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10592
---------------------------- ------
Clock To Out Delay            12070

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                           GlobalMux                           0      0                  RISE  1       
I__15674/O                                           GlobalMux                           227    227                RISE  1       
I__15754/I                                           ClkMux                              0      227                RISE  1       
I__15754/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_19_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_19_7/lcout    LogicCell40_SEQ_MODE_1010  796    1478               RISE  10      
I__3424/I                                                Odrv4                      0      1478               RISE  1       
I__3424/O                                                Odrv4                      517    1995               RISE  1       
I__3430/I                                                Span4Mux_h                 0      1995               RISE  1       
I__3430/O                                                Span4Mux_h                 444    2440               RISE  1       
I__3438/I                                                Span4Mux_v                 0      2440               RISE  1       
I__3438/O                                                Span4Mux_v                 517    2956               RISE  1       
I__3446/I                                                LocalMux                   0      2956               RISE  1       
I__3446/O                                                LocalMux                   486    3442               RISE  1       
I__3448/I                                                InMux                      0      3442               RISE  1       
I__3448/O                                                InMux                      382    3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_9_23_7/in0    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_9_23_7/lcout  LogicCell40_SEQ_MODE_0000  662    4486               RISE  1       
I__3373/I                                                Odrv12                     0      4486               RISE  1       
I__3373/O                                                Odrv12                     724    5210               RISE  1       
I__3374/I                                                Span12Mux_s2_v             0      5210               RISE  1       
I__3374/O                                                Span12Mux_s2_v             207    5417               RISE  1       
I__3375/I                                                LocalMux                   0      5417               RISE  1       
I__3375/O                                                LocalMux                   486    5902               RISE  1       
I__3376/I                                                IoInMux                    0      5902               RISE  1       
I__3376/O                                                IoInMux                    382    6285               RISE  1       
u_usb_p_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      6285               RISE  1       
u_usb_p_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     3297   9582               FALL  1       
u_usb_p_iopad/DIN                                        IO_PAD                     0      9582               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                             IO_PAD                     2488   12070              FALL  1       
usb_p:out                                                demo                       0      12070              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17904


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9982
---------------------------- ------
Clock To Out Delay            17904

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1736/I                                   Odrv12                     0      1420               RISE  1       
I__1736/O                                   Odrv12                     724    2143               RISE  1       
I__1737/I                                   Span12Mux_v                0      2143               RISE  1       
I__1737/O                                   Span12Mux_v                724    2867               RISE  1       
I__1738/I                                   Span12Mux_v                0      2867               RISE  1       
I__1738/O                                   Span12Mux_v                724    3590               RISE  1       
I__1739/I                                   Span12Mux_h                0      3590               RISE  1       
I__1739/O                                   Span12Mux_h                724    4314               RISE  1       
I__1740/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1740/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1741/I                                   LocalMux                   0      4665               RISE  1       
I__1741/O                                   LocalMux                   486    5151               RISE  1       
I__1742/I                                   IoInMux                    0      5151               RISE  1       
I__1742/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6842/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6842/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6843/I                                   GlobalMux                  0      6443               RISE  1       
I__6843/O                                   GlobalMux                  227    6671               RISE  1       
I__6848/I                                   ClkMux                     0      6671               RISE  1       
I__6848/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_15_14_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_15_14_4/lcout         LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__6330/I                         Odrv12                     0      7922               FALL  1       
I__6330/O                         Odrv12                     796    8718               FALL  1       
I__6332/I                         Span12Mux_v                0      8718               FALL  1       
I__6332/O                         Span12Mux_v                796    9513               FALL  1       
I__6333/I                         Span12Mux_h                0      9513               FALL  1       
I__6333/O                         Span12Mux_h                796    10309              FALL  1       
I__6334/I                         Sp12to4                    0      10309              FALL  1       
I__6334/O                         Sp12to4                    662    10971              FALL  1       
I__6335/I                         Span4Mux_s2_v              0      10971              FALL  1       
I__6335/O                         Span4Mux_s2_v              372    11343              FALL  1       
I__6336/I                         LocalMux                   0      11343              FALL  1       
I__6336/O                         LocalMux                   455    11798              FALL  1       
I__6337/I                         IoInMux                    0      11798              FALL  1       
I__6337/O                         IoInMux                    320    12118              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12118              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   15416              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      15416              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   17904              FALL  1       
usb_pu                            demo                       0      17904              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_pll:R
Hold Time         : -4037


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4719
---------------------------- ------
Hold Time                     -4037

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6832/I                                       Odrv12                     0      1142               FALL  1       
I__6832/O                                       Odrv12                     796    1938               FALL  1       
I__6833/I                                       Span12Mux_h                0      1938               FALL  1       
I__6833/O                                       Span12Mux_h                796    2734               FALL  1       
I__6834/I                                       Sp12to4                    0      2734               FALL  1       
I__6834/O                                       Sp12to4                    662    3396               FALL  1       
I__6835/I                                       Span4Mux_v                 0      3396               FALL  1       
I__6835/O                                       Span4Mux_v                 548    3944               FALL  1       
I__6836/I                                       LocalMux                   0      3944               FALL  1       
I__6836/O                                       LocalMux                   455    4398               FALL  1       
I__6837/I                                       InMux                      0      4398               FALL  1       
I__6837/O                                       InMux                      320    4719               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_24_7/in0  LogicCell40_SEQ_MODE_1010  0      4719               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                      GlobalMux                           0      0                  RISE  1       
I__15674/O                                      GlobalMux                           227    227                RISE  1       
I__15716/I                                      ClkMux                              0      227                RISE  1       
I__15716/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_24_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_pll:R
Hold Time         : -3272


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3954
---------------------------- ------
Hold Time                     -3272

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6356/I                                       Odrv4                      0      1142               FALL  1       
I__6356/O                                       Odrv4                      548    1690               FALL  1       
I__6357/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__6357/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__6358/I                                       Span4Mux_v                 0      2166               FALL  1       
I__6358/O                                       Span4Mux_v                 548    2713               FALL  1       
I__6359/I                                       Span4Mux_h                 0      2713               FALL  1       
I__6359/O                                       Span4Mux_h                 465    3179               FALL  1       
I__6360/I                                       LocalMux                   0      3179               FALL  1       
I__6360/O                                       LocalMux                   455    3633               FALL  1       
I__6361/I                                       InMux                      0      3633               FALL  1       
I__6361/O                                       InMux                      320    3954               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_27_7/in1  LogicCell40_SEQ_MODE_1010  0      3954               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                      GlobalMux                           0      0                  RISE  1       
I__15674/O                                      GlobalMux                           227    227                RISE  1       
I__15738/I                                      ClkMux                              0      227                RISE  1       
I__15738/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_27_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 19539


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             11617
---------------------------- ------
Clock To Out Delay            19539

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1736/I                                   Odrv12                     0      1420               RISE  1       
I__1736/O                                   Odrv12                     724    2143               RISE  1       
I__1737/I                                   Span12Mux_v                0      2143               RISE  1       
I__1737/O                                   Span12Mux_v                724    2867               RISE  1       
I__1738/I                                   Span12Mux_v                0      2867               RISE  1       
I__1738/O                                   Span12Mux_v                724    3590               RISE  1       
I__1739/I                                   Span12Mux_h                0      3590               RISE  1       
I__1739/O                                   Span12Mux_h                724    4314               RISE  1       
I__1740/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1740/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1741/I                                   LocalMux                   0      4665               RISE  1       
I__1741/O                                   LocalMux                   486    5151               RISE  1       
I__1742/I                                   IoInMux                    0      5151               RISE  1       
I__1742/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6842/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6842/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6843/I                                   GlobalMux                  0      6443               RISE  1       
I__6843/O                                   GlobalMux                  227    6671               RISE  1       
I__6851/I                                   ClkMux                     0      6671               RISE  1       
I__6851/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_13_15_4/clk                    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_13_15_4/lcout     LogicCell40_SEQ_MODE_1010  796    7922               RISE  3       
I__5514/I                      Odrv4                      0      7922               RISE  1       
I__5514/O                      Odrv4                      517    8438               RISE  1       
I__5517/I                      Span4Mux_v                 0      8438               RISE  1       
I__5517/O                      Span4Mux_v                 517    8955               RISE  1       
I__5519/I                      Span4Mux_h                 0      8955               RISE  1       
I__5519/O                      Span4Mux_h                 444    9400               RISE  1       
I__5521/I                      Span4Mux_v                 0      9400               RISE  1       
I__5521/O                      Span4Mux_v                 517    9917               RISE  1       
I__5522/I                      LocalMux                   0      9917               RISE  1       
I__5522/O                      LocalMux                   486    10402              RISE  1       
I__5523/I                      InMux                      0      10402              RISE  1       
I__5523/O                      InMux                      382    10785              RISE  1       
led_obuf_RNO_LC_7_21_1/in0     LogicCell40_SEQ_MODE_0000  0      10785              RISE  1       
led_obuf_RNO_LC_7_21_1/lcout   LogicCell40_SEQ_MODE_0000  569    11353              FALL  1       
I__2893/I                      Odrv4                      0      11353              FALL  1       
I__2893/O                      Odrv4                      548    11901              FALL  1       
I__2894/I                      Span4Mux_v                 0      11901              FALL  1       
I__2894/O                      Span4Mux_v                 548    12449              FALL  1       
I__2895/I                      Span4Mux_v                 0      12449              FALL  1       
I__2895/O                      Span4Mux_v                 548    12997              FALL  1       
I__2896/I                      Span4Mux_s3_v              0      12997              FALL  1       
I__2896/O                      Span4Mux_s3_v              496    13493              FALL  1       
I__2897/I                      LocalMux                   0      13493              FALL  1       
I__2897/O                      LocalMux                   455    13948              FALL  1       
I__2898/I                      IoInMux                    0      13948              FALL  1       
I__2898/O                      IoInMux                    320    14268              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      14268              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   17225              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      17225              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   19539              RISE  1       
led                            demo                       0      19539              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_pll:R
Clock to Out Delay : 10184


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8706
---------------------------- ------
Clock To Out Delay            10184

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                           GlobalMux                           0      0                  RISE  1       
I__15674/O                                           GlobalMux                           227    227                RISE  1       
I__15754/I                                           ClkMux                              0      227                RISE  1       
I__15754/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_19_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3426/I                                                        LocalMux                   0      1478               FALL  1       
I__3426/O                                                        LocalMux                   455    1933               FALL  1       
I__3433/I                                                        InMux                      0      1933               FALL  1       
I__3433/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_6_19_7/in1    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_6_19_7/lcout  LogicCell40_SEQ_MODE_0000  589    2843               RISE  6       
I__6813/I                                                        Odrv12                     0      2843               RISE  1       
I__6813/O                                                        Odrv12                     724    3566               RISE  1       
I__6815/I                                                        Span12Mux_v                0      3566               RISE  1       
I__6815/O                                                        Span12Mux_v                724    4290               RISE  1       
I__6819/I                                                        Span12Mux_h                0      4290               RISE  1       
I__6819/O                                                        Span12Mux_h                724    5013               RISE  1       
I__6823/I                                                        Sp12to4                    0      5013               RISE  1       
I__6823/O                                                        Sp12to4                    631    5644               RISE  1       
I__6827/I                                                        Span4Mux_s1_v              0      5644               RISE  1       
I__6827/O                                                        Span4Mux_s1_v              300    5944               RISE  1       
I__6830/I                                                        LocalMux                   0      5944               RISE  1       
I__6830/O                                                        LocalMux                   486    6430               RISE  1       
I__6831/I                                                        InMux                      0      6430               RISE  1       
I__6831/O                                                        InMux                      382    6812               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_9_32_4/in3    LogicCell40_SEQ_MODE_0000  0      6812               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_9_32_4/lcout  LogicCell40_SEQ_MODE_0000  424    7236               FALL  2       
I__3606/I                                                        LocalMux                   0      7236               FALL  1       
I__3606/O                                                        LocalMux                   455    7691               FALL  1       
I__3608/I                                                        IoInMux                    0      7691               FALL  1       
I__3608/O                                                        IoInMux                    320    8011               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      8011               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8270               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      8270               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10184              RISE  1       
usb_n:out                                                        demo                       0      10184              RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_pll:R
Clock to Out Delay : 10184


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8706
---------------------------- ------
Clock To Out Delay            10184

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15674/I                                           GlobalMux                           0      0                  RISE  1       
I__15674/O                                           GlobalMux                           227    227                RISE  1       
I__15754/I                                           ClkMux                              0      227                RISE  1       
I__15754/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_19_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_19_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3426/I                                                        LocalMux                   0      1478               FALL  1       
I__3426/O                                                        LocalMux                   455    1933               FALL  1       
I__3433/I                                                        InMux                      0      1933               FALL  1       
I__3433/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_6_19_7/in1    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_6_19_7/lcout  LogicCell40_SEQ_MODE_0000  589    2843               RISE  6       
I__6813/I                                                        Odrv12                     0      2843               RISE  1       
I__6813/O                                                        Odrv12                     724    3566               RISE  1       
I__6815/I                                                        Span12Mux_v                0      3566               RISE  1       
I__6815/O                                                        Span12Mux_v                724    4290               RISE  1       
I__6819/I                                                        Span12Mux_h                0      4290               RISE  1       
I__6819/O                                                        Span12Mux_h                724    5013               RISE  1       
I__6823/I                                                        Sp12to4                    0      5013               RISE  1       
I__6823/O                                                        Sp12to4                    631    5644               RISE  1       
I__6827/I                                                        Span4Mux_s1_v              0      5644               RISE  1       
I__6827/O                                                        Span4Mux_s1_v              300    5944               RISE  1       
I__6830/I                                                        LocalMux                   0      5944               RISE  1       
I__6830/O                                                        LocalMux                   486    6430               RISE  1       
I__6831/I                                                        InMux                      0      6430               RISE  1       
I__6831/O                                                        InMux                      382    6812               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_9_32_4/in3    LogicCell40_SEQ_MODE_0000  0      6812               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_9_32_4/lcout  LogicCell40_SEQ_MODE_0000  424    7236               FALL  2       
I__3605/I                                                        LocalMux                   0      7236               FALL  1       
I__3605/O                                                        LocalMux                   455    7691               FALL  1       
I__3607/I                                                        IoInMux                    0      7691               FALL  1       
I__3607/O                                                        IoInMux                    320    8011               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      8011               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8270               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      8270               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10184              RISE  1       
usb_p:out                                                        demo                       0      10184              RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17234


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9312
---------------------------- ------
Clock To Out Delay            17234

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1736/I                                   Odrv12                     0      1420               RISE  1       
I__1736/O                                   Odrv12                     724    2143               RISE  1       
I__1737/I                                   Span12Mux_v                0      2143               RISE  1       
I__1737/O                                   Span12Mux_v                724    2867               RISE  1       
I__1738/I                                   Span12Mux_v                0      2867               RISE  1       
I__1738/O                                   Span12Mux_v                724    3590               RISE  1       
I__1739/I                                   Span12Mux_h                0      3590               RISE  1       
I__1739/O                                   Span12Mux_h                724    4314               RISE  1       
I__1740/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1740/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1741/I                                   LocalMux                   0      4665               RISE  1       
I__1741/O                                   LocalMux                   486    5151               RISE  1       
I__1742/I                                   IoInMux                    0      5151               RISE  1       
I__1742/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__6842/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__6842/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__6843/I                                   GlobalMux                  0      6443               RISE  1       
I__6843/O                                   GlobalMux                  227    6671               RISE  1       
I__6848/I                                   ClkMux                     0      6671               RISE  1       
I__6848/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_15_14_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_15_14_4/lcout         LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__6330/I                         Odrv12                     0      7922               RISE  1       
I__6330/O                         Odrv12                     724    8645               RISE  1       
I__6332/I                         Span12Mux_v                0      8645               RISE  1       
I__6332/O                         Span12Mux_v                724    9369               RISE  1       
I__6333/I                         Span12Mux_h                0      9369               RISE  1       
I__6333/O                         Span12Mux_h                724    10092              RISE  1       
I__6334/I                         Sp12to4                    0      10092              RISE  1       
I__6334/O                         Sp12to4                    631    10723              RISE  1       
I__6335/I                         Span4Mux_s2_v              0      10723              RISE  1       
I__6335/O                         Span4Mux_s2_v              372    11095              RISE  1       
I__6336/I                         LocalMux                   0      11095              RISE  1       
I__6336/O                         LocalMux                   486    11581              RISE  1       
I__6337/I                         IoInMux                    0      11581              RISE  1       
I__6337/O                         IoInMux                    382    11963              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11963              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   14920              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14920              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   17234              RISE  1       
usb_pu                            demo                       0      17234              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

