# Reading C:/Users/Alex/coding/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Drehzahlmesser_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Users\Alex\coding\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Users\Alex\coding\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Alex/git/Nachrichten/Projekt/Drehzahlmessung.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling entity drehzahlmessung
# -- Compiling architecture rtl of drehzahlmessung
# 
wave create -pattern none -portmode in -language vhdl /drehzahlmessung/clock
# drehzahlmessung
wave create -pattern none -portmode in -language vhdl /drehzahlmessung/reset
# drehzahlmessung
wave create -pattern none -portmode in -language vhdl /drehzahlmessung/sig1
# drehzahlmessung
wave create -pattern none -portmode out -language vhdl /drehzahlmessung/error
# drehzahlmessung
wave create -pattern none -portmode out -language vhdl -range 15 0 /drehzahlmessung/drehzahl
# drehzahlmessung
vsim work.drehzahlmessung
# vsim work.drehzahlmessung 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading work.drehzahlmessung(rtl)
