{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603366120234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603366120235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 19:28:40 2020 " "Processing started: Thu Oct 22 19:28:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603366120235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603366120235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603366120235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603366120784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603366120784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/hlK/Desktop/VGA/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603366127715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603366127715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_hs vga.v(2) " "Verilog HDL Declaration information at vga.v(2): object \"VGA_HS\" differs only in case from object \"vga_hs\" in the same scope" {  } { { "vga.v" "" { Text "C:/Users/hlK/Desktop/VGA/vga.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603366127717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_vs vga.v(2) " "Verilog HDL Declaration information at vga.v(2): object \"VGA_VS\" differs only in case from object \"vga_vs\" in the same scope" {  } { { "vga.v" "" { Text "C:/Users/hlK/Desktop/VGA/vga.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603366127717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/hlK/Desktop/VGA/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603366127717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603366127717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_r de1_soc.v(31) " "Verilog HDL Declaration information at de1_soc.v(31): object \"VGA_R\" differs only in case from object \"vga_r\" in the same scope" {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603366127790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_g de1_soc.v(29) " "Verilog HDL Declaration information at de1_soc.v(29): object \"VGA_G\" differs only in case from object \"vga_g\" in the same scope" {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603366127790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_b de1_soc.v(27) " "Verilog HDL Declaration information at de1_soc.v(27): object \"VGA_B\" differs only in case from object \"vga_b\" in the same scope" {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc.v 1 1 " "Using design file de1_soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603366127791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_25 de1_soc.v(42) " "Verilog HDL Implicit Net warning at de1_soc.v(42): created implicit net for \"CLK_25\"" {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RST_N de1_soc.v(44) " "Verilog HDL Implicit Net warning at de1_soc.v(44): created implicit net for \"RST_N\"" {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(75) " "Verilog HDL error at de1_soc.v(75): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(76) " "Verilog HDL error at de1_soc.v(76): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(77) " "Verilog HDL error at de1_soc.v(77): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(78) " "Verilog HDL error at de1_soc.v(78): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(79) " "Verilog HDL error at de1_soc.v(79): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(80) " "Verilog HDL error at de1_soc.v(80): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(81) " "Verilog HDL error at de1_soc.v(81): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(82) " "Verilog HDL error at de1_soc.v(82): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(83) " "Verilog HDL error at de1_soc.v(83): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X de1_soc.v(84) " "Verilog HDL error at de1_soc.v(84): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(85) " "Verilog HDL error at de1_soc.v(85): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(86) " "Verilog HDL error at de1_soc.v(86): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(87) " "Verilog HDL error at de1_soc.v(87): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127792 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(88) " "Verilog HDL error at de1_soc.v(88): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127792 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(89) " "Verilog HDL error at de1_soc.v(89): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127792 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(90) " "Verilog HDL error at de1_soc.v(90): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 90 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127792 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y de1_soc.v(91) " "Verilog HDL error at de1_soc.v(91): object \"Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de1_soc.v" "" { Text "C:/Users/hlK/Desktop/VGA/de1_soc.v" 91 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603366127792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hlK/Desktop/VGA/DE1_SOC.map.smsg " "Generated suppressed messages file C:/Users/hlK/Desktop/VGA/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603366127807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603366127839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 22 19:28:47 2020 " "Processing ended: Thu Oct 22 19:28:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603366127839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603366127839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603366127839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603366127839 ""}
