
Display_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000718c  080001b4  080001b4  000101b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ee0  08007340  08007340  00017340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009220  08009220  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  08009220  08009220  00019220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009228  08009228  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009228  08009228  00019228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800922c  0800922c  0001922c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08009230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .shared       00000040  20000024  08009254  00020024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000007c4  20000064  08009294  00020064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000828  08009294  00020828  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 13 .debug_info   000193cd  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000040cd  00000000  00000000  00039461  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000016e8  00000000  00000000  0003d530  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001470  00000000  00000000  0003ec18  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000322b2  00000000  00000000  00040088  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000188e9  00000000  00000000  0007233a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00115cb0  00000000  00000000  0008ac23  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  001a08d3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a20  00000000  00000000  001a0950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b4 <__do_global_dtors_aux>:
 80001b4:	b510      	push	{r4, lr}
 80001b6:	4c05      	ldr	r4, [pc, #20]	; (80001cc <__do_global_dtors_aux+0x18>)
 80001b8:	7823      	ldrb	r3, [r4, #0]
 80001ba:	b933      	cbnz	r3, 80001ca <__do_global_dtors_aux+0x16>
 80001bc:	4b04      	ldr	r3, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x1c>)
 80001be:	b113      	cbz	r3, 80001c6 <__do_global_dtors_aux+0x12>
 80001c0:	4804      	ldr	r0, [pc, #16]	; (80001d4 <__do_global_dtors_aux+0x20>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	2301      	movs	r3, #1
 80001c8:	7023      	strb	r3, [r4, #0]
 80001ca:	bd10      	pop	{r4, pc}
 80001cc:	20000064 	.word	0x20000064
 80001d0:	00000000 	.word	0x00000000
 80001d4:	08007328 	.word	0x08007328

080001d8 <frame_dummy>:
 80001d8:	b508      	push	{r3, lr}
 80001da:	4b03      	ldr	r3, [pc, #12]	; (80001e8 <frame_dummy+0x10>)
 80001dc:	b11b      	cbz	r3, 80001e6 <frame_dummy+0xe>
 80001de:	4903      	ldr	r1, [pc, #12]	; (80001ec <frame_dummy+0x14>)
 80001e0:	4803      	ldr	r0, [pc, #12]	; (80001f0 <frame_dummy+0x18>)
 80001e2:	f3af 8000 	nop.w
 80001e6:	bd08      	pop	{r3, pc}
 80001e8:	00000000 	.word	0x00000000
 80001ec:	20000068 	.word	0x20000068
 80001f0:	08007328 	.word	0x08007328

080001f4 <__aeabi_uldivmod>:
 80001f4:	b953      	cbnz	r3, 800020c <__aeabi_uldivmod+0x18>
 80001f6:	b94a      	cbnz	r2, 800020c <__aeabi_uldivmod+0x18>
 80001f8:	2900      	cmp	r1, #0
 80001fa:	bf08      	it	eq
 80001fc:	2800      	cmpeq	r0, #0
 80001fe:	bf1c      	itt	ne
 8000200:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000204:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000208:	f000 b972 	b.w	80004f0 <__aeabi_idiv0>
 800020c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000214:	f000 f806 	bl	8000224 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4770      	bx	lr

08000224 <__udivmoddi4>:
 8000224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000228:	9e08      	ldr	r6, [sp, #32]
 800022a:	4604      	mov	r4, r0
 800022c:	4688      	mov	r8, r1
 800022e:	2b00      	cmp	r3, #0
 8000230:	d14b      	bne.n	80002ca <__udivmoddi4+0xa6>
 8000232:	428a      	cmp	r2, r1
 8000234:	4615      	mov	r5, r2
 8000236:	d967      	bls.n	8000308 <__udivmoddi4+0xe4>
 8000238:	fab2 f282 	clz	r2, r2
 800023c:	b14a      	cbz	r2, 8000252 <__udivmoddi4+0x2e>
 800023e:	f1c2 0720 	rsb	r7, r2, #32
 8000242:	fa01 f302 	lsl.w	r3, r1, r2
 8000246:	fa20 f707 	lsr.w	r7, r0, r7
 800024a:	4095      	lsls	r5, r2
 800024c:	ea47 0803 	orr.w	r8, r7, r3
 8000250:	4094      	lsls	r4, r2
 8000252:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000256:	0c23      	lsrs	r3, r4, #16
 8000258:	fbb8 f7fe 	udiv	r7, r8, lr
 800025c:	fa1f fc85 	uxth.w	ip, r5
 8000260:	fb0e 8817 	mls	r8, lr, r7, r8
 8000264:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000268:	fb07 f10c 	mul.w	r1, r7, ip
 800026c:	4299      	cmp	r1, r3
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x60>
 8000270:	18eb      	adds	r3, r5, r3
 8000272:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000276:	f080 811b 	bcs.w	80004b0 <__udivmoddi4+0x28c>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 8118 	bls.w	80004b0 <__udivmoddi4+0x28c>
 8000280:	3f02      	subs	r7, #2
 8000282:	442b      	add	r3, r5
 8000284:	1a5b      	subs	r3, r3, r1
 8000286:	b2a4      	uxth	r4, r4
 8000288:	fbb3 f0fe 	udiv	r0, r3, lr
 800028c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000290:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000294:	fb00 fc0c 	mul.w	ip, r0, ip
 8000298:	45a4      	cmp	ip, r4
 800029a:	d909      	bls.n	80002b0 <__udivmoddi4+0x8c>
 800029c:	192c      	adds	r4, r5, r4
 800029e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002a2:	f080 8107 	bcs.w	80004b4 <__udivmoddi4+0x290>
 80002a6:	45a4      	cmp	ip, r4
 80002a8:	f240 8104 	bls.w	80004b4 <__udivmoddi4+0x290>
 80002ac:	3802      	subs	r0, #2
 80002ae:	442c      	add	r4, r5
 80002b0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b4:	eba4 040c 	sub.w	r4, r4, ip
 80002b8:	2700      	movs	r7, #0
 80002ba:	b11e      	cbz	r6, 80002c4 <__udivmoddi4+0xa0>
 80002bc:	40d4      	lsrs	r4, r2
 80002be:	2300      	movs	r3, #0
 80002c0:	e9c6 4300 	strd	r4, r3, [r6]
 80002c4:	4639      	mov	r1, r7
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0xbe>
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	f000 80eb 	beq.w	80004aa <__udivmoddi4+0x286>
 80002d4:	2700      	movs	r7, #0
 80002d6:	e9c6 0100 	strd	r0, r1, [r6]
 80002da:	4638      	mov	r0, r7
 80002dc:	4639      	mov	r1, r7
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	fab3 f783 	clz	r7, r3
 80002e6:	2f00      	cmp	r7, #0
 80002e8:	d147      	bne.n	800037a <__udivmoddi4+0x156>
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xd0>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 80fa 	bhi.w	80004e8 <__udivmoddi4+0x2c4>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb61 0303 	sbc.w	r3, r1, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4698      	mov	r8, r3
 80002fe:	2e00      	cmp	r6, #0
 8000300:	d0e0      	beq.n	80002c4 <__udivmoddi4+0xa0>
 8000302:	e9c6 4800 	strd	r4, r8, [r6]
 8000306:	e7dd      	b.n	80002c4 <__udivmoddi4+0xa0>
 8000308:	b902      	cbnz	r2, 800030c <__udivmoddi4+0xe8>
 800030a:	deff      	udf	#255	; 0xff
 800030c:	fab2 f282 	clz	r2, r2
 8000310:	2a00      	cmp	r2, #0
 8000312:	f040 808f 	bne.w	8000434 <__udivmoddi4+0x210>
 8000316:	1b49      	subs	r1, r1, r5
 8000318:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800031c:	fa1f f885 	uxth.w	r8, r5
 8000320:	2701      	movs	r7, #1
 8000322:	fbb1 fcfe 	udiv	ip, r1, lr
 8000326:	0c23      	lsrs	r3, r4, #16
 8000328:	fb0e 111c 	mls	r1, lr, ip, r1
 800032c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000330:	fb08 f10c 	mul.w	r1, r8, ip
 8000334:	4299      	cmp	r1, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x124>
 8000338:	18eb      	adds	r3, r5, r3
 800033a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x122>
 8000340:	4299      	cmp	r1, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2bc>
 8000346:	4684      	mov	ip, r0
 8000348:	1a59      	subs	r1, r3, r1
 800034a:	b2a3      	uxth	r3, r4
 800034c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000350:	fb0e 1410 	mls	r4, lr, r0, r1
 8000354:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000358:	fb08 f800 	mul.w	r8, r8, r0
 800035c:	45a0      	cmp	r8, r4
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x14c>
 8000360:	192c      	adds	r4, r5, r4
 8000362:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x14a>
 8000368:	45a0      	cmp	r8, r4
 800036a:	f200 80b6 	bhi.w	80004da <__udivmoddi4+0x2b6>
 800036e:	4618      	mov	r0, r3
 8000370:	eba4 0408 	sub.w	r4, r4, r8
 8000374:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000378:	e79f      	b.n	80002ba <__udivmoddi4+0x96>
 800037a:	f1c7 0c20 	rsb	ip, r7, #32
 800037e:	40bb      	lsls	r3, r7
 8000380:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000384:	ea4e 0e03 	orr.w	lr, lr, r3
 8000388:	fa01 f407 	lsl.w	r4, r1, r7
 800038c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000390:	fa21 f30c 	lsr.w	r3, r1, ip
 8000394:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000398:	4325      	orrs	r5, r4
 800039a:	fbb3 f9f8 	udiv	r9, r3, r8
 800039e:	0c2c      	lsrs	r4, r5, #16
 80003a0:	fb08 3319 	mls	r3, r8, r9, r3
 80003a4:	fa1f fa8e 	uxth.w	sl, lr
 80003a8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003ac:	fb09 f40a 	mul.w	r4, r9, sl
 80003b0:	429c      	cmp	r4, r3
 80003b2:	fa02 f207 	lsl.w	r2, r2, r7
 80003b6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b0>
 80003bc:	eb1e 0303 	adds.w	r3, lr, r3
 80003c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003c4:	f080 8087 	bcs.w	80004d6 <__udivmoddi4+0x2b2>
 80003c8:	429c      	cmp	r4, r3
 80003ca:	f240 8084 	bls.w	80004d6 <__udivmoddi4+0x2b2>
 80003ce:	f1a9 0902 	sub.w	r9, r9, #2
 80003d2:	4473      	add	r3, lr
 80003d4:	1b1b      	subs	r3, r3, r4
 80003d6:	b2ad      	uxth	r5, r5
 80003d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003dc:	fb08 3310 	mls	r3, r8, r0, r3
 80003e0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e8:	45a2      	cmp	sl, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1da>
 80003ec:	eb1e 0404 	adds.w	r4, lr, r4
 80003f0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f4:	d26b      	bcs.n	80004ce <__udivmoddi4+0x2aa>
 80003f6:	45a2      	cmp	sl, r4
 80003f8:	d969      	bls.n	80004ce <__udivmoddi4+0x2aa>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4474      	add	r4, lr
 80003fe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000402:	fba0 8902 	umull	r8, r9, r0, r2
 8000406:	eba4 040a 	sub.w	r4, r4, sl
 800040a:	454c      	cmp	r4, r9
 800040c:	46c2      	mov	sl, r8
 800040e:	464b      	mov	r3, r9
 8000410:	d354      	bcc.n	80004bc <__udivmoddi4+0x298>
 8000412:	d051      	beq.n	80004b8 <__udivmoddi4+0x294>
 8000414:	2e00      	cmp	r6, #0
 8000416:	d069      	beq.n	80004ec <__udivmoddi4+0x2c8>
 8000418:	ebb1 050a 	subs.w	r5, r1, sl
 800041c:	eb64 0403 	sbc.w	r4, r4, r3
 8000420:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000424:	40fd      	lsrs	r5, r7
 8000426:	40fc      	lsrs	r4, r7
 8000428:	ea4c 0505 	orr.w	r5, ip, r5
 800042c:	e9c6 5400 	strd	r5, r4, [r6]
 8000430:	2700      	movs	r7, #0
 8000432:	e747      	b.n	80002c4 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f703 	lsr.w	r7, r0, r3
 800043c:	4095      	lsls	r5, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	fa21 f303 	lsr.w	r3, r1, r3
 8000446:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800044a:	4338      	orrs	r0, r7
 800044c:	0c01      	lsrs	r1, r0, #16
 800044e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000452:	fa1f f885 	uxth.w	r8, r5
 8000456:	fb0e 3317 	mls	r3, lr, r7, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb07 f308 	mul.w	r3, r7, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x256>
 800046a:	1869      	adds	r1, r5, r1
 800046c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000470:	d22f      	bcs.n	80004d2 <__udivmoddi4+0x2ae>
 8000472:	428b      	cmp	r3, r1
 8000474:	d92d      	bls.n	80004d2 <__udivmoddi4+0x2ae>
 8000476:	3f02      	subs	r7, #2
 8000478:	4429      	add	r1, r5
 800047a:	1acb      	subs	r3, r1, r3
 800047c:	b281      	uxth	r1, r0
 800047e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000482:	fb0e 3310 	mls	r3, lr, r0, r3
 8000486:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048a:	fb00 f308 	mul.w	r3, r0, r8
 800048e:	428b      	cmp	r3, r1
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x27e>
 8000492:	1869      	adds	r1, r5, r1
 8000494:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000498:	d217      	bcs.n	80004ca <__udivmoddi4+0x2a6>
 800049a:	428b      	cmp	r3, r1
 800049c:	d915      	bls.n	80004ca <__udivmoddi4+0x2a6>
 800049e:	3802      	subs	r0, #2
 80004a0:	4429      	add	r1, r5
 80004a2:	1ac9      	subs	r1, r1, r3
 80004a4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a8:	e73b      	b.n	8000322 <__udivmoddi4+0xfe>
 80004aa:	4637      	mov	r7, r6
 80004ac:	4630      	mov	r0, r6
 80004ae:	e709      	b.n	80002c4 <__udivmoddi4+0xa0>
 80004b0:	4607      	mov	r7, r0
 80004b2:	e6e7      	b.n	8000284 <__udivmoddi4+0x60>
 80004b4:	4618      	mov	r0, r3
 80004b6:	e6fb      	b.n	80002b0 <__udivmoddi4+0x8c>
 80004b8:	4541      	cmp	r1, r8
 80004ba:	d2ab      	bcs.n	8000414 <__udivmoddi4+0x1f0>
 80004bc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004c0:	eb69 020e 	sbc.w	r2, r9, lr
 80004c4:	3801      	subs	r0, #1
 80004c6:	4613      	mov	r3, r2
 80004c8:	e7a4      	b.n	8000414 <__udivmoddi4+0x1f0>
 80004ca:	4660      	mov	r0, ip
 80004cc:	e7e9      	b.n	80004a2 <__udivmoddi4+0x27e>
 80004ce:	4618      	mov	r0, r3
 80004d0:	e795      	b.n	80003fe <__udivmoddi4+0x1da>
 80004d2:	4667      	mov	r7, ip
 80004d4:	e7d1      	b.n	800047a <__udivmoddi4+0x256>
 80004d6:	4681      	mov	r9, r0
 80004d8:	e77c      	b.n	80003d4 <__udivmoddi4+0x1b0>
 80004da:	3802      	subs	r0, #2
 80004dc:	442c      	add	r4, r5
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0x14c>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	442b      	add	r3, r5
 80004e6:	e72f      	b.n	8000348 <__udivmoddi4+0x124>
 80004e8:	4638      	mov	r0, r7
 80004ea:	e708      	b.n	80002fe <__udivmoddi4+0xda>
 80004ec:	4637      	mov	r7, r6
 80004ee:	e6e9      	b.n	80002c4 <__udivmoddi4+0xa0>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <CpuIrqDisable>:
** \brief     Disable global interrupts.
** \return    none.
**
****************************************************************************************/
void CpuIrqDisable(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  __asm volatile ("cpsid i");
 80004f8:	b672      	cpsid	i
} /*** end of CpuIrqDisable ***/
 80004fa:	bf00      	nop
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr

08000504 <CpuIrqEnable>:
** \brief     Enable global interrupts.
** \return    none.
**
****************************************************************************************/
void CpuIrqEnable(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  __asm volatile ("cpsie i");
 8000508:	b662      	cpsie	i
} /*** end of CpuIrqEnable ***/
 800050a:	bf00      	nop
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <CpuInit>:
** \brief     Initializes the CPU module.
** \return    none.
**
****************************************************************************************/
void CpuInit(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* bootloader runs in polling mode so disable the global interrupts. this is done for
   * safety reasons. if the bootloader was started from a running user program, it could 
   * be that the user program did not properly disable the interrupt generation of 
   * peripherals. */
  CpuIrqDisable();
 8000518:	f7ff ffec 	bl	80004f4 <CpuIrqDisable>
} /*** end of CpuInit ***/
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}

08000520 <CpuStartUserProgram>:
**            does not return.
** \return    none.
**
****************************************************************************************/
void CpuStartUserProgram(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  void (*pProgResetHandler)(void);

  /* check if a user program is present by verifying the checksum */
  if (NvmVerifyChecksum() == BLT_FALSE)
 8000526:	f000 fb6d 	bl	8000c04 <NvmVerifyChecksum>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d10e      	bne.n	800054e <CpuStartUserProgram+0x2e>
    /* bootloader will stay active so perform deferred initialization to make sure
     * the communication interface that were not yet initialized are now initialized.
     * this is needed to make sure firmware updates via these communication interfaces
     * will be possible.
     */
    ComDeferredInit();
 8000530:	f000 fe5f 	bl	80011f2 <ComDeferredInit>
    BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"no valid firmware installed", CENTER_MODE);
 8000534:	f002 f910 	bl	8002758 <BSP_LCD_GetYSize>
 8000538:	4603      	mov	r3, r0
 800053a:	085b      	lsrs	r3, r3, #1
 800053c:	b29b      	uxth	r3, r3
 800053e:	3b1b      	subs	r3, #27
 8000540:	b299      	uxth	r1, r3
 8000542:	2301      	movs	r3, #1
 8000544:	4a15      	ldr	r2, [pc, #84]	; (800059c <CpuStartUserProgram+0x7c>)
 8000546:	2000      	movs	r0, #0
 8000548:	f002 fa2a 	bl	80029a0 <BSP_LCD_DisplayStringAt>
#endif
    /* not a valid user program so it cannot be started */
    return;
 800054c:	e022      	b.n	8000594 <CpuStartUserProgram+0x74>
  }
#if (BOOT_CPU_USER_PROGRAM_START_HOOK > 0)
  /* invoke callback */
  if (CpuUserProgramStartHook() == BLT_FALSE)
 800054e:	f001 fa59 	bl	8001a04 <CpuUserProgramStartHook>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d102      	bne.n	800055e <CpuStartUserProgram+0x3e>
    /* bootloader will stay active so perform deferred initialization to make sure
     * the communication interface that were not yet initialized are now initialized.
     * this is needed to make sure firmware updates via these communication interfaces
     * will be possible.
     */
    ComDeferredInit();
 8000558:	f000 fe4b 	bl	80011f2 <ComDeferredInit>
  #endif
    /* callback requests the user program to not be started */
    return;
 800055c:	e01a      	b.n	8000594 <CpuStartUserProgram+0x74>
  }
#endif
#if (BOOT_COM_ENABLE > 0)
  /* release the communication interface */
  ComFree();
 800055e:	f000 fdc3 	bl	80010e8 <ComFree>
#endif
  /* reset the timer */
  TimerReset();
 8000562:	f000 fcc7 	bl	8000ef4 <TimerReset>
  /* reset the HAL */
  HAL_DeInit();
 8000566:	f002 ff43 	bl	80033f0 <HAL_DeInit>
  /* remap user program's vector table */
  SCB->VTOR = CPU_USER_PROGRAM_VECTABLE_OFFSET & (blt_int32u)0x1FFFFF80;
 800056a:	f000 fb52 	bl	8000c12 <NvmGetUserProgBaseAddress>
 800056e:	4603      	mov	r3, r0
 8000570:	4a0b      	ldr	r2, [pc, #44]	; (80005a0 <CpuStartUserProgram+0x80>)
 8000572:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000576:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800057a:	6093      	str	r3, [r2, #8]
  /* set the address where the bootloader needs to jump to. this is the address of
   * the 2nd entry in the user program's vector table. this address points to the
   * user program's reset handler.
   */
  pProgResetHandler = (void(*)(void))(*((blt_addr *)CPU_USER_PROGRAM_STARTADDR_PTR));
 800057c:	f000 fb49 	bl	8000c12 <NvmGetUserProgBaseAddress>
 8000580:	4603      	mov	r3, r0
 8000582:	3304      	adds	r3, #4
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	607b      	str	r3, [r7, #4]
  /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
   * explicitly disables these for security reasons. Enable them here again, so it does 
   * not have to be done by the user program.
   */
  CpuIrqEnable();
 8000588:	f7ff ffbc 	bl	8000504 <CpuIrqEnable>
  /* start the user program by activating its reset interrupt service routine */
  pProgResetHandler();
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	4798      	blx	r3
  /* theoretically, the code never gets here because the user program should now be
   * running and the previous function call should not return. In case it did return
   * for whatever reason, make sure all communication interfaces are initialized so that
   * firmware updates can be started.
   */
  ComDeferredInit();
 8000590:	f000 fe2f 	bl	80011f2 <ComDeferredInit>
#endif
} /*** end of CpuStartUserProgram ***/
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	08007340 	.word	0x08007340
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <CpuMemCopy>:
** \param     len  length of the data in bytes.
** \return    none.
**
****************************************************************************************/
void CpuMemCopy(blt_addr dest, blt_addr src, blt_int16u len)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	4613      	mov	r3, r2
 80005b0:	80fb      	strh	r3, [r7, #6]
  blt_int8u *from, *to;

  /* set casted pointers */
  from = (blt_int8u *)src;
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	617b      	str	r3, [r7, #20]
  to = (blt_int8u *)dest;
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	613b      	str	r3, [r7, #16]

  /* copy all bytes from source address to destination address */
  while (len-- > 0)
 80005ba:	e009      	b.n	80005d0 <CpuMemCopy+0x2c>
  {
    /* store byte value from source to destination */
    *to++ = *from++;
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	1c53      	adds	r3, r2, #1
 80005c0:	617b      	str	r3, [r7, #20]
 80005c2:	693b      	ldr	r3, [r7, #16]
 80005c4:	1c59      	adds	r1, r3, #1
 80005c6:	6139      	str	r1, [r7, #16]
 80005c8:	7812      	ldrb	r2, [r2, #0]
 80005ca:	701a      	strb	r2, [r3, #0]
    /* keep the watchdog happy */
    CopService();
 80005cc:	f000 fe1d 	bl	800120a <CopService>
  while (len-- > 0)
 80005d0:	88fb      	ldrh	r3, [r7, #6]
 80005d2:	1e5a      	subs	r2, r3, #1
 80005d4:	80fa      	strh	r2, [r7, #6]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d1f0      	bne.n	80005bc <CpuMemCopy+0x18>
  }
} /*** end of CpuMemCopy ***/
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
	...

080005e4 <FlashInit>:
** \brief     Initializes the flash driver.
** \return    none.
**
****************************************************************************************/
void FlashInit(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* init the flash block info structs by setting the address to an invalid address */
  blockInfo.base_addr = FLASH_INVALID_ADDRESS;
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <FlashInit+0x20>)
 80005ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005ee:	601a      	str	r2, [r3, #0]
  bootBlockInfo.base_addr = FLASH_INVALID_ADDRESS;
 80005f0:	4b05      	ldr	r3, [pc, #20]	; (8000608 <FlashInit+0x24>)
 80005f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005f6:	601a      	str	r2, [r3, #0]
} /*** end of FlashInit ***/
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000080 	.word	0x20000080
 8000608:	20000284 	.word	0x20000284

0800060c <FlashWrite>:
** \param     data Pointer to the data buffer.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashWrite(blt_addr addr, blt_int32u len, blt_int8u *data)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  blt_addr base_addr;

  /* validate the len parameter */
  if ((len - 1) > (FLASH_END_ADDRESS - addr))
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	1e5a      	subs	r2, r3, #1
 800061c:	491d      	ldr	r1, [pc, #116]	; (8000694 <FlashWrite+0x88>)
 800061e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000622:	4419      	add	r1, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	425b      	negs	r3, r3
 8000628:	440b      	add	r3, r1
 800062a:	3b01      	subs	r3, #1
 800062c:	429a      	cmp	r2, r3
 800062e:	d901      	bls.n	8000634 <FlashWrite+0x28>
  {
    return BLT_FALSE;
 8000630:	2300      	movs	r3, #0
 8000632:	e02a      	b.n	800068a <FlashWrite+0x7e>
  }
  
  /* make sure the addresses are within the flash device */
  if ((FlashGetSector(addr) == FLASH_INVALID_SECTOR) || \
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f000 fa7d 	bl	8000b34 <FlashGetSector>
 800063a:	4603      	mov	r3, r0
 800063c:	2bff      	cmp	r3, #255	; 0xff
 800063e:	d009      	beq.n	8000654 <FlashWrite+0x48>
      (FlashGetSector(addr+len-1) == FLASH_INVALID_SECTOR))
 8000640:	68fa      	ldr	r2, [r7, #12]
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	4413      	add	r3, r2
 8000646:	3b01      	subs	r3, #1
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fa73 	bl	8000b34 <FlashGetSector>
 800064e:	4603      	mov	r3, r0
  if ((FlashGetSector(addr) == FLASH_INVALID_SECTOR) || \
 8000650:	2bff      	cmp	r3, #255	; 0xff
 8000652:	d101      	bne.n	8000658 <FlashWrite+0x4c>
  {
    return BLT_FALSE;
 8000654:	2300      	movs	r3, #0
 8000656:	e018      	b.n	800068a <FlashWrite+0x7e>
  }

  /* if this is the bootblock, then let the boot block manager handle it */
  base_addr = (addr/FLASH_WRITE_BLOCK_SIZE)*FLASH_WRITE_BLOCK_SIZE;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800065e:	f023 0301 	bic.w	r3, r3, #1
 8000662:	617b      	str	r3, [r7, #20]
  if (base_addr == flashLayout[0].sector_start)
 8000664:	4a0c      	ldr	r2, [pc, #48]	; (8000698 <FlashWrite+0x8c>)
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	4293      	cmp	r3, r2
 800066a:	d107      	bne.n	800067c <FlashWrite+0x70>
  {
    /* let the boot block manager handle it */
    return FlashAddToBlock(&bootBlockInfo, addr, data, len);
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	68f9      	ldr	r1, [r7, #12]
 8000672:	480a      	ldr	r0, [pc, #40]	; (800069c <FlashWrite+0x90>)
 8000674:	f000 f968 	bl	8000948 <FlashAddToBlock>
 8000678:	4603      	mov	r3, r0
 800067a:	e006      	b.n	800068a <FlashWrite+0x7e>
  }
  /* let the block manager handle it */
  return FlashAddToBlock(&blockInfo, addr, data, len);
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	68f9      	ldr	r1, [r7, #12]
 8000682:	4807      	ldr	r0, [pc, #28]	; (80006a0 <FlashWrite+0x94>)
 8000684:	f000 f960 	bl	8000948 <FlashAddToBlock>
 8000688:	4603      	mov	r3, r0
} /*** end of FlashWrite ***/
 800068a:	4618      	mov	r0, r3
 800068c:	3718      	adds	r7, #24
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	081e0000 	.word	0x081e0000
 8000698:	08010000 	.word	0x08010000
 800069c:	20000284 	.word	0x20000284
 80006a0:	20000080 	.word	0x20000080

080006a4 <FlashErase>:
** \param     len  Length in bytes.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashErase(blt_addr addr, blt_int32u len)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	6039      	str	r1, [r7, #0]
  blt_int8u first_sector;
  blt_int8u last_sector;

  /* validate the len parameter */
  if ((len - 1) > (FLASH_END_ADDRESS - addr))
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	1e5a      	subs	r2, r3, #1
 80006b2:	4916      	ldr	r1, [pc, #88]	; (800070c <FlashErase+0x68>)
 80006b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80006b8:	4419      	add	r1, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	425b      	negs	r3, r3
 80006be:	440b      	add	r3, r1
 80006c0:	3b01      	subs	r3, #1
 80006c2:	429a      	cmp	r2, r3
 80006c4:	d901      	bls.n	80006ca <FlashErase+0x26>
  {
    return BLT_FALSE;
 80006c6:	2300      	movs	r3, #0
 80006c8:	e01c      	b.n	8000704 <FlashErase+0x60>
  }
  
  /* obtain the first and last sector number */
  first_sector = FlashGetSector(addr);
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 fa32 	bl	8000b34 <FlashGetSector>
 80006d0:	4603      	mov	r3, r0
 80006d2:	73fb      	strb	r3, [r7, #15]
  last_sector  = FlashGetSector(addr+len-1);
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	4413      	add	r3, r2
 80006da:	3b01      	subs	r3, #1
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 fa29 	bl	8000b34 <FlashGetSector>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73bb      	strb	r3, [r7, #14]
  /* check them */
  if ((first_sector == FLASH_INVALID_SECTOR) || (last_sector == FLASH_INVALID_SECTOR))
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	2bff      	cmp	r3, #255	; 0xff
 80006ea:	d002      	beq.n	80006f2 <FlashErase+0x4e>
 80006ec:	7bbb      	ldrb	r3, [r7, #14]
 80006ee:	2bff      	cmp	r3, #255	; 0xff
 80006f0:	d101      	bne.n	80006f6 <FlashErase+0x52>
  {
    return BLT_FALSE;
 80006f2:	2300      	movs	r3, #0
 80006f4:	e006      	b.n	8000704 <FlashErase+0x60>
  }
  /* erase the sectors */
  return FlashEraseSectors(first_sector, last_sector);
 80006f6:	7bba      	ldrb	r2, [r7, #14]
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	4611      	mov	r1, r2
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 f9c3 	bl	8000a88 <FlashEraseSectors>
 8000702:	4603      	mov	r3, r0
} /*** end of FlashErase ***/
 8000704:	4618      	mov	r0, r3
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	081e0000 	.word	0x081e0000

08000710 <FlashWriteChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashWriteChecksum(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
  blt_int32u signature_checksum = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]

  /* first check that the bootblock contains valid data. if not, this means the
   * bootblock is not part of the reprogramming this time and therefore no
   * new checksum needs to be written
   */
  if (bootBlockInfo.base_addr == FLASH_INVALID_ADDRESS)
 800071a:	4b1e      	ldr	r3, [pc, #120]	; (8000794 <FlashWriteChecksum+0x84>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000722:	d101      	bne.n	8000728 <FlashWriteChecksum+0x18>
  {
    return BLT_TRUE;
 8000724:	2301      	movs	r3, #1
 8000726:	e031      	b.n	800078c <FlashWriteChecksum+0x7c>
#endif

  /* compute the checksum. note that the user program's vectors are not yet written
   * to flash but are present in the bootblock data structure at this point.
   */
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x00]));
 8000728:	4b1b      	ldr	r3, [pc, #108]	; (8000798 <FlashWriteChecksum+0x88>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4413      	add	r3, r2
 8000730:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x04]));
 8000732:	4b1a      	ldr	r3, [pc, #104]	; (800079c <FlashWriteChecksum+0x8c>)
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4413      	add	r3, r2
 800073a:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x08]));
 800073c:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <FlashWriteChecksum+0x90>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4413      	add	r3, r2
 8000744:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x0C]));
 8000746:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <FlashWriteChecksum+0x94>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4413      	add	r3, r2
 800074e:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x10]));
 8000750:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <FlashWriteChecksum+0x98>)
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4413      	add	r3, r2
 8000758:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x14]));
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <FlashWriteChecksum+0x9c>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4413      	add	r3, r2
 8000762:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x18]));
 8000764:	4b12      	ldr	r3, [pc, #72]	; (80007b0 <FlashWriteChecksum+0xa0>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4413      	add	r3, r2
 800076c:	607b      	str	r3, [r7, #4]
  signature_checksum  = ~signature_checksum; /* one's complement */
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	43db      	mvns	r3, r3
 8000772:	607b      	str	r3, [r7, #4]
  signature_checksum += 1; /* two's complement */
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3301      	adds	r3, #1
 8000778:	607b      	str	r3, [r7, #4]

  /* write the checksum */
  return FlashWrite(flashLayout[0].sector_start+BOOT_FLASH_VECTOR_TABLE_CS_OFFSET,
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <FlashWriteChecksum+0xa4>)
 800077c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000780:	1d3a      	adds	r2, r7, #4
 8000782:	2104      	movs	r1, #4
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff41 	bl	800060c <FlashWrite>
 800078a:	4603      	mov	r3, r0
                    sizeof(blt_addr), (blt_int8u *)&signature_checksum);
} /*** end of FlashWriteChecksum ***/
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000284 	.word	0x20000284
 8000798:	20000288 	.word	0x20000288
 800079c:	2000028c 	.word	0x2000028c
 80007a0:	20000290 	.word	0x20000290
 80007a4:	20000294 	.word	0x20000294
 80007a8:	20000298 	.word	0x20000298
 80007ac:	2000029c 	.word	0x2000029c
 80007b0:	200002a0 	.word	0x200002a0
 80007b4:	08010000 	.word	0x08010000

080007b8 <FlashVerifyChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashVerifyChecksum(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
  blt_int32u signature_checksum = 0;
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]

  /* verify the checksum based on how it was written by CpuWriteChecksum() */
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start));
 80007c2:	4b1e      	ldr	r3, [pc, #120]	; (800083c <FlashVerifyChecksum+0x84>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	4413      	add	r3, r2
 80007ca:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x04));
 80007cc:	4b1b      	ldr	r3, [pc, #108]	; (800083c <FlashVerifyChecksum+0x84>)
 80007ce:	3304      	adds	r3, #4
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	4413      	add	r3, r2
 80007d6:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x08));
 80007d8:	4b18      	ldr	r3, [pc, #96]	; (800083c <FlashVerifyChecksum+0x84>)
 80007da:	3308      	adds	r3, #8
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	4413      	add	r3, r2
 80007e2:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x0C));
 80007e4:	4b15      	ldr	r3, [pc, #84]	; (800083c <FlashVerifyChecksum+0x84>)
 80007e6:	330c      	adds	r3, #12
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	4413      	add	r3, r2
 80007ee:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x10));
 80007f0:	4b12      	ldr	r3, [pc, #72]	; (800083c <FlashVerifyChecksum+0x84>)
 80007f2:	3310      	adds	r3, #16
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x14));
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <FlashVerifyChecksum+0x84>)
 80007fe:	3314      	adds	r3, #20
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	4413      	add	r3, r2
 8000806:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x18));
 8000808:	4b0c      	ldr	r3, [pc, #48]	; (800083c <FlashVerifyChecksum+0x84>)
 800080a:	3318      	adds	r3, #24
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	4413      	add	r3, r2
 8000812:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+BOOT_FLASH_VECTOR_TABLE_CS_OFFSET));
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <FlashVerifyChecksum+0x84>)
 8000816:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	4413      	add	r3, r2
 8000820:	607b      	str	r3, [r7, #4]
  /* sum should add up to an unsigned 32-bit value of 0 */
  if (signature_checksum == 0)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d101      	bne.n	800082c <FlashVerifyChecksum+0x74>
  {
    /* checksum okay */
    return BLT_TRUE;
 8000828:	2301      	movs	r3, #1
 800082a:	e000      	b.n	800082e <FlashVerifyChecksum+0x76>
  }
  /* checksum incorrect */
  return BLT_FALSE;
 800082c:	2300      	movs	r3, #0
} /*** end of FlashVerifyChecksum ***/
 800082e:	4618      	mov	r0, r3
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	08010000 	.word	0x08010000

08000840 <FlashDone>:
**            the currently active block that needs to be flashed.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashDone(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* check if there is still data waiting to be programmed in the boot block */
  if (bootBlockInfo.base_addr != FLASH_INVALID_ADDRESS)
 8000844:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <FlashDone+0x40>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800084c:	d007      	beq.n	800085e <FlashDone+0x1e>
  {
    if (FlashWriteBlock(&bootBlockInfo) == BLT_FALSE)
 800084e:	480c      	ldr	r0, [pc, #48]	; (8000880 <FlashDone+0x40>)
 8000850:	f000 f8dc 	bl	8000a0c <FlashWriteBlock>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d101      	bne.n	800085e <FlashDone+0x1e>
    {
      return BLT_FALSE;
 800085a:	2300      	movs	r3, #0
 800085c:	e00d      	b.n	800087a <FlashDone+0x3a>
    }
  }

  /* check if there is still data waiting to be programmed */
  if (blockInfo.base_addr != FLASH_INVALID_ADDRESS)
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <FlashDone+0x44>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000866:	d007      	beq.n	8000878 <FlashDone+0x38>
  {
    if (FlashWriteBlock(&blockInfo) == BLT_FALSE)
 8000868:	4806      	ldr	r0, [pc, #24]	; (8000884 <FlashDone+0x44>)
 800086a:	f000 f8cf 	bl	8000a0c <FlashWriteBlock>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d101      	bne.n	8000878 <FlashDone+0x38>
    {
      return BLT_FALSE;
 8000874:	2300      	movs	r3, #0
 8000876:	e000      	b.n	800087a <FlashDone+0x3a>
    }
  }
  /* still here so all is okay */
  return BLT_TRUE;
 8000878:	2301      	movs	r3, #1
} /*** end of FlashDone ***/
 800087a:	4618      	mov	r0, r3
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000284 	.word	0x20000284
 8000884:	20000080 	.word	0x20000080

08000888 <FlashGetUserProgBaseAddress>:
**            This is basically the first address in the flashLayout table.
** \return    Base address.
**
****************************************************************************************/
blt_addr FlashGetUserProgBaseAddress(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return flashLayout[0].sector_start;
 800088c:	4b02      	ldr	r3, [pc, #8]	; (8000898 <FlashGetUserProgBaseAddress+0x10>)
} /*** end of FlashGetUserProgBaseAddress ***/
 800088e:	4618      	mov	r0, r3
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	08010000 	.word	0x08010000

0800089c <FlashInitBlock>:
** \param     address Base address of the block data.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashInitBlock(tFlashBlockInfo *block, blt_addr address)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
  /* check address alignment */
  if ((address % FLASH_WRITE_BLOCK_SIZE) != 0)
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <FlashInitBlock+0x18>
  {
    return BLT_FALSE;
 80008b0:	2300      	movs	r3, #0
 80008b2:	e012      	b.n	80008da <FlashInitBlock+0x3e>
  }
  /* make sure that we are initializing a new block and not the same one */
  if (block->base_addr == address)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	683a      	ldr	r2, [r7, #0]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d101      	bne.n	80008c2 <FlashInitBlock+0x26>
  {
    /* block already initialized, so nothing to do */
    return BLT_TRUE;
 80008be:	2301      	movs	r3, #1
 80008c0:	e00b      	b.n	80008da <FlashInitBlock+0x3e>
  }
  /* set the base address and copies the current data from flash */
  block->base_addr = address;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	683a      	ldr	r2, [r7, #0]
 80008c6:	601a      	str	r2, [r3, #0]
  CpuMemCopy((blt_addr)block->data, address, FLASH_WRITE_BLOCK_SIZE);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3304      	adds	r3, #4
 80008cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008d0:	6839      	ldr	r1, [r7, #0]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff fe66 	bl	80005a4 <CpuMemCopy>
  return BLT_TRUE;
 80008d8:	2301      	movs	r3, #1
} /*** end of FlashInitBlock ***/
 80008da:	4618      	mov	r0, r3
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
	...

080008e4 <FlashSwitchBlock>:
** \return    The pointer of the block info struct that is no being used, or a NULL
**            pointer in case of error.
**
****************************************************************************************/
static tFlashBlockInfo *FlashSwitchBlock(tFlashBlockInfo *block, blt_addr base_addr)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  /* check if a switch needs to be made away from the boot block. in this case the boot
   * block shouldn't be written yet, because this is done at the end of the programming
   * session by FlashDone(), this is right after the checksum was written.
   */
  if (block == &bootBlockInfo)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4a12      	ldr	r2, [pc, #72]	; (800093c <FlashSwitchBlock+0x58>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d102      	bne.n	80008fc <FlashSwitchBlock+0x18>
  {
    /* switch from the boot block to the generic block info structure */
    block = &blockInfo;
 80008f6:	4b12      	ldr	r3, [pc, #72]	; (8000940 <FlashSwitchBlock+0x5c>)
 80008f8:	607b      	str	r3, [r7, #4]
 80008fa:	e010      	b.n	800091e <FlashSwitchBlock+0x3a>
  }
  /* check if a switch back into the bootblock is needed. in this case the generic block
   * doesn't need to be written here yet.
   */
  else if (base_addr == flashLayout[0].sector_start)
 80008fc:	4a11      	ldr	r2, [pc, #68]	; (8000944 <FlashSwitchBlock+0x60>)
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	4293      	cmp	r3, r2
 8000902:	d104      	bne.n	800090e <FlashSwitchBlock+0x2a>
  {
    /* switch from the generic block to the boot block info structure */
    block = &bootBlockInfo;
 8000904:	4b0d      	ldr	r3, [pc, #52]	; (800093c <FlashSwitchBlock+0x58>)
 8000906:	607b      	str	r3, [r7, #4]
    base_addr = flashLayout[0].sector_start;
 8000908:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <FlashSwitchBlock+0x60>)
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	e007      	b.n	800091e <FlashSwitchBlock+0x3a>
  }
  else
  {
    /* need to switch to a new block, so program the current one and init the next */
    if (FlashWriteBlock(block) == BLT_FALSE)
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f000 f87c 	bl	8000a0c <FlashWriteBlock>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d101      	bne.n	800091e <FlashSwitchBlock+0x3a>
    {
      return BLT_NULL;
 800091a:	2300      	movs	r3, #0
 800091c:	e009      	b.n	8000932 <FlashSwitchBlock+0x4e>
    }
  }

  /* initialize tne new block when necessary */
  if (FlashInitBlock(block, base_addr) == BLT_FALSE)
 800091e:	6839      	ldr	r1, [r7, #0]
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ffbb 	bl	800089c <FlashInitBlock>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d101      	bne.n	8000930 <FlashSwitchBlock+0x4c>
  {
    return BLT_NULL;
 800092c:	2300      	movs	r3, #0
 800092e:	e000      	b.n	8000932 <FlashSwitchBlock+0x4e>
  }

  /* still here to all is okay  */
  return block;
 8000930:	687b      	ldr	r3, [r7, #4]
} /*** end of FlashSwitchBlock ***/
 8000932:	4618      	mov	r0, r3
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000284 	.word	0x20000284
 8000940:	20000080 	.word	0x20000080
 8000944:	08010000 	.word	0x08010000

08000948 <FlashAddToBlock>:
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashAddToBlock(tFlashBlockInfo *block, blt_addr address,
                                blt_int8u *data, blt_int32u len)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b088      	sub	sp, #32
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	607a      	str	r2, [r7, #4]
 8000954:	603b      	str	r3, [r7, #0]
  blt_addr   current_base_addr;
  blt_int8u  *dst;
  blt_int8u  *src;

  /* determine the current base address */
  current_base_addr = (address/FLASH_WRITE_BLOCK_SIZE)*FLASH_WRITE_BLOCK_SIZE;
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800095c:	f023 0301 	bic.w	r3, r3, #1
 8000960:	617b      	str	r3, [r7, #20]

  /* make sure the blockInfo is not uninitialized */
  if (block->base_addr == FLASH_INVALID_ADDRESS)
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800096a:	d108      	bne.n	800097e <FlashAddToBlock+0x36>
  {
    /* initialize the blockInfo struct for the current block */
    if (FlashInitBlock(block, current_base_addr) == BLT_FALSE)
 800096c:	6979      	ldr	r1, [r7, #20]
 800096e:	68f8      	ldr	r0, [r7, #12]
 8000970:	f7ff ff94 	bl	800089c <FlashInitBlock>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d101      	bne.n	800097e <FlashAddToBlock+0x36>
    {
      return BLT_FALSE;
 800097a:	2300      	movs	r3, #0
 800097c:	e042      	b.n	8000a04 <FlashAddToBlock+0xbc>
    }
  }

  /* check if the new data fits in the current block */
  if (block->base_addr != current_base_addr)
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	697a      	ldr	r2, [r7, #20]
 8000984:	429a      	cmp	r2, r3
 8000986:	d009      	beq.n	800099c <FlashAddToBlock+0x54>
  {
    /* need to switch to a new block, so program the current one and init the next */
    block = FlashSwitchBlock(block, current_base_addr);
 8000988:	6979      	ldr	r1, [r7, #20]
 800098a:	68f8      	ldr	r0, [r7, #12]
 800098c:	f7ff ffaa 	bl	80008e4 <FlashSwitchBlock>
 8000990:	60f8      	str	r0, [r7, #12]
    if (block == BLT_NULL)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d101      	bne.n	800099c <FlashAddToBlock+0x54>
    {
      return BLT_FALSE;
 8000998:	2300      	movs	r3, #0
 800099a:	e033      	b.n	8000a04 <FlashAddToBlock+0xbc>
    }
  }

  /* add the data to the current block, but check for block overflow */
  dst = &(block->data[address - block->base_addr]);
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	68ba      	ldr	r2, [r7, #8]
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	4413      	add	r3, r2
 80009a8:	3304      	adds	r3, #4
 80009aa:	61fb      	str	r3, [r7, #28]
  src = data;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	61bb      	str	r3, [r7, #24]
  do
  {
    /* keep the watchdog happy */
    CopService();
 80009b0:	f000 fc2b 	bl	800120a <CopService>
    /* buffer overflow? */
    if ((blt_addr)(dst-&(block->data[0])) >= FLASH_WRITE_BLOCK_SIZE)
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	68fa      	ldr	r2, [r7, #12]
 80009b8:	3204      	adds	r2, #4
 80009ba:	1a9b      	subs	r3, r3, r2
 80009bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009c0:	d30f      	bcc.n	80009e2 <FlashAddToBlock+0x9a>
    {
      /* need to switch to a new block, so program the current one and init the next */
      block = FlashSwitchBlock(block, current_base_addr+FLASH_WRITE_BLOCK_SIZE);
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80009c8:	4619      	mov	r1, r3
 80009ca:	68f8      	ldr	r0, [r7, #12]
 80009cc:	f7ff ff8a 	bl	80008e4 <FlashSwitchBlock>
 80009d0:	60f8      	str	r0, [r7, #12]
      if (block == BLT_NULL)
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d101      	bne.n	80009dc <FlashAddToBlock+0x94>
      {
        return BLT_FALSE;
 80009d8:	2300      	movs	r3, #0
 80009da:	e013      	b.n	8000a04 <FlashAddToBlock+0xbc>
      }
      /* reset destination pointer */
      dst = &(block->data[0]);
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	3304      	adds	r3, #4
 80009e0:	61fb      	str	r3, [r7, #28]
    }
    /* write the data to the buffer */
    *dst = *src;
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	701a      	strb	r2, [r3, #0]
    /* update pointers */
    dst++;
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	3301      	adds	r3, #1
 80009ee:	61fb      	str	r3, [r7, #28]
    src++;
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	3301      	adds	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
    /* decrement byte counter */
    len--;
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	3b01      	subs	r3, #1
 80009fa:	603b      	str	r3, [r7, #0]
  }
  while (len > 0);
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d1d6      	bne.n	80009b0 <FlashAddToBlock+0x68>
  /* still here so all is good */
  return BLT_TRUE;
 8000a02:	2301      	movs	r3, #1
} /*** end of FlashAddToBlock ***/
 8000a04:	4618      	mov	r0, r3
 8000a06:	3720      	adds	r7, #32
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <FlashWriteBlock>:
** \param     block   Pointer to flash block info structure to operate on.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashWriteBlock(tFlashBlockInfo *block)
{
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b087      	sub	sp, #28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  blt_addr   prog_addr;
  blt_int32u prog_data;
  blt_int32u word_cnt;
  blt_bool   result = BLT_TRUE;
 8000a14:	2301      	movs	r3, #1
 8000a16:	74fb      	strb	r3, [r7, #19]
    }
  }
#endif

  /* unlock the flash peripheral to enable the flash control register access. */
  HAL_FLASH_Unlock();
 8000a18:	f004 f87a 	bl	8004b10 <HAL_FLASH_Unlock>

  /* program all words in the block one by one */
  for (word_cnt=0; word_cnt<(FLASH_WRITE_BLOCK_SIZE/sizeof(blt_int32u)); word_cnt++)
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	e028      	b.n	8000a74 <FlashWriteBlock+0x68>
  {
    prog_addr = block->base_addr + (word_cnt * sizeof(blt_int32u));
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	4413      	add	r3, r2
 8000a2c:	60fb      	str	r3, [r7, #12]
    prog_data = *(volatile blt_int32u *)(&block->data[word_cnt * sizeof(blt_int32u)]);
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	4413      	add	r3, r2
 8000a36:	3304      	adds	r3, #4
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	60bb      	str	r3, [r7, #8]
    /* keep the watchdog happy */
    CopService();
 8000a3c:	f000 fbe5 	bl	800120a <CopService>
    /* program the word */
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, prog_addr, prog_data) != HAL_OK)
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	f04f 0400 	mov.w	r4, #0
 8000a46:	461a      	mov	r2, r3
 8000a48:	4623      	mov	r3, r4
 8000a4a:	68f9      	ldr	r1, [r7, #12]
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	f004 f80b 	bl	8004a68 <HAL_FLASH_Program>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d002      	beq.n	8000a5e <FlashWriteBlock+0x52>
    {
      result = BLT_FALSE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	74fb      	strb	r3, [r7, #19]
      break;
 8000a5c:	e00d      	b.n	8000a7a <FlashWriteBlock+0x6e>
    }
    /* verify that the written data is actually there */
    if (*(volatile blt_int32u *)prog_addr != prog_data)
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	68ba      	ldr	r2, [r7, #8]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d002      	beq.n	8000a6e <FlashWriteBlock+0x62>
    {
      result = BLT_FALSE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	74fb      	strb	r3, [r7, #19]
      break;
 8000a6c:	e005      	b.n	8000a7a <FlashWriteBlock+0x6e>
  for (word_cnt=0; word_cnt<(FLASH_WRITE_BLOCK_SIZE/sizeof(blt_int32u)); word_cnt++)
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	3301      	adds	r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	2b7f      	cmp	r3, #127	; 0x7f
 8000a78:	d9d3      	bls.n	8000a22 <FlashWriteBlock+0x16>
    }
  }

  /* lock the flash peripheral to disable the flash control register access. */
  HAL_FLASH_Lock();
 8000a7a:	f004 f86b 	bl	8004b54 <HAL_FLASH_Lock>

  /* Give the result back to the caller. */
  return result;
 8000a7e:	7cfb      	ldrb	r3, [r7, #19]
} /*** end of FlashWriteBlock ***/
 8000a80:	4618      	mov	r0, r3
 8000a82:	371c      	adds	r7, #28
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd90      	pop	{r4, r7, pc}

08000a88 <FlashEraseSectors>:
** \param     last_sector  Last flash sector number.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashEraseSectors(blt_int8u first_sector, blt_int8u last_sector)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	; 0x28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	460a      	mov	r2, r1
 8000a92:	71fb      	strb	r3, [r7, #7]
 8000a94:	4613      	mov	r3, r2
 8000a96:	71bb      	strb	r3, [r7, #6]
  blt_bool result = BLT_TRUE;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  blt_int8u sectorIdx;
  FLASH_EraseInitTypeDef eraseInitStruct;
  blt_int32u eraseSectorError = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]

  /* validate the sector numbers */
  if (first_sector > last_sector)
 8000aa2:	79fa      	ldrb	r2, [r7, #7]
 8000aa4:	79bb      	ldrb	r3, [r7, #6]
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	d902      	bls.n	8000ab0 <FlashEraseSectors+0x28>
  {
    result = BLT_FALSE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if ((first_sector < flashLayout[0].sector_num) || \
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d303      	bcc.n	8000ac0 <FlashEraseSectors+0x38>
      (last_sector > flashLayout[FLASH_TOTAL_SECTORS-1].sector_num))
 8000ab8:	2217      	movs	r2, #23
  if ((first_sector < flashLayout[0].sector_num) || \
 8000aba:	79bb      	ldrb	r3, [r7, #6]
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d902      	bls.n	8000ac6 <FlashEraseSectors+0x3e>
  {
    result = BLT_FALSE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* only move forward with the erase operation if all is okay so far */
  if (result == BLT_TRUE)
 8000ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d12b      	bne.n	8000b26 <FlashEraseSectors+0x9e>
  {
    /* intialize the sector erase info structure */
    eraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
    eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	623b      	str	r3, [r7, #32]
    eraseInitStruct.NbSectors = 1;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	61fb      	str	r3, [r7, #28]

    /* unlock the flash array */
    HAL_FLASH_Unlock();
 8000ada:	f004 f819 	bl	8004b10 <HAL_FLASH_Unlock>

    /* erase all sectors one by one */
    for (sectorIdx=first_sector; sectorIdx<= last_sector; sectorIdx++)
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ae4:	e018      	b.n	8000b18 <FlashEraseSectors+0x90>
    {
      /* keep the watchdog happy */
      CopService();
 8000ae6:	f000 fb90 	bl	800120a <CopService>
      /* set the sector to erase */
      eraseInitStruct.Sector = sectorIdx;
 8000aea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000aee:	61bb      	str	r3, [r7, #24]
      /* submit the sector erase request */
      if(HAL_FLASHEx_Erase(&eraseInitStruct, (uint32_t *)&eraseSectorError) != HAL_OK)
 8000af0:	f107 020c 	add.w	r2, r7, #12
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	4611      	mov	r1, r2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f004 f978 	bl	8004df0 <HAL_FLASHEx_Erase>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d003      	beq.n	8000b0e <FlashEraseSectors+0x86>
      {
        /* could not perform erase operation */
        result = BLT_FALSE;
 8000b06:	2300      	movs	r3, #0
 8000b08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        /* error detected so don't bother continuing with the loop */
        break;
 8000b0c:	e009      	b.n	8000b22 <FlashEraseSectors+0x9a>
    for (sectorIdx=first_sector; sectorIdx<= last_sector; sectorIdx++)
 8000b0e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000b12:	3301      	adds	r3, #1
 8000b14:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000b18:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000b1c:	79bb      	ldrb	r3, [r7, #6]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d9e1      	bls.n	8000ae6 <FlashEraseSectors+0x5e>
      }
    }

    /* lock the flash array again */
    HAL_FLASH_Lock();
 8000b22:	f004 f817 	bl	8004b54 <HAL_FLASH_Lock>
  }

  /* give the result back to the caller */
  return result;
 8000b26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
} /*** end of FlashEraseSectors ***/
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3728      	adds	r7, #40	; 0x28
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <FlashGetSector>:
** \param     address Address in the flash sector.
** \return    Flash sector number or FLASH_INVALID_SECTOR.
**
****************************************************************************************/
static blt_int8u FlashGetSector(blt_addr address)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  blt_int8u result = FLASH_INVALID_SECTOR;
 8000b3c:	23ff      	movs	r3, #255	; 0xff
 8000b3e:	73fb      	strb	r3, [r7, #15]
  blt_int8u sectorIdx;

  /* search through the sectors to find the right one */
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000b40:	2300      	movs	r3, #0
 8000b42:	73bb      	strb	r3, [r7, #14]
 8000b44:	e02f      	b.n	8000ba6 <FlashGetSector+0x72>
  {
    /* keep the watchdog happy */
    CopService();
 8000b46:	f000 fb60 	bl	800120a <CopService>
    /* is the address in this sector? */
    if ((address >= flashLayout[sectorIdx].sector_start) && \
 8000b4a:	7bba      	ldrb	r2, [r7, #14]
 8000b4c:	491a      	ldr	r1, [pc, #104]	; (8000bb8 <FlashGetSector+0x84>)
 8000b4e:	4613      	mov	r3, r2
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	4413      	add	r3, r2
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	440b      	add	r3, r1
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d31f      	bcc.n	8000ba0 <FlashGetSector+0x6c>
        (address < (flashLayout[sectorIdx].sector_start + \
 8000b60:	7bba      	ldrb	r2, [r7, #14]
 8000b62:	4915      	ldr	r1, [pc, #84]	; (8000bb8 <FlashGetSector+0x84>)
 8000b64:	4613      	mov	r3, r2
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	4413      	add	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	440b      	add	r3, r1
 8000b6e:	6819      	ldr	r1, [r3, #0]
                    flashLayout[sectorIdx].sector_size)))
 8000b70:	7bba      	ldrb	r2, [r7, #14]
 8000b72:	4811      	ldr	r0, [pc, #68]	; (8000bb8 <FlashGetSector+0x84>)
 8000b74:	4613      	mov	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	4413      	add	r3, r2
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	4403      	add	r3, r0
 8000b7e:	3304      	adds	r3, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
        (address < (flashLayout[sectorIdx].sector_start + \
 8000b82:	440b      	add	r3, r1
    if ((address >= flashLayout[sectorIdx].sector_start) && \
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d20a      	bcs.n	8000ba0 <FlashGetSector+0x6c>
    {
      /* found the sector we are looking for so store it */
      result = flashLayout[sectorIdx].sector_num;
 8000b8a:	7bba      	ldrb	r2, [r7, #14]
 8000b8c:	490a      	ldr	r1, [pc, #40]	; (8000bb8 <FlashGetSector+0x84>)
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	440b      	add	r3, r1
 8000b98:	3308      	adds	r3, #8
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	73fb      	strb	r3, [r7, #15]
      /* all done so no need to continue looping */
      break;
 8000b9e:	e005      	b.n	8000bac <FlashGetSector+0x78>
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000ba0:	7bbb      	ldrb	r3, [r7, #14]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	73bb      	strb	r3, [r7, #14]
 8000ba6:	7bbb      	ldrb	r3, [r7, #14]
 8000ba8:	2b13      	cmp	r3, #19
 8000baa:	d9cc      	bls.n	8000b46 <FlashGetSector+0x12>
    }
  }
  /* give the result back to the caller */
  return result;
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of FlashGetSector ***/
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	08007414 	.word	0x08007414

08000bbc <NvmInit>:
** \brief     Initializes the NVM driver.
** \return    none.
**
****************************************************************************************/
void NvmInit(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
   */
  NvmInitHook();
#endif

  /* init the internal driver */
  FlashInit();
 8000bc0:	f7ff fd10 	bl	80005e4 <FlashInit>
} /*** end of NvmInit ***/
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <NvmWrite>:
** \param     data Pointer to the data buffer.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmWrite(blt_addr addr, blt_int32u len, blt_int8u *data)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
    return BLT_FALSE;
  }
#endif

  /* still here so the internal driver should try and perform the program operation */
  return FlashWrite(addr, len, data);
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	68b9      	ldr	r1, [r7, #8]
 8000bd8:	68f8      	ldr	r0, [r7, #12]
 8000bda:	f7ff fd17 	bl	800060c <FlashWrite>
 8000bde:	4603      	mov	r3, r0
} /*** end of NvmWrite ***/
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <NvmErase>:
** \param     len  Length in bytes.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmErase(blt_addr addr, blt_int32u len)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
    return BLT_FALSE;
  }
#endif

  /* still here so the internal driver should try and perform the erase operation */
  return FlashErase(addr, len);
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff fd55 	bl	80006a4 <FlashErase>
 8000bfa:	4603      	mov	r3, r0
} /*** end of NvmErase ***/
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <NvmVerifyChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmVerifyChecksum(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
#if (BOOT_NVM_CHECKSUM_HOOKS_ENABLE > 0)
  /* check checksum using the application specific method. */
  return NvmVerifyChecksumHook();
#else
  /* check checksum using the interally supported method. */
  return FlashVerifyChecksum();
 8000c08:	f7ff fdd6 	bl	80007b8 <FlashVerifyChecksum>
 8000c0c:	4603      	mov	r3, r0
#endif
} /*** end of NvmVerifyChecksum ***/
 8000c0e:	4618      	mov	r0, r3
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <NvmGetUserProgBaseAddress>:
**            program. This is typically that start of the vector table.
** \return    Base address.
**
****************************************************************************************/
blt_addr NvmGetUserProgBaseAddress(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0
  return FlashGetUserProgBaseAddress();
 8000c16:	f7ff fe37 	bl	8000888 <FlashGetUserProgBaseAddress>
 8000c1a:	4603      	mov	r3, r0
} /*** end of NvmGetUserProgBaseAddress ***/
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <NvmDone>:
**            to determine if a valid user program is present in flash.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmDone(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  {
    return BLT_FALSE;
  }
#else
  /* compute and write checksum, which is programmed by the internal driver. */
  if (FlashWriteChecksum() == BLT_FALSE)
 8000c24:	f7ff fd74 	bl	8000710 <FlashWriteChecksum>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d101      	bne.n	8000c32 <NvmDone+0x12>
  {
    return BLT_FALSE;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e002      	b.n	8000c38 <NvmDone+0x18>
  }
#endif

  /* finish up internal driver operations */
  return FlashDone();
 8000c32:	f7ff fe05 	bl	8000840 <FlashDone>
 8000c36:	4603      	mov	r3, r0
} /*** end of NvmDone ***/
 8000c38:	4618      	mov	r0, r3
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	60da      	str	r2, [r3, #12]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f003 0320 	and.w	r3, r3, #32
 8000c6c:	2b20      	cmp	r3, #32
 8000c6e:	bf0c      	ite	eq
 8000c70:	2301      	moveq	r3, #1
 8000c72:	2300      	movne	r3, #0
 8000c74:	b2db      	uxtb	r3, r3
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8000c82:	b480      	push	{r7}
 8000c84:	b083      	sub	sp, #12
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c92:	2b80      	cmp	r3, #128	; 0x80
 8000c94:	bf0c      	ite	eq
 8000c96:	2301      	moveq	r3, #1
 8000c98:	2300      	movne	r3, #0
 8000c9a:	b2db      	uxtb	r3, r3
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	b2db      	uxtb	r3, r3
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b083      	sub	sp, #12
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
 8000cca:	460b      	mov	r3, r1
 8000ccc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000cce:	78fa      	ldrb	r2, [r7, #3]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	605a      	str	r2, [r3, #4]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <Rs232Init>:
** \brief     Initializes the RS232 communication interface.
** \return    none.
**
****************************************************************************************/
void Rs232Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af00      	add	r7, sp, #0
            (BOOT_COM_RS232_CHANNEL_INDEX == 3) ||
            (BOOT_COM_RS232_CHANNEL_INDEX == 4) ||
            (BOOT_COM_RS232_CHANNEL_INDEX == 5));

  /* configure UART peripheral */
  USART_InitStruct.BaudRate = BOOT_COM_RS232_BAUDRATE;
 8000ce6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000cea:	607b      	str	r3, [r7, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60fb      	str	r3, [r7, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000cf8:	230c      	movs	r3, #12
 8000cfa:	617b      	str	r3, [r7, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61fb      	str	r3, [r7, #28]
  /* initialize the UART peripheral */
  LL_USART_Init(USART_CHANNEL, &USART_InitStruct);
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	4619      	mov	r1, r3
 8000d08:	4804      	ldr	r0, [pc, #16]	; (8000d1c <Rs232Init+0x3c>)
 8000d0a:	f006 f9ff 	bl	800710c <LL_USART_Init>
  LL_USART_Enable(USART_CHANNEL);
 8000d0e:	4803      	ldr	r0, [pc, #12]	; (8000d1c <Rs232Init+0x3c>)
 8000d10:	f7ff ff94 	bl	8000c3c <LL_USART_Enable>
} /*** end of Rs232Init ***/
 8000d14:	bf00      	nop
 8000d16:	3720      	adds	r7, #32
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40011400 	.word	0x40011400

08000d20 <Rs232TransmitPacket>:
** \param     len  Number of bytes that are to be transmitted.
** \return    none.
**
****************************************************************************************/
void Rs232TransmitPacket(blt_int8u *data, blt_int8u len)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	70fb      	strb	r3, [r7, #3]
  blt_int16u data_index;

  /* verify validity of the len-paramenter */
  ASSERT_RT(len <= BOOT_COM_RS232_TX_MAX_DATA);
 8000d2c:	78fb      	ldrb	r3, [r7, #3]
 8000d2e:	2b40      	cmp	r3, #64	; 0x40
 8000d30:	d903      	bls.n	8000d3a <Rs232TransmitPacket+0x1a>
 8000d32:	2179      	movs	r1, #121	; 0x79
 8000d34:	480f      	ldr	r0, [pc, #60]	; (8000d74 <Rs232TransmitPacket+0x54>)
 8000d36:	f000 f910 	bl	8000f5a <AssertFailure>

  /* first transmit the length of the packet */
  Rs232TransmitByte(len);
 8000d3a:	78fb      	ldrb	r3, [r7, #3]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 f89b 	bl	8000e78 <Rs232TransmitByte>

  /* transmit all the packet bytes one-by-one */
  for (data_index = 0; data_index < len; data_index++)
 8000d42:	2300      	movs	r3, #0
 8000d44:	81fb      	strh	r3, [r7, #14]
 8000d46:	e00b      	b.n	8000d60 <Rs232TransmitPacket+0x40>
  {
    /* keep the watchdog happy */
    CopService();
 8000d48:	f000 fa5f 	bl	800120a <CopService>
    /* write byte */
    Rs232TransmitByte(data[data_index]);
 8000d4c:	89fb      	ldrh	r3, [r7, #14]
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f000 f88f 	bl	8000e78 <Rs232TransmitByte>
  for (data_index = 0; data_index < len; data_index++)
 8000d5a:	89fb      	ldrh	r3, [r7, #14]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	81fb      	strh	r3, [r7, #14]
 8000d60:	78fb      	ldrb	r3, [r7, #3]
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	89fa      	ldrh	r2, [r7, #14]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d3ee      	bcc.n	8000d48 <Rs232TransmitPacket+0x28>
  }
} /*** end of Rs232TransmitPacket ***/
 8000d6a:	bf00      	nop
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	0800735c 	.word	0x0800735c

08000d78 <Rs232ReceivePacket>:
** \param     len Pointer where the length of the packet is to be stored.
** \return    BLT_TRUE if a packet was received, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool Rs232ReceivePacket(blt_int8u *data, blt_int8u *len)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  static blt_int8u xcpCtoRxLength;
  static blt_bool  xcpCtoRxInProgress = BLT_FALSE;
  static blt_int32u xcpCtoRxStartTime = 0;

  /* start of cto packet received? */
  if (xcpCtoRxInProgress == BLT_FALSE)
 8000d82:	4b2b      	ldr	r3, [pc, #172]	; (8000e30 <Rs232ReceivePacket+0xb8>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d119      	bne.n	8000dbe <Rs232ReceivePacket+0x46>
  {
    /* store the message length when received */
    if (Rs232ReceiveByte(&xcpCtoReqPacket[0]) == BLT_TRUE)
 8000d8a:	482a      	ldr	r0, [pc, #168]	; (8000e34 <Rs232ReceivePacket+0xbc>)
 8000d8c:	f000 f85a 	bl	8000e44 <Rs232ReceiveByte>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d146      	bne.n	8000e24 <Rs232ReceivePacket+0xac>
    {
      if ( (xcpCtoReqPacket[0] > 0) &&
 8000d96:	4b27      	ldr	r3, [pc, #156]	; (8000e34 <Rs232ReceivePacket+0xbc>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d042      	beq.n	8000e24 <Rs232ReceivePacket+0xac>
           (xcpCtoReqPacket[0] <= BOOT_COM_RS232_RX_MAX_DATA) )
 8000d9e:	4b25      	ldr	r3, [pc, #148]	; (8000e34 <Rs232ReceivePacket+0xbc>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
      if ( (xcpCtoReqPacket[0] > 0) &&
 8000da2:	2b40      	cmp	r3, #64	; 0x40
 8000da4:	d83e      	bhi.n	8000e24 <Rs232ReceivePacket+0xac>
      {
        /* store the start time */
        xcpCtoRxStartTime = TimerGet();
 8000da6:	f000 f8c7 	bl	8000f38 <TimerGet>
 8000daa:	4602      	mov	r2, r0
 8000dac:	4b22      	ldr	r3, [pc, #136]	; (8000e38 <Rs232ReceivePacket+0xc0>)
 8000dae:	601a      	str	r2, [r3, #0]
        /* reset packet data count */
        xcpCtoRxLength = 0;
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
        /* indicate that a cto packet is being received */
        xcpCtoRxInProgress = BLT_TRUE;
 8000db6:	4b1e      	ldr	r3, [pc, #120]	; (8000e30 <Rs232ReceivePacket+0xb8>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	e032      	b.n	8000e24 <Rs232ReceivePacket+0xac>
    }
  }
  else
  {
    /* store the next packet byte */
    if (Rs232ReceiveByte(&xcpCtoReqPacket[xcpCtoRxLength+1]) == BLT_TRUE)
 8000dbe:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	4a1b      	ldr	r2, [pc, #108]	; (8000e34 <Rs232ReceivePacket+0xbc>)
 8000dc6:	4413      	add	r3, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f000 f83b 	bl	8000e44 <Rs232ReceiveByte>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d11c      	bne.n	8000e0e <Rs232ReceivePacket+0x96>
    {
      /* increment the packet data count */
      xcpCtoRxLength++;
 8000dd4:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000dde:	701a      	strb	r2, [r3, #0]

      /* check to see if the entire packet was received */
      if (xcpCtoRxLength == xcpCtoReqPacket[0])
 8000de0:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <Rs232ReceivePacket+0xbc>)
 8000de2:	781a      	ldrb	r2, [r3, #0]
 8000de4:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d11b      	bne.n	8000e24 <Rs232ReceivePacket+0xac>
      {
        /* copy the packet data */
        CpuMemCopy((blt_int32u)data, (blt_int32u)&xcpCtoReqPacket[1], xcpCtoRxLength);
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	4914      	ldr	r1, [pc, #80]	; (8000e40 <Rs232ReceivePacket+0xc8>)
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	461a      	mov	r2, r3
 8000df8:	f7ff fbd4 	bl	80005a4 <CpuMemCopy>
        /* done with cto packet reception */
        xcpCtoRxInProgress = BLT_FALSE;
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <Rs232ReceivePacket+0xb8>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	701a      	strb	r2, [r3, #0]
        /* set the packet length */
        *len = xcpCtoRxLength;
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <Rs232ReceivePacket+0xc4>)
 8000e04:	781a      	ldrb	r2, [r3, #0]
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	701a      	strb	r2, [r3, #0]
        /* packet reception complete */
        return BLT_TRUE;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e00b      	b.n	8000e26 <Rs232ReceivePacket+0xae>
      }
    }
    else
    {
      /* check packet reception timeout */
      if (TimerGet() > (xcpCtoRxStartTime + RS232_CTO_RX_PACKET_TIMEOUT_MS))
 8000e0e:	f000 f893 	bl	8000f38 <TimerGet>
 8000e12:	4602      	mov	r2, r0
 8000e14:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <Rs232ReceivePacket+0xc0>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	3364      	adds	r3, #100	; 0x64
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d902      	bls.n	8000e24 <Rs232ReceivePacket+0xac>
      {
        /* cancel cto packet reception due to timeout. note that that automaticaly
         * discards the already received packet bytes, allowing the host to retry.
         */
        xcpCtoRxInProgress = BLT_FALSE;
 8000e1e:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <Rs232ReceivePacket+0xb8>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  /* packet reception not yet complete */
  return BLT_FALSE;
 8000e24:	2300      	movs	r3, #0
} /*** end of Rs232ReceivePacket ***/
 8000e26:	4618      	mov	r0, r3
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000488 	.word	0x20000488
 8000e34:	2000048c 	.word	0x2000048c
 8000e38:	200004d0 	.word	0x200004d0
 8000e3c:	200004d4 	.word	0x200004d4
 8000e40:	2000048d 	.word	0x2000048d

08000e44 <Rs232ReceiveByte>:
** \param     data Pointer to byte where the data is to be stored.
** \return    BLT_TRUE if a byte was received, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool Rs232ReceiveByte(blt_int8u *data)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if (LL_USART_IsActiveFlag_RXNE(USART_CHANNEL) != 0)
 8000e4c:	4809      	ldr	r0, [pc, #36]	; (8000e74 <Rs232ReceiveByte+0x30>)
 8000e4e:	f7ff ff05 	bl	8000c5c <LL_USART_IsActiveFlag_RXNE>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d008      	beq.n	8000e6a <Rs232ReceiveByte+0x26>
  {
    /* retrieve and store the newly received byte */
    *data = LL_USART_ReceiveData8(USART_CHANNEL);
 8000e58:	4806      	ldr	r0, [pc, #24]	; (8000e74 <Rs232ReceiveByte+0x30>)
 8000e5a:	f7ff ff25 	bl	8000ca8 <LL_USART_ReceiveData8>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	461a      	mov	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	701a      	strb	r2, [r3, #0]
    /* all done */
    return BLT_TRUE;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e000      	b.n	8000e6c <Rs232ReceiveByte+0x28>
  }
  /* still here to no new byte received */
  return BLT_FALSE;
 8000e6a:	2300      	movs	r3, #0
} /*** end of Rs232ReceiveByte ***/
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40011400 	.word	0x40011400

08000e78 <Rs232TransmitByte>:
** \param     data Value of byte that is to be transmitted.
** \return    none.
**
****************************************************************************************/
static void Rs232TransmitByte(blt_int8u data)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  blt_int32u timeout;

  /* write byte to transmit holding register */
  LL_USART_TransmitData8(USART_CHANNEL, data);
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	4619      	mov	r1, r3
 8000e86:	480e      	ldr	r0, [pc, #56]	; (8000ec0 <Rs232TransmitByte+0x48>)
 8000e88:	f7ff ff1b 	bl	8000cc2 <LL_USART_TransmitData8>
  /* set timeout time to wait for transmit completion. */
  timeout = TimerGet() + RS232_BYTE_TX_TIMEOUT_MS;
 8000e8c:	f000 f854 	bl	8000f38 <TimerGet>
 8000e90:	4603      	mov	r3, r0
 8000e92:	330a      	adds	r3, #10
 8000e94:	60fb      	str	r3, [r7, #12]
  /* wait for tx holding register to be empty */
  while (LL_USART_IsActiveFlag_TXE(USART_CHANNEL) == 0)
 8000e96:	e007      	b.n	8000ea8 <Rs232TransmitByte+0x30>
  {
    /* keep the watchdog happy */
    CopService();
 8000e98:	f000 f9b7 	bl	800120a <CopService>
    /* break loop upon timeout. this would indicate a hardware failure. */
    if (TimerGet() > timeout)
 8000e9c:	f000 f84c 	bl	8000f38 <TimerGet>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d306      	bcc.n	8000eb6 <Rs232TransmitByte+0x3e>
  while (LL_USART_IsActiveFlag_TXE(USART_CHANNEL) == 0)
 8000ea8:	4805      	ldr	r0, [pc, #20]	; (8000ec0 <Rs232TransmitByte+0x48>)
 8000eaa:	f7ff feea 	bl	8000c82 <LL_USART_IsActiveFlag_TXE>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d0f1      	beq.n	8000e98 <Rs232TransmitByte+0x20>
    {
      break;
    }
  }
} /*** end of Rs232TransmitByte ***/
 8000eb4:	e000      	b.n	8000eb8 <Rs232TransmitByte+0x40>
      break;
 8000eb6:	bf00      	nop
} /*** end of Rs232TransmitByte ***/
 8000eb8:	bf00      	nop
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40011400 	.word	0x40011400

08000ec4 <TimerInit>:
** \brief     Initializes the polling based millisecond timer driver.
** \return    none.
**
****************************************************************************************/
void TimerInit(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* Reset the timer configuration. */
  TimerReset();
 8000ec8:	f000 f814 	bl	8000ef4 <TimerReset>

  /* Configure the systick frequency as a 1 ms event generator. */
  SysTick->LOAD = BOOT_CPU_SYSTEM_SPEED_KHZ - 1;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <TimerInit+0x24>)
 8000ece:	4a07      	ldr	r2, [pc, #28]	; (8000eec <TimerInit+0x28>)
 8000ed0:	605a      	str	r2, [r3, #4]
  /* Reset the current counter value. */
  SysTick->VAL = 0;
 8000ed2:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <TimerInit+0x24>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  /* Select core clock as source and enable the timer. */
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <TimerInit+0x24>)
 8000eda:	2205      	movs	r2, #5
 8000edc:	601a      	str	r2, [r3, #0]
  /* Reset the millisecond counter value. */
  millisecond_counter = 0;
 8000ede:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <TimerInit+0x2c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
} /*** end of TimerInit ***/
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	e000e010 	.word	0xe000e010
 8000eec:	00034bbf 	.word	0x00034bbf
 8000ef0:	200004d8 	.word	0x200004d8

08000ef4 <TimerReset>:
**            configuration.
** \return    none.
**
****************************************************************************************/
void TimerReset(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* Set the systick's status and control register back into the default reset value. */
  SysTick->CTRL = 0;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <TimerReset+0x14>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
} /* end of TimerReset */
 8000efe:	bf00      	nop
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000e010 	.word	0xe000e010

08000f0c <TimerUpdate>:
** \brief     Updates the millisecond timer.
** \return    none.
**
****************************************************************************************/
void TimerUpdate(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* Check if the millisecond event occurred. */
  if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0)
 8000f10:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <TimerUpdate+0x24>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d004      	beq.n	8000f26 <TimerUpdate+0x1a>
  {
    /* Increment the millisecond counter. */
    millisecond_counter++;
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <TimerUpdate+0x28>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	3301      	adds	r3, #1
 8000f22:	4a04      	ldr	r2, [pc, #16]	; (8000f34 <TimerUpdate+0x28>)
 8000f24:	6013      	str	r3, [r2, #0]
  }
} /*** end of TimerUpdate ***/
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000e010 	.word	0xe000e010
 8000f34:	200004d8 	.word	0x200004d8

08000f38 <TimerGet>:
** \brief     Obtains the counter value of the millisecond timer.
** \return    Current value of the millisecond timer.
**
****************************************************************************************/
blt_int32u TimerGet(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* Updating timer here allows this function to be called in a loop with timeout
   * detection.
   */
  TimerUpdate();
 8000f3c:	f7ff ffe6 	bl	8000f0c <TimerUpdate>
  /* Read and return the amount of milliseconds that passed since initialization. */
  return millisecond_counter;
 8000f40:	4b01      	ldr	r3, [pc, #4]	; (8000f48 <TimerGet+0x10>)
 8000f42:	681b      	ldr	r3, [r3, #0]
} /*** end of TimerGet ***/
 8000f44:	4618      	mov	r0, r3
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	200004d8 	.word	0x200004d8

08000f4c <HAL_GetTick>:
**            tick functionality works in polling mode.
** \return    Current value of the millisecond timer.
**
****************************************************************************************/
uint32_t HAL_GetTick(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* Link to the bootloader's 1ms timer. */
  return TimerGet();
 8000f50:	f7ff fff2 	bl	8000f38 <TimerGet>
 8000f54:	4603      	mov	r3, r0
} /*** end of HAL_GetTick ***/
 8000f56:	4618      	mov	r0, r3
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <AssertFailure>:
** \param     line   Linenumber in the source file where the assertion occurred.
** \return    none
**
****************************************************************************************/
void AssertFailure(blt_char *file, blt_int32u line)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
 8000f62:	6039      	str	r1, [r7, #0]
  /* hang the software so that it requires a hard reset */
  for (;;)
  {
    /* keep servicing the watchdog so that this one does not cause a reset */
    CopService();
 8000f64:	f000 f951 	bl	800120a <CopService>
 8000f68:	e7fc      	b.n	8000f64 <AssertFailure+0xa>
	...

08000f6c <BackDoorInit>:
** \brief     Initializes the backdoor entry option.
** \return    none
**
****************************************************************************************/
void BackDoorInit(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
    FileHandleFirmwareUpdateRequest();
  }
#endif
#else
  /* open the backdoor after a reset */
  backdoorOpen = BLT_TRUE;
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <BackDoorInit+0x18>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	701a      	strb	r2, [r3, #0]
  BackDoorRestartTimer();
 8000f76:	f000 f85f 	bl	8001038 <BackDoorRestartTimer>
#endif
  /* perform the first check that open/closes the backdoor */
  BackDoorCheck();
 8000f7a:	f000 f805 	bl	8000f88 <BackDoorCheck>
} /*** end of BackDoorInit ***/
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200004dc 	.word	0x200004dc

08000f88 <BackDoorCheck>:
**            controls the opening/closing of the backdoor.
** \return    none
**
****************************************************************************************/
void BackDoorCheck(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
#if (BOOT_BACKDOOR_HOOKS_ENABLE == 0)
#if (BOOT_COM_ENABLE > 0)
  /* check if a connection with the host was already established. in this case the
   * backdoor stays open anyway, so no need to check if it needs to be closed.
   */
  if (ComIsConnected() == BLT_TRUE)
 8000f8e:	f000 f91f 	bl	80011d0 <ComIsConnected>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d045      	beq.n	8001024 <BackDoorCheck+0x9c>
    return;
  }
#endif

  /* when the backdoor is still open, check if it's time to close it */
  if (backdoorOpen == BLT_TRUE)
 8000f98:	4b24      	ldr	r3, [pc, #144]	; (800102c <BackDoorCheck+0xa4>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d142      	bne.n	8001026 <BackDoorCheck+0x9e>
  {
	  #if (Display == 1)
	    int time = BOOT_BACKDOOR_ENTRY_TIMEOUT_MS + backdoorExtensionTime + backdoorOpenTime;
 8000fa0:	4b23      	ldr	r3, [pc, #140]	; (8001030 <BackDoorCheck+0xa8>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b23      	ldr	r3, [pc, #140]	; (8001034 <BackDoorCheck+0xac>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000fae:	607b      	str	r3, [r7, #4]

	    int perc = TimerGet()*100/time;
 8000fb0:	f7ff ffc2 	bl	8000f38 <TimerGet>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	2364      	movs	r3, #100	; 0x64
 8000fb8:	fb03 f202 	mul.w	r2, r3, r2
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc2:	603b      	str	r3, [r7, #0]

	  	BSP_LCD_DrawHLine(200, 300, 4*perc);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	461a      	mov	r2, r3
 8000fce:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000fd2:	20c8      	movs	r0, #200	; 0xc8
 8000fd4:	f001 fda8 	bl	8002b28 <BSP_LCD_DrawHLine>
		BSP_LCD_DrawHLine(200, 301, 4*perc);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	f240 112d 	movw	r1, #301	; 0x12d
 8000fe6:	20c8      	movs	r0, #200	; 0xc8
 8000fe8:	f001 fd9e 	bl	8002b28 <BSP_LCD_DrawHLine>
		BSP_LCD_DrawHLine(200, 302, 4*perc);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8000ffa:	20c8      	movs	r0, #200	; 0xc8
 8000ffc:	f001 fd94 	bl	8002b28 <BSP_LCD_DrawHLine>


	#endif
    /* check if the backdoor entry time window elapsed */
    if (TimerGet() >= (BOOT_BACKDOOR_ENTRY_TIMEOUT_MS + backdoorExtensionTime + backdoorOpenTime))
 8001000:	f7ff ff9a 	bl	8000f38 <TimerGet>
 8001004:	4601      	mov	r1, r0
 8001006:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <BackDoorCheck+0xa8>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <BackDoorCheck+0xac>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4413      	add	r3, r2
 8001010:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001014:	4299      	cmp	r1, r3
 8001016:	d306      	bcc.n	8001026 <BackDoorCheck+0x9e>
    {
      /* close the backdoor */
      backdoorOpen = BLT_FALSE;
 8001018:	4b04      	ldr	r3, [pc, #16]	; (800102c <BackDoorCheck+0xa4>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
        /* no firmware update requests detected, so attempt to start the user program.
         * this function does not return if a valid user program is present.
         */


   		CpuStartUserProgram();
 800101e:	f7ff fa7f 	bl	8000520 <CpuStartUserProgram>
 8001022:	e000      	b.n	8001026 <BackDoorCheck+0x9e>
    return;
 8001024:	bf00      	nop
      }
    }
  }
#endif
} /*** end of BackDoorCheck ***/
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	200004dc 	.word	0x200004dc
 8001030:	200004e4 	.word	0x200004e4
 8001034:	200004e0 	.word	0x200004e0

08001038 <BackDoorRestartTimer>:
**            called.
** \return    none
**
****************************************************************************************/
void BackDoorRestartTimer(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* only restart the time if the backdoor is actually still open */
  if (backdoorOpen == BLT_TRUE)
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <BackDoorRestartTimer+0x1c>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d104      	bne.n	800104e <BackDoorRestartTimer+0x16>
  {
    backdoorOpenTime = TimerGet();
 8001044:	f7ff ff78 	bl	8000f38 <TimerGet>
 8001048:	4602      	mov	r2, r0
 800104a:	4b03      	ldr	r3, [pc, #12]	; (8001058 <BackDoorRestartTimer+0x20>)
 800104c:	601a      	str	r2, [r3, #0]
  }
} /*** end of BackDoorRestartTimer ***/
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200004dc 	.word	0x200004dc
 8001058:	200004e0 	.word	0x200004e0

0800105c <BootInit>:
** \brief     Initializes the bootloader core.
** \return    none
**
****************************************************************************************/
void BootInit(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* initialize the CPU */
  CpuInit();
 8001060:	f7ff fa58 	bl	8000514 <CpuInit>
  /* initialize the watchdog */
  CopInit();
 8001064:	f000 f8cb 	bl	80011fe <CopInit>
  /* initialize the millisecond timer */
  TimerInit();
 8001068:	f7ff ff2c 	bl	8000ec4 <TimerInit>
  /* initialize the non-volatile memory driver */
  NvmInit();
 800106c:	f7ff fda6 	bl	8000bbc <NvmInit>
  /* initialize the file system module */
  FileInit();
#endif
#if (BOOT_COM_ENABLE > 0)
  /* initialize the communication module */
  ComInit();
 8001070:	f000 f810 	bl	8001094 <ComInit>
#if (ADDON_GATEWAY_MOD_ENABLE > 0)
  /* initialize the gateway module */
  GatewayInit();
#endif
  /* initialize the backdoor entry */
  BackDoorInit();
 8001074:	f7ff ff7a 	bl	8000f6c <BackDoorInit>
} /*** end of BootInit ***/
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}

0800107c <BootTask>:
** \brief     Task function of the bootloader core that drives the program.
** \return    none
**
****************************************************************************************/
void BootTask(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* service the watchdog */
  CopService();
 8001080:	f000 f8c3 	bl	800120a <CopService>
  /* update the millisecond timer */
  TimerUpdate();
 8001084:	f7ff ff42 	bl	8000f0c <TimerUpdate>
  /* call worker task for updating firmware from locally attached file storage */
  FileTask();
#endif /* BOOT_FILE_SYS_ENABLE > 0 */
#if (BOOT_COM_ENABLE > 0)
  /* process possibly pending communication data */
  ComTask();
 8001088:	f000 f812 	bl	80010b0 <ComTask>
#if (ADDON_GATEWAY_MOD_ENABLE > 0)
  /* run the gateway */
  GatewayTask();
#endif
  /* control the backdoor */
  BackDoorCheck();
 800108c:	f7ff ff7c 	bl	8000f88 <BackDoorCheck>
} /*** end of BootTask ***/
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <ComInit>:
**            the communication.
** \return    none
**
****************************************************************************************/
void ComInit(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* initialize the XCP communication protocol */
  XcpInit();
 8001098:	f000 f8be 	bl	8001218 <XcpInit>
  /* set it as active */
  comActiveInterface = COM_IF_CAN;
#endif
#if (BOOT_COM_RS232_ENABLE > 0)
  /* initialize the RS232 interface */
  Rs232Init();
 800109c:	f7ff fe20 	bl	8000ce0 <Rs232Init>
  /* set it as active */
  comActiveInterface = COM_IF_RS232;
 80010a0:	4b02      	ldr	r3, [pc, #8]	; (80010ac <ComInit+0x18>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]
  NetInit();
  /* set it as active */
  comActiveInterface = COM_IF_NET;
  #endif
#endif
} /*** end of ComInit ***/
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000000 	.word	0x20000000

080010b0 <ComTask>:
**            and submitting the request to process newly received data.
** \return    none
**
****************************************************************************************/
void ComTask(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
  }
#endif
#if (BOOT_COM_RS232_ENABLE > 0)
  if (Rs232ReceivePacket(&xcpCtoReqPacket[0], &xcpPacketLen) == BLT_TRUE)
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	4619      	mov	r1, r3
 80010ba:	4809      	ldr	r0, [pc, #36]	; (80010e0 <ComTask+0x30>)
 80010bc:	f7ff fe5c 	bl	8000d78 <Rs232ReceivePacket>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d107      	bne.n	80010d6 <ComTask+0x26>
  {
    /* make this the active interface */
    comActiveInterface = COM_IF_RS232;
 80010c6:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <ComTask+0x34>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	4619      	mov	r1, r3
 80010d0:	4803      	ldr	r0, [pc, #12]	; (80010e0 <ComTask+0x30>)
 80010d2:	f000 f8dd 	bl	8001290 <XcpPacketReceived>
    comActiveInterface = COM_IF_NET;
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
  }
#endif
} /*** end of ComTask ***/
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200004e8 	.word	0x200004e8
 80010e4:	20000000 	.word	0x20000000

080010e8 <ComFree>:
** \brief     Releases the communication module.
** \return    none
**
****************************************************************************************/
void ComFree(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
#if (BOOT_COM_USB_ENABLE > 0)
  /* disconnect the usb device from the usb host */
  UsbFree();
#endif
} /*** end of ComFree ***/
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <ComTransmitPacket>:
** \param     len  Number of data bytes that need to be transmitted.
** \return    none
**
****************************************************************************************/
void ComTransmitPacket(blt_int8u *data, blt_int16u len)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	460b      	mov	r3, r1
 8001102:	807b      	strh	r3, [r7, #2]
#endif
#if (BOOT_COM_RS232_ENABLE > 0)
  /* transmit the packet. note that len is limited to 255 in the plausibility check,
   * so cast is okay.
   */
  if (comActiveInterface == COM_IF_RS232)
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <ComTransmitPacket+0x2c>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d105      	bne.n	8001118 <ComTransmitPacket+0x20>
  {
    Rs232TransmitPacket(data, (blt_int8u)len);
 800110c:	887b      	ldrh	r3, [r7, #2]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	4619      	mov	r1, r3
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff fe04 	bl	8000d20 <Rs232TransmitPacket>
    NetTransmitPacket(data, len);
  }
#endif

  /* send signal that the packet was transmitted */
  XcpPacketTransmitted();
 8001118:	f000 f8ac 	bl	8001274 <XcpPacketTransmitted>
} /*** end of ComTransmitPacket ***/
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000

08001128 <ComGetActiveInterfaceMaxRxLen>:
**            communication interface.
** \return    Maximum number of bytes that can be received.
**
****************************************************************************************/
blt_int16u ComGetActiveInterfaceMaxRxLen(void)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
  blt_int16u result;

  /* filter on communication interface identifier */
  switch (comActiveInterface)
 800112e:	4b12      	ldr	r3, [pc, #72]	; (8001178 <ComGetActiveInterfaceMaxRxLen+0x50>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b03      	cmp	r3, #3
 8001134:	d816      	bhi.n	8001164 <ComGetActiveInterfaceMaxRxLen+0x3c>
 8001136:	a201      	add	r2, pc, #4	; (adr r2, 800113c <ComGetActiveInterfaceMaxRxLen+0x14>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800114d 	.word	0x0800114d
 8001140:	08001153 	.word	0x08001153
 8001144:	08001159 	.word	0x08001159
 8001148:	0800115f 	.word	0x0800115f
  {
    case COM_IF_RS232:
      result = BOOT_COM_RS232_RX_MAX_DATA;
 800114c:	2340      	movs	r3, #64	; 0x40
 800114e:	80fb      	strh	r3, [r7, #6]
      break;
 8001150:	e00b      	b.n	800116a <ComGetActiveInterfaceMaxRxLen+0x42>

    case COM_IF_CAN:
      result = BOOT_COM_CAN_RX_MAX_DATA;
 8001152:	2300      	movs	r3, #0
 8001154:	80fb      	strh	r3, [r7, #6]
      break;
 8001156:	e008      	b.n	800116a <ComGetActiveInterfaceMaxRxLen+0x42>

    case COM_IF_USB:
      result = BOOT_COM_USB_RX_MAX_DATA;
 8001158:	2300      	movs	r3, #0
 800115a:	80fb      	strh	r3, [r7, #6]
      break;
 800115c:	e005      	b.n	800116a <ComGetActiveInterfaceMaxRxLen+0x42>

    case COM_IF_NET:
      result = BOOT_COM_NET_RX_MAX_DATA;
 800115e:	2340      	movs	r3, #64	; 0x40
 8001160:	80fb      	strh	r3, [r7, #6]
      break;
 8001162:	e002      	b.n	800116a <ComGetActiveInterfaceMaxRxLen+0x42>

    default:
      result = BOOT_COM_RX_MAX_DATA;
 8001164:	2340      	movs	r3, #64	; 0x40
 8001166:	80fb      	strh	r3, [r7, #6]
      break;
 8001168:	bf00      	nop
  }

  return result;
 800116a:	88fb      	ldrh	r3, [r7, #6]
} /*** end of ComGetActiveInterfaceMaxRxLen ***/
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	20000000 	.word	0x20000000

0800117c <ComGetActiveInterfaceMaxTxLen>:
**            specified communication interface.
** \return    Maximum number of bytes that can be received.
**
****************************************************************************************/
blt_int16u ComGetActiveInterfaceMaxTxLen(void)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
  blt_int16u result;

  /* filter on communication interface identifier */
  switch (comActiveInterface)
 8001182:	4b12      	ldr	r3, [pc, #72]	; (80011cc <ComGetActiveInterfaceMaxTxLen+0x50>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b03      	cmp	r3, #3
 8001188:	d816      	bhi.n	80011b8 <ComGetActiveInterfaceMaxTxLen+0x3c>
 800118a:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <ComGetActiveInterfaceMaxTxLen+0x14>)
 800118c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001190:	080011a1 	.word	0x080011a1
 8001194:	080011a7 	.word	0x080011a7
 8001198:	080011ad 	.word	0x080011ad
 800119c:	080011b3 	.word	0x080011b3
  {
    case COM_IF_RS232:
      result = BOOT_COM_RS232_TX_MAX_DATA;
 80011a0:	2340      	movs	r3, #64	; 0x40
 80011a2:	80fb      	strh	r3, [r7, #6]
      break;
 80011a4:	e00b      	b.n	80011be <ComGetActiveInterfaceMaxTxLen+0x42>

    case COM_IF_CAN:
      result = BOOT_COM_CAN_TX_MAX_DATA;
 80011a6:	2300      	movs	r3, #0
 80011a8:	80fb      	strh	r3, [r7, #6]
      break;
 80011aa:	e008      	b.n	80011be <ComGetActiveInterfaceMaxTxLen+0x42>

    case COM_IF_USB:
      result = BOOT_COM_USB_TX_MAX_DATA;
 80011ac:	2300      	movs	r3, #0
 80011ae:	80fb      	strh	r3, [r7, #6]
      break;
 80011b0:	e005      	b.n	80011be <ComGetActiveInterfaceMaxTxLen+0x42>

    case COM_IF_NET:
      result = BOOT_COM_NET_TX_MAX_DATA;
 80011b2:	2340      	movs	r3, #64	; 0x40
 80011b4:	80fb      	strh	r3, [r7, #6]
      break;
 80011b6:	e002      	b.n	80011be <ComGetActiveInterfaceMaxTxLen+0x42>

    default:
      result = BOOT_COM_TX_MAX_DATA;
 80011b8:	2340      	movs	r3, #64	; 0x40
 80011ba:	80fb      	strh	r3, [r7, #6]
      break;
 80011bc:	bf00      	nop
  }

  return result;
 80011be:	88fb      	ldrh	r3, [r7, #6]
} /*** end of ComGetActiveInterfaceMaxTxLen ***/
 80011c0:	4618      	mov	r0, r3
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	20000000 	.word	0x20000000

080011d0 <ComIsConnected>:
** \brief     This function obtains the XCP connection state.
** \return    BLT_TRUE when an XCP connection is established, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool ComIsConnected(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  blt_bool result = BLT_FALSE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	71fb      	strb	r3, [r7, #7]

  /* Is there an active XCP connection? This indicates that the communication interface
   * is in the connection state. 
   */  
  if (XcpIsConnected())
 80011da:	f000 f83b 	bl	8001254 <XcpIsConnected>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <ComIsConnected+0x18>
  {
    result = BLT_TRUE;
 80011e4:	2301      	movs	r3, #1
 80011e6:	71fb      	strb	r3, [r7, #7]
  {
    result = BLT_TRUE;
  }
#endif
  /* give the result back to the caller. */
  return result;
 80011e8:	79fb      	ldrb	r3, [r7, #7]
} /*** end of ComIsConnected ***/
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <ComDeferredInit>:
**            a request.
** \return    none
**
****************************************************************************************/
void ComDeferredInit(void)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0
#if (BOOT_BACKDOOR_HOOKS_ENABLE == 0)
  /* the default internal timed backdoor mechanism should start its timer after the
   * communication interfaces are initialized. since a deferred initialization was now
   * performed, the backdoor timer should be restarted.
   */
  BackDoorRestartTimer();
 80011f6:	f7ff ff1f 	bl	8001038 <BackDoorRestartTimer>
#endif
} /*** end of ComDeferredInit ***/
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}

080011fe <CopInit>:
** \brief     Watchdog initialization function.
** \return    none
**
****************************************************************************************/
void CopInit(void)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	af00      	add	r7, sp, #0
#if (BOOT_COP_HOOKS_ENABLE > 0)
  CopInitHook();
 8001202:	f000 fc13 	bl	8001a2c <CopInitHook>
#endif
} /*** end of CopInit ***/
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}

0800120a <CopService>:
** \brief     Watchdog service function to prevent the watchdog from timing out.
** \return    none
**
****************************************************************************************/
void CopService(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	af00      	add	r7, sp, #0
#if (BOOT_COP_HOOKS_ENABLE > 0)
  CopServiceHook();
 800120e:	f000 fc14 	bl	8001a3a <CopServiceHook>
#endif
} /*** end of CopService ***/
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <XcpInit>:
** \brief     Initializes the XCP driver. Should be called once upon system startup.
** \return    none
**
****************************************************************************************/
void XcpInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* reset xcp module info */
  xcpInfo.connected = 0;
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <XcpInit+0x38>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
  xcpInfo.mta = 0;
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <XcpInit+0x38>)
 8001224:	2200      	movs	r2, #0
 8001226:	649a      	str	r2, [r3, #72]	; 0x48
  xcpInfo.ctoPending = 0;
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <XcpInit+0x38>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  xcpInfo.ctoLen = 0;
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <XcpInit+0x38>)
 8001232:	2200      	movs	r2, #0
 8001234:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  xcpInfo.s_n_k_resource = 0;
 8001238:	4b05      	ldr	r3, [pc, #20]	; (8001250 <XcpInit+0x38>)
 800123a:	2200      	movs	r2, #0
 800123c:	709a      	strb	r2, [r3, #2]
  xcpInfo.protection = 0;
 800123e:	4b04      	ldr	r3, [pc, #16]	; (8001250 <XcpInit+0x38>)
 8001240:	2200      	movs	r2, #0
 8001242:	705a      	strb	r2, [r3, #1]
} /*** end of XcpInit ***/
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000528 	.word	0x20000528

08001254 <XcpIsConnected>:
** \brief     Obtains information about the XCP connection state.
** \return    BLT_TRUE is an XCP connection is established, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool XcpIsConnected(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  if (xcpInfo.connected == 0)
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <XcpIsConnected+0x1c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d101      	bne.n	8001264 <XcpIsConnected+0x10>
  {
    return BLT_FALSE;
 8001260:	2300      	movs	r3, #0
 8001262:	e000      	b.n	8001266 <XcpIsConnected+0x12>
  }
  return BLT_TRUE;
 8001264:	2301      	movs	r3, #1
} /*** end of XcpIsConnected ***/
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	20000528 	.word	0x20000528

08001274 <XcpPacketTransmitted>:
**            the transport layer.
** \return    none
**
****************************************************************************************/
void XcpPacketTransmitted(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* reset packet transmission pending flag */
  xcpInfo.ctoPending = 0;
 8001278:	4b04      	ldr	r3, [pc, #16]	; (800128c <XcpPacketTransmitted+0x18>)
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
} /*** end of XcpPacketTransmitted ***/
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000528 	.word	0x20000528

08001290 <XcpPacketReceived>:
** \param     len Number of bytes in the packet.
** \return    none
**
****************************************************************************************/
void XcpPacketReceived(blt_int8u *data, blt_int8u len)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	460b      	mov	r3, r1
 800129a:	70fb      	strb	r3, [r7, #3]
    /* packet processed by hook function so no need to continue. */
    return;
  }
#endif
  /* was this a connect command? */
  if (data[0] == XCP_CMD_CONNECT)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2bff      	cmp	r3, #255	; 0xff
 80012a2:	d10f      	bne.n	80012c4 <XcpPacketReceived+0x34>
  {


	  /* process the connect command */
    XcpCmdConnect(data);
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f000 f967 	bl	8001578 <XcpCmdConnect>
#if (Display ==1)
      //BSP_LCD_Clear(LCD_COLOR_BLACK);
   	BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, "bootloader connected ...", CENTER_MODE);
 80012aa:	f001 fa55 	bl	8002758 <BSP_LCD_GetYSize>
 80012ae:	4603      	mov	r3, r0
 80012b0:	085b      	lsrs	r3, r3, #1
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	3b1b      	subs	r3, #27
 80012b6:	b299      	uxth	r1, r3
 80012b8:	2301      	movs	r3, #1
 80012ba:	4a52      	ldr	r2, [pc, #328]	; (8001404 <XcpPacketReceived+0x174>)
 80012bc:	2000      	movs	r0, #0
 80012be:	f001 fb6f 	bl	80029a0 <BSP_LCD_DisplayStringAt>
 80012c2:	e082      	b.n	80013ca <XcpPacketReceived+0x13a>


#endif
  }
  /* only continue if connected */
  else if (xcpInfo.connected == 1)
 80012c4:	4b50      	ldr	r3, [pc, #320]	; (8001408 <XcpPacketReceived+0x178>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	f040 8097 	bne.w	80013fc <XcpPacketReceived+0x16c>
  {




	switch (data[0])
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2bf3      	cmp	r3, #243	; 0xf3
 80012d4:	d035      	beq.n	8001342 <XcpPacketReceived+0xb2>
 80012d6:	2bf3      	cmp	r3, #243	; 0xf3
 80012d8:	dc11      	bgt.n	80012fe <XcpPacketReceived+0x6e>
 80012da:	2bcf      	cmp	r3, #207	; 0xcf
 80012dc:	d069      	beq.n	80013b2 <XcpPacketReceived+0x122>
 80012de:	2bcf      	cmp	r3, #207	; 0xcf
 80012e0:	dc06      	bgt.n	80012f0 <XcpPacketReceived+0x60>
 80012e2:	2bc9      	cmp	r3, #201	; 0xc9
 80012e4:	d041      	beq.n	800136a <XcpPacketReceived+0xda>
 80012e6:	2bcc      	cmp	r3, #204	; 0xcc
 80012e8:	d067      	beq.n	80013ba <XcpPacketReceived+0x12a>
 80012ea:	2b0f      	cmp	r3, #15
 80012ec:	d019      	beq.n	8001322 <XcpPacketReceived+0x92>
 80012ee:	e068      	b.n	80013c2 <XcpPacketReceived+0x132>
 80012f0:	2bd1      	cmp	r3, #209	; 0xd1
 80012f2:	d046      	beq.n	8001382 <XcpPacketReceived+0xf2>
 80012f4:	2bd1      	cmp	r3, #209	; 0xd1
 80012f6:	db3c      	blt.n	8001372 <XcpPacketReceived+0xe2>
 80012f8:	2bd2      	cmp	r3, #210	; 0xd2
 80012fa:	d03e      	beq.n	800137a <XcpPacketReceived+0xea>
 80012fc:	e061      	b.n	80013c2 <XcpPacketReceived+0x132>
 80012fe:	2bfa      	cmp	r3, #250	; 0xfa
 8001300:	d023      	beq.n	800134a <XcpPacketReceived+0xba>
 8001302:	2bfa      	cmp	r3, #250	; 0xfa
 8001304:	dc06      	bgt.n	8001314 <XcpPacketReceived+0x84>
 8001306:	2bf5      	cmp	r3, #245	; 0xf5
 8001308:	d00f      	beq.n	800132a <XcpPacketReceived+0x9a>
 800130a:	2bf5      	cmp	r3, #245	; 0xf5
 800130c:	db11      	blt.n	8001332 <XcpPacketReceived+0xa2>
 800130e:	2bf6      	cmp	r3, #246	; 0xf6
 8001310:	d013      	beq.n	800133a <XcpPacketReceived+0xaa>
 8001312:	e056      	b.n	80013c2 <XcpPacketReceived+0x132>
 8001314:	2bfd      	cmp	r3, #253	; 0xfd
 8001316:	d020      	beq.n	800135a <XcpPacketReceived+0xca>
 8001318:	2bfe      	cmp	r3, #254	; 0xfe
 800131a:	d022      	beq.n	8001362 <XcpPacketReceived+0xd2>
 800131c:	2bfc      	cmp	r3, #252	; 0xfc
 800131e:	d018      	beq.n	8001352 <XcpPacketReceived+0xc2>
 8001320:	e04f      	b.n	80013c2 <XcpPacketReceived+0x132>
    {
	#if (Display == 1)
		case PROGRESS:
			progress(data);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f000 f886 	bl	8001434 <progress>
    	break;
 8001328:	e04f      	b.n	80013ca <XcpPacketReceived+0x13a>
	#endif
      case XCP_CMD_UPLOAD:
        XcpCmdUpload(data);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f000 f9ec 	bl	8001708 <XcpCmdUpload>
        break;
 8001330:	e04b      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_SHORT_UPLOAD:
        XcpCmdShortUpload(data);
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f000 fa24 	bl	8001780 <XcpCmdShortUpload>
        break;
 8001338:	e047      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_SET_MTA:
        XcpCmdSetMta(data);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f000 f9cc 	bl	80016d8 <XcpCmdSetMta>
        break;
 8001340:	e043      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_BUILD_CHECKSUM:
        XcpCmdBuildCheckSum(data);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 fa5c 	bl	8001800 <XcpCmdBuildCheckSum>
        break;
 8001348:	e03f      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_GET_ID:
        XcpCmdGetId(data);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 f99e 	bl	800168c <XcpCmdGetId>
        break;
 8001350:	e03b      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_SYNCH:
        XcpCmdSynch(data);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f98e 	bl	8001674 <XcpCmdSynch>
        break;
 8001358:	e037      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_GET_STATUS:
        XcpCmdGetStatus(data);
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f000 f966 	bl	800162c <XcpCmdGetStatus>
        break;
 8001360:	e033      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_DISCONNECT:
        XcpCmdDisconnect(data);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 f94c 	bl	8001600 <XcpCmdDisconnect>
        break;
 8001368:	e02f      	b.n	80013ca <XcpPacketReceived+0x13a>
        XcpCmdDownloadMax(data);
        break;
#endif
#if (XCP_RES_PROGRAMMING_EN == 1)
      case XCP_CMD_PROGRAM_MAX:
        XcpCmdProgramMax(data);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 fa94 	bl	8001898 <XcpCmdProgramMax>
        break;
 8001370:	e02b      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_PROGRAM:
        XcpCmdProgram(data);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 fabe 	bl	80018f4 <XcpCmdProgram>
        break;
 8001378:	e027      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_PROGRAM_START:
        XcpCmdProgramStart(data);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f000 fa66 	bl	800184c <XcpCmdProgramStart>
        break;
 8001380:	e023      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_PROGRAM_CLEAR:
	#if (Display == 1)
    	  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001382:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001386:	f001 fa9f 	bl	80028c8 <BSP_LCD_Clear>
    	  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800138a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800138e:	f001 fa9b 	bl	80028c8 <BSP_LCD_Clear>
    	  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, "clearing memory ...", CENTER_MODE);
 8001392:	f001 f9e1 	bl	8002758 <BSP_LCD_GetYSize>
 8001396:	4603      	mov	r3, r0
 8001398:	085b      	lsrs	r3, r3, #1
 800139a:	b29b      	uxth	r3, r3
 800139c:	3b1b      	subs	r3, #27
 800139e:	b299      	uxth	r1, r3
 80013a0:	2301      	movs	r3, #1
 80013a2:	4a1a      	ldr	r2, [pc, #104]	; (800140c <XcpPacketReceived+0x17c>)
 80013a4:	2000      	movs	r0, #0
 80013a6:	f001 fafb 	bl	80029a0 <BSP_LCD_DisplayStringAt>
	#endif
        XcpCmdProgramClear(data);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 faea 	bl	8001984 <XcpCmdProgramClear>
        break;
 80013b0:	e00b      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_PROGRAM_RESET:
        XcpCmdProgramReset(data);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 fb06 	bl	80019c4 <XcpCmdProgramReset>
        break;
 80013b8:	e007      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_PROGRAM_PREPARE:
        XcpCmdProgramPrepare(data);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f000 fb16 	bl	80019ec <XcpCmdProgramPrepare>
        break;
 80013c0:	e003      	b.n	80013ca <XcpPacketReceived+0x13a>
      case XCP_CMD_GET_CAL_PAGE:
        XcpCmdGetCalPage(data);
        break;
#endif
      default:
        XcpSetCtoError(XCP_ERR_CMD_UNKNOWN);
 80013c2:	2020      	movs	r0, #32
 80013c4:	f000 f8c0 	bl	8001548 <XcpSetCtoError>
        break;
 80013c8:	bf00      	nop
    /* return to make sure response packet is not send because we are not connected */
    return;
  }

  /* make sure the previous command was completed */
  if (xcpInfo.ctoPending == 1)
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <XcpPacketReceived+0x178>)
 80013cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d102      	bne.n	80013da <XcpPacketReceived+0x14a>
  {
    /* command overrun occurred */
    XcpSetCtoError(XCP_ERR_CMD_BUSY);
 80013d4:	2010      	movs	r0, #16
 80013d6:	f000 f8b7 	bl	8001548 <XcpSetCtoError>
  }

  /* send the response if it contains something */
  if (xcpInfo.ctoLen > 0)
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <XcpPacketReceived+0x178>)
 80013dc:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	dd0c      	ble.n	80013fe <XcpPacketReceived+0x16e>
  {
    /* set cto packet transmission pending flag */
    xcpInfo.ctoPending = 1;
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <XcpPacketReceived+0x178>)
 80013e6:	2201      	movs	r2, #1
 80013e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    /* transmit the cto response packet */
    XcpTransmitPacket(xcpInfo.ctoData, xcpInfo.ctoLen);
 80013ec:	4b06      	ldr	r3, [pc, #24]	; (8001408 <XcpPacketReceived+0x178>)
 80013ee:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80013f2:	4619      	mov	r1, r3
 80013f4:	4806      	ldr	r0, [pc, #24]	; (8001410 <XcpPacketReceived+0x180>)
 80013f6:	f000 f80d 	bl	8001414 <XcpTransmitPacket>
 80013fa:	e000      	b.n	80013fe <XcpPacketReceived+0x16e>
    return;
 80013fc:	bf00      	nop
  }
} /*** end of XcpPacketReceived ***/
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	080073c8 	.word	0x080073c8
 8001408:	20000528 	.word	0x20000528
 800140c:	080073e4 	.word	0x080073e4
 8001410:	2000052b 	.word	0x2000052b

08001414 <XcpTransmitPacket>:
** \param     len  Number of data bytes that need to be transmitted.
** \return    none
**
****************************************************************************************/
static void XcpTransmitPacket(blt_int8u *data, blt_int16s len)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
  /* submit packet to the communication interface for transmission */
#if (BOOT_COM_ENABLE == 0)
  XcpTransmitPacketHook(data, len);
#else
  ComTransmitPacket(data, len);
 8001420:	887b      	ldrh	r3, [r7, #2]
 8001422:	4619      	mov	r1, r3
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fe67 	bl	80010f8 <ComTransmitPacket>
#endif

} /*** end of XcpTransmitPacket ***/
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <progress>:

#if (Display ==1 )
static void progress(blt_int8u *data)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	if(data[1] == 0){
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3301      	adds	r3, #1
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d113      	bne.n	800146e <progress+0x3a>
		BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001446:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800144a:	f001 fa3d 	bl	80028c8 <BSP_LCD_Clear>
		BSP_LCD_Clear(LCD_COLOR_BLACK);
 800144e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001452:	f001 fa39 	bl	80028c8 <BSP_LCD_Clear>
	    BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"programming device", CENTER_MODE);
 8001456:	f001 f97f 	bl	8002758 <BSP_LCD_GetYSize>
 800145a:	4603      	mov	r3, r0
 800145c:	085b      	lsrs	r3, r3, #1
 800145e:	b29b      	uxth	r3, r3
 8001460:	3b1b      	subs	r3, #27
 8001462:	b299      	uxth	r1, r3
 8001464:	2301      	movs	r3, #1
 8001466:	4a20      	ldr	r2, [pc, #128]	; (80014e8 <progress+0xb4>)
 8001468:	2000      	movs	r0, #0
 800146a:	f001 fa99 	bl	80029a0 <BSP_LCD_DisplayStringAt>
	}

	char snum[5];
	itoa(data[1], snum, 10);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3301      	adds	r3, #1
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f107 0308 	add.w	r3, r7, #8
 800147a:	220a      	movs	r2, #10
 800147c:	4619      	mov	r1, r3
 800147e:	f005 ff13 	bl	80072a8 <itoa>

	BSP_LCD_DisplayStringAt(0, 320, snum, CENTER_MODE);
 8001482:	f107 0208 	add.w	r2, r7, #8
 8001486:	2301      	movs	r3, #1
 8001488:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800148c:	2000      	movs	r0, #0
 800148e:	f001 fa87 	bl	80029a0 <BSP_LCD_DisplayStringAt>
	//BSP_LCD_DisplayStringAt(0, 320, "%", CENTER_MODE);

	BSP_LCD_DrawHLine(200, 300, 4*data[1]);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	3301      	adds	r3, #1
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	b29b      	uxth	r3, r3
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	b29b      	uxth	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80014a4:	20c8      	movs	r0, #200	; 0xc8
 80014a6:	f001 fb3f 	bl	8002b28 <BSP_LCD_DrawHLine>
	BSP_LCD_DrawHLine(200, 301, 4*data[1]);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3301      	adds	r3, #1
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	461a      	mov	r2, r3
 80014b8:	f240 112d 	movw	r1, #301	; 0x12d
 80014bc:	20c8      	movs	r0, #200	; 0xc8
 80014be:	f001 fb33 	bl	8002b28 <BSP_LCD_DrawHLine>
	BSP_LCD_DrawHLine(200, 302, 4*data[1]);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3301      	adds	r3, #1
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	461a      	mov	r2, r3
 80014d0:	f44f 7197 	mov.w	r1, #302	; 0x12e
 80014d4:	20c8      	movs	r0, #200	; 0xc8
 80014d6:	f001 fb27 	bl	8002b28 <BSP_LCD_DrawHLine>
	xcpInfo.ctoData[0] = XCP_PID_RES;
 80014da:	4b04      	ldr	r3, [pc, #16]	; (80014ec <progress+0xb8>)
 80014dc:	22ff      	movs	r2, #255	; 0xff
 80014de:	70da      	strb	r2, [r3, #3]
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	080073f8 	.word	0x080073f8
 80014ec:	20000528 	.word	0x20000528

080014f0 <XcpComputeChecksum>:
** \return    Checksum type that was used during the checksum calculation.
**
****************************************************************************************/
static blt_int8u XcpComputeChecksum(blt_int32u address, blt_int32u length,
                                    blt_int32u *checksum)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
  blt_int8u cs = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	75fb      	strb	r3, [r7, #23]

  /* this example computes the checksum using the add byte to byte algorithm */
  while (length-- > 0)
 8001500:	e009      	b.n	8001516 <XcpComputeChecksum+0x26>
  {
    /* add the next byte value */
    cs += *((blt_int8u *)(blt_addr)address);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	781a      	ldrb	r2, [r3, #0]
 8001506:	7dfb      	ldrb	r3, [r7, #23]
 8001508:	4413      	add	r3, r2
 800150a:	75fb      	strb	r3, [r7, #23]
    /* increment address */
    address++;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	3301      	adds	r3, #1
 8001510:	60fb      	str	r3, [r7, #12]
    /* service the watchdog */
    CopService();
 8001512:	f7ff fe7a 	bl	800120a <CopService>
  while (length-- > 0)
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	1e5a      	subs	r2, r3, #1
 800151a:	60ba      	str	r2, [r7, #8]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1f0      	bne.n	8001502 <XcpComputeChecksum+0x12>
  }
  /* store the computed checksum value */
  *checksum = cs;
 8001520:	7dfa      	ldrb	r2, [r7, #23]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	601a      	str	r2, [r3, #0]
  /* inform the caller of the uses checksum computation algorithm */
  return XCP_CS_ADD11;
 8001526:	2301      	movs	r3, #1
} /*** end of XcpComputeChecksum ***/
 8001528:	4618      	mov	r0, r3
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <XcpProtectResources>:
** \brief     Utility function to protects all the available resources.
** \return    none
**
****************************************************************************************/
static void XcpProtectResources(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  xcpInfo.protection = 0;
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <XcpProtectResources+0x14>)
 8001536:	2200      	movs	r2, #0
 8001538:	705a      	strb	r2, [r3, #1]

#if (XCP_RES_DATA_STIMULATION_EN == 1)
  xcpInfo.protection |= XCP_RES_STIM;
#endif
#endif /* XCP_SEED_KEY_PROTECTION_EN == 1 */
} /*** end of XcpProtectResources ***/
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	20000528 	.word	0x20000528

08001548 <XcpSetCtoError>:
** \param     error XCP error code (XCP_ERR_XXX).
** \return    none
**
****************************************************************************************/
static void XcpSetCtoError(blt_int8u error)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
  /* prepare the error packet */
  xcpInfo.ctoData[0] = XCP_PID_ERR;
 8001552:	4b08      	ldr	r3, [pc, #32]	; (8001574 <XcpSetCtoError+0x2c>)
 8001554:	22fe      	movs	r2, #254	; 0xfe
 8001556:	70da      	strb	r2, [r3, #3]
  xcpInfo.ctoData[1] = error;
 8001558:	4a06      	ldr	r2, [pc, #24]	; (8001574 <XcpSetCtoError+0x2c>)
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	7113      	strb	r3, [r2, #4]
  xcpInfo.ctoLen = 2;
 800155e:	4b05      	ldr	r3, [pc, #20]	; (8001574 <XcpSetCtoError+0x2c>)
 8001560:	2202      	movs	r2, #2
 8001562:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpSetCtoError ***/
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	20000528 	.word	0x20000528

08001578 <XcpCmdConnect>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdConnect(blt_int8u *data)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* enable resource protection */
  XcpProtectResources();
 8001580:	f7ff ffd6 	bl	8001530 <XcpProtectResources>

  /* indicate that the connection is established */
  xcpInfo.connected = 1;
 8001584:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <XcpCmdConnect+0x84>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <XcpCmdConnect+0x84>)
 800158c:	22ff      	movs	r2, #255	; 0xff
 800158e:	70da      	strb	r2, [r3, #3]

  /* report available resources */
  xcpInfo.ctoData[1] = 0;
 8001590:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <XcpCmdConnect+0x84>)
 8001592:	2200      	movs	r2, #0
 8001594:	711a      	strb	r2, [r3, #4]
#if (XCP_RES_PAGING_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_CALPAG;
#endif

#if (XCP_RES_PROGRAMMING_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_PGM;
 8001596:	4b19      	ldr	r3, [pc, #100]	; (80015fc <XcpCmdConnect+0x84>)
 8001598:	791b      	ldrb	r3, [r3, #4]
 800159a:	f043 0310 	orr.w	r3, r3, #16
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	4b16      	ldr	r3, [pc, #88]	; (80015fc <XcpCmdConnect+0x84>)
 80015a2:	711a      	strb	r2, [r3, #4]
#if (XCP_RES_DATA_STIMULATION_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_STIM;
#endif

  /* report communication mode info. only byte granularity is supported */
  xcpInfo.ctoData[2] = 0;
 80015a4:	4b15      	ldr	r3, [pc, #84]	; (80015fc <XcpCmdConnect+0x84>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	715a      	strb	r2, [r3, #5]
  /* configure for motorola or intel byte ordering */
  xcpInfo.ctoData[2] |= XCP_MOTOROLA_FORMAT;
 80015aa:	4b14      	ldr	r3, [pc, #80]	; (80015fc <XcpCmdConnect+0x84>)
 80015ac:	795a      	ldrb	r2, [r3, #5]
 80015ae:	4b13      	ldr	r3, [pc, #76]	; (80015fc <XcpCmdConnect+0x84>)
 80015b0:	715a      	strb	r2, [r3, #5]

  /* report max cto data length */
  xcpInfo.ctoData[3] = (blt_int8u)XCP_CTO_PACKET_LEN;
 80015b2:	f7ff fdb9 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 80015b6:	4603      	mov	r3, r0
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <XcpCmdConnect+0x84>)
 80015bc:	719a      	strb	r2, [r3, #6]

  /* report max dto data length */
#if (XCP_MOTOROLA_FORMAT == 0)
  xcpInfo.ctoData[4] = (blt_int8u)XCP_DTO_PACKET_LEN;
 80015be:	f7ff fddd 	bl	800117c <ComGetActiveInterfaceMaxTxLen>
 80015c2:	4603      	mov	r3, r0
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <XcpCmdConnect+0x84>)
 80015c8:	71da      	strb	r2, [r3, #7]
  xcpInfo.ctoData[5] = (blt_int8u)(XCP_DTO_PACKET_LEN >> 8);
 80015ca:	f7ff fdd7 	bl	800117c <ComGetActiveInterfaceMaxTxLen>
 80015ce:	4603      	mov	r3, r0
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	4b09      	ldr	r3, [pc, #36]	; (80015fc <XcpCmdConnect+0x84>)
 80015d8:	721a      	strb	r2, [r3, #8]
  xcpInfo.ctoData[4] = (blt_int8u)(XCP_DTO_PACKET_LEN >> 8);
  xcpInfo.ctoData[5] = (blt_int8u)XCP_DTO_PACKET_LEN;
#endif

  /* report msb of protocol layer version number */
  xcpInfo.ctoData[6] = XCP_VERSION_PROTOCOL_LAYER >> 8;
 80015da:	4b08      	ldr	r3, [pc, #32]	; (80015fc <XcpCmdConnect+0x84>)
 80015dc:	2201      	movs	r2, #1
 80015de:	725a      	strb	r2, [r3, #9]

  /* report msb of transport layer version number */
  xcpInfo.ctoData[7] = XCP_VERSION_TRANSPORT_LAYER >> 8;
 80015e0:	4b06      	ldr	r3, [pc, #24]	; (80015fc <XcpCmdConnect+0x84>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	729a      	strb	r2, [r3, #10]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 80015e6:	4b05      	ldr	r3, [pc, #20]	; (80015fc <XcpCmdConnect+0x84>)
 80015e8:	2208      	movs	r2, #8
 80015ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* reinit the NVM driver because a new firmware update is about the start */
  NvmInit();
 80015ee:	f7ff fae5 	bl	8000bbc <NvmInit>
} /*** end of XcpCmdConnect ***/
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000528 	.word	0x20000528

08001600 <XcpCmdDisconnect>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdDisconnect(blt_int8u *data)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* indicate that the xcp connection is disconnected */
  xcpInfo.connected = 0;
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <XcpCmdDisconnect+0x28>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]

  /* enable resource protection */
  XcpProtectResources();
 800160e:	f7ff ff8f 	bl	8001530 <XcpProtectResources>

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001612:	4b05      	ldr	r3, [pc, #20]	; (8001628 <XcpCmdDisconnect+0x28>)
 8001614:	22ff      	movs	r2, #255	; 0xff
 8001616:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8001618:	4b03      	ldr	r3, [pc, #12]	; (8001628 <XcpCmdDisconnect+0x28>)
 800161a:	2201      	movs	r2, #1
 800161c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdDisconnect ***/
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000528 	.word	0x20000528

0800162c <XcpCmdGetStatus>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdGetStatus(blt_int8u *data)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001634:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <XcpCmdGetStatus+0x44>)
 8001636:	22ff      	movs	r2, #255	; 0xff
 8001638:	70da      	strb	r2, [r3, #3]

  /* report session status */
  xcpInfo.ctoData[1] = 0;
 800163a:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <XcpCmdGetStatus+0x44>)
 800163c:	2200      	movs	r2, #0
 800163e:	711a      	strb	r2, [r3, #4]

  /* report current resource protection status */
  xcpInfo.ctoData[2] = xcpInfo.protection;
 8001640:	4b0b      	ldr	r3, [pc, #44]	; (8001670 <XcpCmdGetStatus+0x44>)
 8001642:	785a      	ldrb	r2, [r3, #1]
 8001644:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <XcpCmdGetStatus+0x44>)
 8001646:	715a      	strb	r2, [r3, #5]

  /* reset reserved and session configuration id values */
  xcpInfo.ctoData[3] = 0;
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <XcpCmdGetStatus+0x44>)
 800164a:	2200      	movs	r2, #0
 800164c:	719a      	strb	r2, [r3, #6]
  xcpInfo.ctoData[4] = 0;
 800164e:	4b08      	ldr	r3, [pc, #32]	; (8001670 <XcpCmdGetStatus+0x44>)
 8001650:	2200      	movs	r2, #0
 8001652:	71da      	strb	r2, [r3, #7]
  xcpInfo.ctoData[5] = 0;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <XcpCmdGetStatus+0x44>)
 8001656:	2200      	movs	r2, #0
 8001658:	721a      	strb	r2, [r3, #8]

  /* set packet length */
  xcpInfo.ctoLen = 6;
 800165a:	4b05      	ldr	r3, [pc, #20]	; (8001670 <XcpCmdGetStatus+0x44>)
 800165c:	2206      	movs	r2, #6
 800165e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdGetStatus ***/
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000528 	.word	0x20000528

08001674 <XcpCmdSynch>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdSynch(blt_int8u *data)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* synch requires a negative response */
  XcpSetCtoError(XCP_ERR_CMD_SYNCH);
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff ff63 	bl	8001548 <XcpSetCtoError>
} /*** end of XcpCmdSynch ***/
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <XcpCmdGetId>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdGetId(blt_int8u *data)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001694:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <XcpCmdGetId+0x40>)
 8001696:	22ff      	movs	r2, #255	; 0xff
 8001698:	70da      	strb	r2, [r3, #3]

  /* point mta to start of station id string */
  xcpInfo.mta = (blt_int32u)&xcpStationId[0];
 800169a:	4a0d      	ldr	r2, [pc, #52]	; (80016d0 <XcpCmdGetId+0x44>)
 800169c:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <XcpCmdGetId+0x40>)
 800169e:	649a      	str	r2, [r3, #72]	; 0x48

  /* set station id mode to 0 */
  xcpInfo.ctoData[1] = 0;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <XcpCmdGetId+0x40>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	711a      	strb	r2, [r3, #4]

  /* reset reserved values */
  xcpInfo.ctoData[2] = 0;
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <XcpCmdGetId+0x40>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	715a      	strb	r2, [r3, #5]
  xcpInfo.ctoData[3] = 0;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <XcpCmdGetId+0x40>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	719a      	strb	r2, [r3, #6]

  /* store station id length (excl. null termination) for response packet */
  *(blt_int32u *)&xcpInfo.ctoData[4] = (sizeof(xcpStationId)/sizeof(xcpStationId[0])) - 1;
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <XcpCmdGetId+0x48>)
 80016b4:	2207      	movs	r2, #7
 80016b6:	601a      	str	r2, [r3, #0]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 80016b8:	4b04      	ldr	r3, [pc, #16]	; (80016cc <XcpCmdGetId+0x40>)
 80016ba:	2208      	movs	r2, #8
 80016bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdGetId ***/
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	20000528 	.word	0x20000528
 80016d0:	08007504 	.word	0x08007504
 80016d4:	2000052f 	.word	0x2000052f

080016d8 <XcpCmdSetMta>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdSetMta(blt_int8u *data)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <XcpCmdSetMta+0x2c>)
 80016e2:	22ff      	movs	r2, #255	; 0xff
 80016e4:	70da      	strb	r2, [r3, #3]

  /* update mta. current implementation ignores address extension */
  xcpInfo.mta = *(blt_int32u *)&data[4];
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a06      	ldr	r2, [pc, #24]	; (8001704 <XcpCmdSetMta+0x2c>)
 80016ec:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = 1;
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <XcpCmdSetMta+0x2c>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdSetMta ***/
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000528 	.word	0x20000528

08001708 <XcpCmdUpload>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdUpload(blt_int8u *data)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  blt_int16u len;
  blt_int8u *destPtr;

  /* validate length of upload request */
  if (data[1] > (XCP_CTO_PACKET_LEN-1))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3301      	adds	r3, #1
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	461c      	mov	r4, r3
 8001718:	f7ff fd06 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 800171c:	4603      	mov	r3, r0
 800171e:	3b01      	subs	r3, #1
 8001720:	429c      	cmp	r4, r3
 8001722:	dd03      	ble.n	800172c <XcpCmdUpload+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 8001724:	2022      	movs	r0, #34	; 0x22
 8001726:	f7ff ff0f 	bl	8001548 <XcpSetCtoError>
    return;
 800172a:	e021      	b.n	8001770 <XcpCmdUpload+0x68>
  }

  /* read out the length of the requested upload operation */
  len = data[1];
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3301      	adds	r3, #1
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	81fb      	strh	r3, [r7, #14]
  /* set the destination pointer */
  destPtr = (blt_int8u *)((blt_addr)(blt_int32u)&xcpInfo.ctoData[1]);
 8001734:	4b10      	ldr	r3, [pc, #64]	; (8001778 <XcpCmdUpload+0x70>)
 8001736:	60bb      	str	r3, [r7, #8]
    /* copy the data from memory to the data packet */
    CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
  }
  #else
  /* copy the data from memory to the data packet */
  CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
 8001738:	68b8      	ldr	r0, [r7, #8]
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <XcpCmdUpload+0x74>)
 800173c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800173e:	89fa      	ldrh	r2, [r7, #14]
 8001740:	4619      	mov	r1, r3
 8001742:	f7fe ff2f 	bl	80005a4 <CpuMemCopy>
  /* uploads are disabled, so return zero values for memory read operations */
  CpuMemSet((blt_addr)destPtr, 0, len);
#endif /* XCP_UPLOAD_EN == 1 */

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001746:	4b0d      	ldr	r3, [pc, #52]	; (800177c <XcpCmdUpload+0x74>)
 8001748:	22ff      	movs	r2, #255	; 0xff
 800174a:	70da      	strb	r2, [r3, #3]

  /* post increment the mta */
  xcpInfo.mta += data[1];
 800174c:	4b0b      	ldr	r3, [pc, #44]	; (800177c <XcpCmdUpload+0x74>)
 800174e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	3201      	adds	r2, #1
 8001754:	7812      	ldrb	r2, [r2, #0]
 8001756:	4413      	add	r3, r2
 8001758:	4a08      	ldr	r2, [pc, #32]	; (800177c <XcpCmdUpload+0x74>)
 800175a:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = data[1]+1;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3301      	adds	r3, #1
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	b29b      	uxth	r3, r3
 8001764:	3301      	adds	r3, #1
 8001766:	b29b      	uxth	r3, r3
 8001768:	b21a      	sxth	r2, r3
 800176a:	4b04      	ldr	r3, [pc, #16]	; (800177c <XcpCmdUpload+0x74>)
 800176c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdUpload ***/
 8001770:	3714      	adds	r7, #20
 8001772:	46bd      	mov	sp, r7
 8001774:	bd90      	pop	{r4, r7, pc}
 8001776:	bf00      	nop
 8001778:	2000052c 	.word	0x2000052c
 800177c:	20000528 	.word	0x20000528

08001780 <XcpCmdShortUpload>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdShortUpload(blt_int8u *data)
{
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  blt_int16u len;
  blt_int8u *destPtr;

  /* validate length of upload request */
  if (data[1] > (XCP_CTO_PACKET_LEN-1))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3301      	adds	r3, #1
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	461c      	mov	r4, r3
 8001790:	f7ff fcca 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 8001794:	4603      	mov	r3, r0
 8001796:	3b01      	subs	r3, #1
 8001798:	429c      	cmp	r4, r3
 800179a:	dd03      	ble.n	80017a4 <XcpCmdShortUpload+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 800179c:	2022      	movs	r0, #34	; 0x22
 800179e:	f7ff fed3 	bl	8001548 <XcpSetCtoError>
    return;
 80017a2:	e025      	b.n	80017f0 <XcpCmdShortUpload+0x70>
  }

  /* update mta. current implementation ignores address extension */
  xcpInfo.mta = *(blt_int32u *)&data[4];
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	4a13      	ldr	r2, [pc, #76]	; (80017f8 <XcpCmdShortUpload+0x78>)
 80017aa:	6493      	str	r3, [r2, #72]	; 0x48
  /* read out the length of the requested upload operation */
  len = data[1];
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3301      	adds	r3, #1
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	81fb      	strh	r3, [r7, #14]
  /* set the destination pointer */
  destPtr = (blt_int8u *)((blt_addr)(blt_int32u)&xcpInfo.ctoData[1]);
 80017b4:	4b11      	ldr	r3, [pc, #68]	; (80017fc <XcpCmdShortUpload+0x7c>)
 80017b6:	60bb      	str	r3, [r7, #8]
    /* copy the data from memory to the data packet */
    CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
  }
  #else
  /* copy the data from memory to the data packet */
  CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
 80017b8:	68b8      	ldr	r0, [r7, #8]
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <XcpCmdShortUpload+0x78>)
 80017bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017be:	89fa      	ldrh	r2, [r7, #14]
 80017c0:	4619      	mov	r1, r3
 80017c2:	f7fe feef 	bl	80005a4 <CpuMemCopy>
  /* uploads are disabled, so return zero values for memory read operations */
  CpuMemSet((blt_addr)destPtr, 0, len);
#endif /* XCP_UPLOAD_EN == 1 */

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80017c6:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <XcpCmdShortUpload+0x78>)
 80017c8:	22ff      	movs	r2, #255	; 0xff
 80017ca:	70da      	strb	r2, [r3, #3]

  /* post increment the mta */
  xcpInfo.mta += data[1];
 80017cc:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <XcpCmdShortUpload+0x78>)
 80017ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	3201      	adds	r2, #1
 80017d4:	7812      	ldrb	r2, [r2, #0]
 80017d6:	4413      	add	r3, r2
 80017d8:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <XcpCmdShortUpload+0x78>)
 80017da:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = data[1]+1;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3301      	adds	r3, #1
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	3301      	adds	r3, #1
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	4b03      	ldr	r3, [pc, #12]	; (80017f8 <XcpCmdShortUpload+0x78>)
 80017ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdShortUpload ***/
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd90      	pop	{r4, r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000528 	.word	0x20000528
 80017fc:	2000052c 	.word	0x2000052c

08001800 <XcpCmdBuildCheckSum>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdBuildCheckSum(blt_int8u *data)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <XcpCmdBuildCheckSum+0x44>)
 800180a:	22ff      	movs	r2, #255	; 0xff
 800180c:	70da      	strb	r2, [r3, #3]

  /* obtain checksum and checksum type */
  xcpInfo.ctoData[1] = XcpComputeChecksum(xcpInfo.mta, *(blt_int32u *)&data[4],
 800180e:	4b0d      	ldr	r3, [pc, #52]	; (8001844 <XcpCmdBuildCheckSum+0x44>)
 8001810:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3304      	adds	r3, #4
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <XcpCmdBuildCheckSum+0x48>)
 800181a:	4619      	mov	r1, r3
 800181c:	f7ff fe68 	bl	80014f0 <XcpComputeChecksum>
 8001820:	4603      	mov	r3, r0
 8001822:	461a      	mov	r2, r3
 8001824:	4b07      	ldr	r3, [pc, #28]	; (8001844 <XcpCmdBuildCheckSum+0x44>)
 8001826:	711a      	strb	r2, [r3, #4]
                                          (blt_int32u *)&xcpInfo.ctoData[4]);

  /* initialize reserved parameters */
  xcpInfo.ctoData[2] = 0;
 8001828:	4b06      	ldr	r3, [pc, #24]	; (8001844 <XcpCmdBuildCheckSum+0x44>)
 800182a:	2200      	movs	r2, #0
 800182c:	715a      	strb	r2, [r3, #5]
  xcpInfo.ctoData[3] = 0;
 800182e:	4b05      	ldr	r3, [pc, #20]	; (8001844 <XcpCmdBuildCheckSum+0x44>)
 8001830:	2200      	movs	r2, #0
 8001832:	719a      	strb	r2, [r3, #6]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 8001834:	4b03      	ldr	r3, [pc, #12]	; (8001844 <XcpCmdBuildCheckSum+0x44>)
 8001836:	2208      	movs	r2, #8
 8001838:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdBuildCheckSum ***/
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000528 	.word	0x20000528
 8001848:	2000052f 	.word	0x2000052f

0800184c <XcpCmdProgramStart>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramStart(blt_int8u *data)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <XcpCmdProgramStart+0x48>)
 8001856:	22ff      	movs	r2, #255	; 0xff
 8001858:	70da      	strb	r2, [r3, #3]

  /* initialize reserved parameter */
  xcpInfo.ctoData[1] = 0;
 800185a:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <XcpCmdProgramStart+0x48>)
 800185c:	2200      	movs	r2, #0
 800185e:	711a      	strb	r2, [r3, #4]

  /* no special communication mode supported during programming */
  xcpInfo.ctoData[2] = 0;
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <XcpCmdProgramStart+0x48>)
 8001862:	2200      	movs	r2, #0
 8001864:	715a      	strb	r2, [r3, #5]

  /* cto packet length stays the same during programming */
  xcpInfo.ctoData[3] = (blt_int8u)XCP_CTO_PACKET_LEN;
 8001866:	f7ff fc5f 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 800186a:	4603      	mov	r3, r0
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <XcpCmdProgramStart+0x48>)
 8001870:	719a      	strb	r2, [r3, #6]

  /* no block size, st-min time, or queue size supported */
  xcpInfo.ctoData[4] = 0;
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <XcpCmdProgramStart+0x48>)
 8001874:	2200      	movs	r2, #0
 8001876:	71da      	strb	r2, [r3, #7]
  xcpInfo.ctoData[5] = 0;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <XcpCmdProgramStart+0x48>)
 800187a:	2200      	movs	r2, #0
 800187c:	721a      	strb	r2, [r3, #8]
  xcpInfo.ctoData[6] = 0;
 800187e:	4b05      	ldr	r3, [pc, #20]	; (8001894 <XcpCmdProgramStart+0x48>)
 8001880:	2200      	movs	r2, #0
 8001882:	725a      	strb	r2, [r3, #9]

  /* set packet length */
  xcpInfo.ctoLen = 7;
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <XcpCmdProgramStart+0x48>)
 8001886:	2207      	movs	r2, #7
 8001888:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramStart ***/
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20000528 	.word	0x20000528

08001898 <XcpCmdProgramMax>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramMax(blt_int8u *data)
{
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* program the data */
  if (NvmWrite((blt_addr)xcpInfo.mta, XCP_CTO_PACKET_LEN-1, &data[1]) == BLT_FALSE)
 80018a0:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <XcpCmdProgramMax+0x58>)
 80018a2:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 80018a4:	f7ff fc40 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 80018a8:	4603      	mov	r3, r0
 80018aa:	3b01      	subs	r3, #1
 80018ac:	4619      	mov	r1, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	3301      	adds	r3, #1
 80018b2:	461a      	mov	r2, r3
 80018b4:	4620      	mov	r0, r4
 80018b6:	f7ff f987 	bl	8000bc8 <NvmWrite>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d103      	bne.n	80018c8 <XcpCmdProgramMax+0x30>
  {
    /* error occurred during programming */
    XcpSetCtoError(XCP_ERR_GENERIC);
 80018c0:	2031      	movs	r0, #49	; 0x31
 80018c2:	f7ff fe41 	bl	8001548 <XcpSetCtoError>
    return;
 80018c6:	e00f      	b.n	80018e8 <XcpCmdProgramMax+0x50>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <XcpCmdProgramMax+0x58>)
 80018ca:	22ff      	movs	r2, #255	; 0xff
 80018cc:	70da      	strb	r2, [r3, #3]

  /* post increment the mta */
  xcpInfo.mta += XCP_CTO_PACKET_LEN-1;
 80018ce:	f7ff fc2b 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 80018d2:	4603      	mov	r3, r0
 80018d4:	1e5a      	subs	r2, r3, #1
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <XcpCmdProgramMax+0x58>)
 80018d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018da:	4413      	add	r3, r2
 80018dc:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <XcpCmdProgramMax+0x58>)
 80018de:	6493      	str	r3, [r2, #72]	; 0x48

  /* set packet length */
  xcpInfo.ctoLen = 1;
 80018e0:	4b03      	ldr	r3, [pc, #12]	; (80018f0 <XcpCmdProgramMax+0x58>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramMax ***/
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd90      	pop	{r4, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000528 	.word	0x20000528

080018f4 <XcpCmdProgram>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgram(blt_int8u *data)
{
 80018f4:	b590      	push	{r4, r7, lr}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* validate length of download request */
  if (data[1] > (XCP_CTO_PACKET_LEN-2))
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3301      	adds	r3, #1
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	461c      	mov	r4, r3
 8001904:	f7ff fc10 	bl	8001128 <ComGetActiveInterfaceMaxRxLen>
 8001908:	4603      	mov	r3, r0
 800190a:	3b02      	subs	r3, #2
 800190c:	429c      	cmp	r4, r3
 800190e:	dd03      	ble.n	8001918 <XcpCmdProgram+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 8001910:	2022      	movs	r0, #34	; 0x22
 8001912:	f7ff fe19 	bl	8001548 <XcpSetCtoError>
    return;
 8001916:	e030      	b.n	800197a <XcpCmdProgram+0x86>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <XcpCmdProgram+0x8c>)
 800191a:	22ff      	movs	r2, #255	; 0xff
 800191c:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 800191e:	4b18      	ldr	r3, [pc, #96]	; (8001980 <XcpCmdProgram+0x8c>)
 8001920:	2201      	movs	r2, #1
 8001922:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* end of programming sequence (datasize is 0)? */
  if (data[1] == 0)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3301      	adds	r3, #1
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d108      	bne.n	8001942 <XcpCmdProgram+0x4e>
  {
    /* call erase/programming cleanup routine */
    if (NvmDone() == BLT_FALSE)
 8001930:	f7ff f976 	bl	8000c20 <NvmDone>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d11e      	bne.n	8001978 <XcpCmdProgram+0x84>
    {
      /* error occurred while finishing up programming */
      XcpSetCtoError(XCP_ERR_GENERIC);
 800193a:	2031      	movs	r0, #49	; 0x31
 800193c:	f7ff fe04 	bl	8001548 <XcpSetCtoError>
    }
    return;
 8001940:	e01a      	b.n	8001978 <XcpCmdProgram+0x84>
  }
  /* program the data */
  if (NvmWrite((blt_addr)xcpInfo.mta, data[1], &data[2]) == BLT_FALSE)
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <XcpCmdProgram+0x8c>)
 8001944:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	3301      	adds	r3, #1
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	3302      	adds	r3, #2
 8001952:	461a      	mov	r2, r3
 8001954:	f7ff f938 	bl	8000bc8 <NvmWrite>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d103      	bne.n	8001966 <XcpCmdProgram+0x72>
  {
    /* error occurred during programming */
    XcpSetCtoError(XCP_ERR_GENERIC);
 800195e:	2031      	movs	r0, #49	; 0x31
 8001960:	f7ff fdf2 	bl	8001548 <XcpSetCtoError>
    return;
 8001964:	e009      	b.n	800197a <XcpCmdProgram+0x86>
  }

  /* post increment the mta */
  xcpInfo.mta += data[1];
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <XcpCmdProgram+0x8c>)
 8001968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	3201      	adds	r2, #1
 800196e:	7812      	ldrb	r2, [r2, #0]
 8001970:	4413      	add	r3, r2
 8001972:	4a03      	ldr	r2, [pc, #12]	; (8001980 <XcpCmdProgram+0x8c>)
 8001974:	6493      	str	r3, [r2, #72]	; 0x48
 8001976:	e000      	b.n	800197a <XcpCmdProgram+0x86>
    return;
 8001978:	bf00      	nop
} /*** end of XcpCmdProgram ***/
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	bd90      	pop	{r4, r7, pc}
 8001980:	20000528 	.word	0x20000528

08001984 <XcpCmdProgramClear>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramClear(blt_int8u *data)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* erase the memory */
  if (NvmErase((blt_addr)xcpInfo.mta, *(blt_int32u *)&data[4]) == BLT_FALSE)
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <XcpCmdProgramClear+0x3c>)
 800198e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3304      	adds	r3, #4
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4619      	mov	r1, r3
 8001998:	4610      	mov	r0, r2
 800199a:	f7ff f925 	bl	8000be8 <NvmErase>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d103      	bne.n	80019ac <XcpCmdProgramClear+0x28>
  {
    /* error occurred during erasure */
    XcpSetCtoError(XCP_ERR_GENERIC);
 80019a4:	2031      	movs	r0, #49	; 0x31
 80019a6:	f7ff fdcf 	bl	8001548 <XcpSetCtoError>
    return;
 80019aa:	e006      	b.n	80019ba <XcpCmdProgramClear+0x36>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <XcpCmdProgramClear+0x3c>)
 80019ae:	22ff      	movs	r2, #255	; 0xff
 80019b0:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 80019b2:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <XcpCmdProgramClear+0x3c>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramClear ***/
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20000528 	.word	0x20000528

080019c4 <XcpCmdProgramReset>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramReset(blt_int8u *data)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
#endif

  /* reset the ecu after programming is done. so basically, just start the newly programmed
   * firmware. it is okay if the code does not return here. 
   */
  CpuStartUserProgram();
 80019cc:	f7fe fda8 	bl	8000520 <CpuStartUserProgram>

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80019d0:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <XcpCmdProgramReset+0x24>)
 80019d2:	22ff      	movs	r2, #255	; 0xff
 80019d4:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 80019d6:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <XcpCmdProgramReset+0x24>)
 80019d8:	2201      	movs	r2, #1
 80019da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
} /*** end of XcpCmdProgramReset ***/
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000528 	.word	0x20000528

080019ec <XcpCmdProgramPrepare>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramPrepare(blt_int8u *data)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* programming with kernel currently not needed and therefore not supported */
  XcpSetCtoError(XCP_ERR_GENERIC);
 80019f4:	2031      	movs	r0, #49	; 0x31
 80019f6:	f7ff fda7 	bl	8001548 <XcpSetCtoError>
  return;
 80019fa:	bf00      	nop
} /*** end of XcpCmdProgramPrepare ***/
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <CpuUserProgramStartHook>:
** \return    BLT_TRUE if it is okay to start the user program, BLT_FALSE to keep
**            keep the bootloader active.
**
****************************************************************************************/
blt_bool CpuUserProgramStartHook(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* additional and optional backdoor entry through the pushbutton on the board. to
   * force the bootloader to stay active after reset, keep the pushbutton pressed while
   * resetting the microcontroller.
   */
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8001a08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a0c:	4806      	ldr	r0, [pc, #24]	; (8001a28 <CpuUserProgramStartHook+0x24>)
 8001a0e:	f003 fcd9 	bl	80053c4 <HAL_GPIO_ReadPin>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d101      	bne.n	8001a1c <CpuUserProgramStartHook+0x18>
  {
    /* pushbutton pressed, so do not start the user program and keep the
     * bootloader active instead.
     */
    return BLT_FALSE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	e002      	b.n	8001a22 <CpuUserProgramStartHook+0x1e>
  }
  /* clean up the LED driver */
  LedBlinkExit();
 8001a1c:	f000 f854 	bl	8001ac8 <LedBlinkExit>
  /*  okay to start the user program.*/
  return BLT_TRUE;
 8001a20:	2301      	movs	r3, #1
} /*** end of CpuUserProgramStartHook ***/
 8001a22:	4618      	mov	r0, r3
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40020800 	.word	0x40020800

08001a2c <CopInitHook>:
**            watchdog.
** \return    none.
**
****************************************************************************************/
void CopInitHook(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* this function is called upon initialization. might as well use it to initialize
   * the LED driver. It is kind of a visual watchdog anyways.
   */
  LedBlinkInit(100);
 8001a30:	2064      	movs	r0, #100	; 0x64
 8001a32:	f000 f809 	bl	8001a48 <LedBlinkInit>
} /*** end of CopInitHook ***/
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <CopServiceHook>:
**            the watchdog to prevent a watchdog reset.
** \return    none.
**
****************************************************************************************/
void CopServiceHook(void)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	af00      	add	r7, sp, #0
  /* run the LED blink task. this is a better place to do it than in the main() program
   * loop. certain operations such as flash erase can take a long time, which would cause
   * a blink interval to be skipped. this function is also called during such operations,
   * so no blink intervals will be skipped when calling the LED blink task here.
   */
  LedBlinkTask();
 8001a3e:	f000 f813 	bl	8001a68 <LedBlinkTask>
} /*** end of CopServiceHook ***/
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <LedBlinkInit>:
** \param     interval_ms Specifies the desired LED blink interval time in milliseconds.
** \return    none.
**
****************************************************************************************/
void LedBlinkInit(blt_int16u interval_ms)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	80fb      	strh	r3, [r7, #6]
  /* store the interval time between LED toggles */
  ledBlinkIntervalMs = interval_ms;
 8001a52:	4a04      	ldr	r2, [pc, #16]	; (8001a64 <LedBlinkInit+0x1c>)
 8001a54:	88fb      	ldrh	r3, [r7, #6]
 8001a56:	8013      	strh	r3, [r2, #0]
} /*** end of LedBlinkInit ***/
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	20000574 	.word	0x20000574

08001a68 <LedBlinkTask>:
** \brief     Task function for blinking the LED as a fixed timer interval.
** \return    none.
**
****************************************************************************************/
void LedBlinkTask(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  static blt_bool ledOn = BLT_FALSE;
  static blt_int32u nextBlinkEvent = 0;

  /* check for blink event */
  if (TimerGet() >= nextBlinkEvent)
 8001a6c:	f7ff fa64 	bl	8000f38 <TimerGet>
 8001a70:	4602      	mov	r2, r0
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <LedBlinkTask+0x50>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d31c      	bcc.n	8001ab4 <LedBlinkTask+0x4c>
  {
    /* toggle the LED state */
    if (ledOn == BLT_FALSE)
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <LedBlinkTask+0x54>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d108      	bne.n	8001a94 <LedBlinkTask+0x2c>
    {
      ledOn = BLT_TRUE;
 8001a82:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <LedBlinkTask+0x54>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2108      	movs	r1, #8
 8001a8c:	480c      	ldr	r0, [pc, #48]	; (8001ac0 <LedBlinkTask+0x58>)
 8001a8e:	f003 fcb1 	bl	80053f4 <HAL_GPIO_WritePin>
 8001a92:	e007      	b.n	8001aa4 <LedBlinkTask+0x3c>
    }
    else
    {
      ledOn = BLT_FALSE;
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <LedBlinkTask+0x54>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_RESET);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2108      	movs	r1, #8
 8001a9e:	4808      	ldr	r0, [pc, #32]	; (8001ac0 <LedBlinkTask+0x58>)
 8001aa0:	f003 fca8 	bl	80053f4 <HAL_GPIO_WritePin>
    }
    /* schedule the next blink event */
    nextBlinkEvent = TimerGet() + ledBlinkIntervalMs;
 8001aa4:	f7ff fa48 	bl	8000f38 <TimerGet>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <LedBlinkTask+0x5c>)
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	4a01      	ldr	r2, [pc, #4]	; (8001ab8 <LedBlinkTask+0x50>)
 8001ab2:	6013      	str	r3, [r2, #0]
  }
} /*** end of LedBlinkTask ***/
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000578 	.word	0x20000578
 8001abc:	2000057c 	.word	0x2000057c
 8001ac0:	40022800 	.word	0x40022800
 8001ac4:	20000574 	.word	0x20000574

08001ac8 <LedBlinkExit>:
**            exit.
** \return    none.
**
****************************************************************************************/
void LedBlinkExit(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* turn the LED off */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2180      	movs	r1, #128	; 0x80
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <LedBlinkExit+0x14>)
 8001ad2:	f003 fc8f 	bl	80053f4 <HAL_GPIO_WritePin>
} /*** end of LedBlinkExit ***/
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40020400 	.word	0x40020400

08001ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0


  blt_int8u deferredInitRequestFlag = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	71fb      	strb	r3, [r7, #7]

  /* initialize the microcontroller */
  Init();
 8001aea:	f000 f83d 	bl	8001b68 <Init>
  /* initialize the shared parameters module */
  BSP_SDRAM_Init();
 8001aee:	f001 fa09 	bl	8002f04 <BSP_SDRAM_Init>
  BSP_LCD_Init() ;
 8001af2:	f000 fc9c 	bl	800242e <BSP_LCD_Init>
  BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE);
 8001af6:	2001      	movs	r0, #1
 8001af8:	f000 fca2 	bl	8002440 <BSP_LCD_InitEx>
  BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER_BACKGROUND, LCD_FB_START_ADDRESS);
 8001afc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001b00:	2000      	movs	r0, #0
 8001b02:	f000 fe35 	bl	8002770 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001b06:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001b0a:	f000 fedd 	bl	80028c8 <BSP_LCD_Clear>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001b0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b12:	f000 fe8d 	bl	8002830 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8001b16:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001b1a:	f000 fea1 	bl	8002860 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8001b1e:	4810      	ldr	r0, [pc, #64]	; (8001b60 <main+0x80>)
 8001b20:	f000 feb8 	bl	8002894 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"StartUp", CENTER_MODE);
 8001b24:	f000 fe18 	bl	8002758 <BSP_LCD_GetYSize>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	085b      	lsrs	r3, r3, #1
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	3b1b      	subs	r3, #27
 8001b30:	b299      	uxth	r1, r3
 8001b32:	2301      	movs	r3, #1
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <main+0x84>)
 8001b36:	2000      	movs	r0, #0
 8001b38:	f000 ff32 	bl	80029a0 <BSP_LCD_DisplayStringAt>
  SharedParamsInit();
 8001b3c:	f000 fba0 	bl	8002280 <SharedParamsInit>
  /* initialize the bootloader */
  BootInit();
 8001b40:	f7ff fa8c 	bl	800105c <BootInit>
   * the bootloader to initialize the TCP/IP network stack. this makes it possible for
   * a firmware update to proceed. the code here reads out this flag and performs the
   * TCP/IP network stack initialization when requested.
   */
  //ComDeferredInit();
  SharedParamsReadByIndex(0, &deferredInitRequestFlag);
 8001b44:	1dfb      	adds	r3, r7, #7
 8001b46:	4619      	mov	r1, r3
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f000 fbc1 	bl	80022d0 <SharedParamsReadByIndex>
  if (deferredInitRequestFlag == 1)
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <main+0x78>
  {
    /* explicitly initialize all communication interface for which the deferred
     * initialization feature was enabled.
     */
    ComDeferredInit();
 8001b54:	f7ff fb4d 	bl	80011f2 <ComDeferredInit>

  /* start the infinite program loop */
  while (1)
  {
    /* run the bootloader task */
    BootTask();
 8001b58:	f7ff fa90 	bl	800107c <BootTask>
 8001b5c:	e7fc      	b.n	8001b58 <main+0x78>
 8001b5e:	bf00      	nop
 8001b60:	20000004 	.word	0x20000004
 8001b64:	0800740c 	.word	0x0800740c

08001b68 <Init>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* HAL library initialization */
  HAL_Init();
 8001b6c:	f001 fc1e 	bl	80033ac <HAL_Init>
  /* configure system clock */
  SystemClock_Config();
 8001b70:	f000 f802 	bl	8001b78 <SystemClock_Config>
} /*** end of Init ***/
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b096      	sub	sp, #88	; 0x58
 8001b7c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <SystemClock_Config+0xd8>)
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	4a30      	ldr	r2, [pc, #192]	; (8001c50 <SystemClock_Config+0xd8>)
 8001b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b92:	6413      	str	r3, [r2, #64]	; 0x40
 8001b94:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <SystemClock_Config+0xd8>)
 8001b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <SystemClock_Config+0xdc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a2a      	ldr	r2, [pc, #168]	; (8001c54 <SystemClock_Config+0xdc>)
 8001baa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b28      	ldr	r3, [pc, #160]	; (8001c54 <SystemClock_Config+0xdc>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bc4:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bce:	62bb      	str	r3, [r7, #40]	; 0x28
#if defined(USE_STM32469I_DISCO_REVA)
  RCC_OscInitStruct.PLL.PLLM = 25;
#else
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bd0:	2308      	movs	r3, #8
 8001bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* USE_STM32469I_DISCO_REVA */
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001bd4:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001bd8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bde:	2307      	movs	r3, #7
 8001be0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 6;
 8001be2:	2306      	movs	r3, #6
 8001be4:	63fb      	str	r3, [r7, #60]	; 0x3c

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	4618      	mov	r0, r3
 8001bec:	f004 fb68 	bl	80062c0 <HAL_RCC_OscConfig>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8001bf6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d000      	beq.n	8001c00 <SystemClock_Config+0x88>
  {
    while(1) { ; }
 8001bfe:	e7fe      	b.n	8001bfe <SystemClock_Config+0x86>
  }

  /* Activate the OverDrive to reach the 180 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 8001c00:	f003 ff12 	bl	8005a28 <HAL_PWREx_EnableOverDrive>
 8001c04:	4603      	mov	r3, r0
 8001c06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8001c0a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d000      	beq.n	8001c14 <SystemClock_Config+0x9c>
  {
    while(1) { ; }
 8001c12:	e7fe      	b.n	8001c12 <SystemClock_Config+0x9a>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001c14:	230f      	movs	r3, #15
 8001c16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c20:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c24:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c2a:	653b      	str	r3, [r7, #80]	; 0x50

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001c2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c30:	2105      	movs	r1, #5
 8001c32:	4618      	mov	r0, r3
 8001c34:	f003 ff48 	bl	8005ac8 <HAL_RCC_ClockConfig>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8001c3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d000      	beq.n	8001c48 <SystemClock_Config+0xd0>
  {
    while(1) { ; }
 8001c46:	e7fe      	b.n	8001c46 <SystemClock_Config+0xce>
  }
}
 8001c48:	bf00      	nop
 8001c4a:	3758      	adds	r7, #88	; 0x58
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40007000 	.word	0x40007000

08001c58 <HAL_MspInit>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void HAL_MspInit(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08e      	sub	sp, #56	; 0x38
 8001c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Power and SYSCFG clock enable. */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	623b      	str	r3, [r7, #32]
 8001c62:	4b58      	ldr	r3, [pc, #352]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	4a57      	ldr	r2, [pc, #348]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6e:	4b55      	ldr	r3, [pc, #340]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	623b      	str	r3, [r7, #32]
 8001c78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
 8001c7e:	4b51      	ldr	r3, [pc, #324]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	4a50      	ldr	r2, [pc, #320]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c88:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8a:	4b4e      	ldr	r3, [pc, #312]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c92:	61fb      	str	r3, [r7, #28]
 8001c94:	69fb      	ldr	r3, [r7, #28]
  /* GPIO ports clock enable. */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	4b4a      	ldr	r3, [pc, #296]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a49      	ldr	r2, [pc, #292]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b47      	ldr	r3, [pc, #284]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	4b43      	ldr	r3, [pc, #268]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a42      	ldr	r2, [pc, #264]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b40      	ldr	r3, [pc, #256]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	4b3c      	ldr	r3, [pc, #240]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a3b      	ldr	r2, [pc, #236]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b39      	ldr	r3, [pc, #228]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b35      	ldr	r3, [pc, #212]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a34      	ldr	r2, [pc, #208]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cf4:	f043 0308 	orr.w	r3, r3, #8
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b32      	ldr	r3, [pc, #200]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	4b2e      	ldr	r3, [pc, #184]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	4a2d      	ldr	r2, [pc, #180]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d14:	6313      	str	r3, [r2, #48]	; 0x30
 8001d16:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a26      	ldr	r2, [pc, #152]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b24      	ldr	r3, [pc, #144]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d3a:	607b      	str	r3, [r7, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]

#if (BOOT_COM_RS232_ENABLE > 0)
  /* UART clock enable. */
  //__HAL_RCC_USART3_CLK_ENABLE();
  __HAL_RCC_USART6_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	603b      	str	r3, [r7, #0]
 8001d42:	4b20      	ldr	r3, [pc, #128]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d46:	4a1f      	ldr	r2, [pc, #124]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d48:	f043 0320 	orr.w	r3, r3, #32
 8001d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <HAL_MspInit+0x16c>)
 8001d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d52:	f003 0320 	and.w	r3, r3, #32
 8001d56:	603b      	str	r3, [r7, #0]
 8001d58:	683b      	ldr	r3, [r7, #0]
#endif

  /* Configure GPIO pin for the LED. */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d5a:	2308      	movs	r3, #8
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001d6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4815      	ldr	r0, [pc, #84]	; (8001dc8 <HAL_MspInit+0x170>)
 8001d72:	f003 f97d 	bl	8005070 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_RESET);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2108      	movs	r1, #8
 8001d7a:	4813      	ldr	r0, [pc, #76]	; (8001dc8 <HAL_MspInit+0x170>)
 8001d7c:	f003 fb3a 	bl	80053f4 <HAL_GPIO_WritePin>

  /* Configure GPIO pin for (optional) backdoor entry input. */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d86:	2300      	movs	r3, #0
 8001d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d92:	4619      	mov	r1, r3
 8001d94:	480d      	ldr	r0, [pc, #52]	; (8001dcc <HAL_MspInit+0x174>)
 8001d96:	f003 f96b 	bl	8005070 <HAL_GPIO_Init>
#if (BOOT_COM_RS232_ENABLE > 0)
  /* UART TX and RX GPIO pin configuration. */
  //GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
  GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_9;
 8001d9a:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da0:	2302      	movs	r3, #2
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da8:	2303      	movs	r3, #3
 8001daa:	633b      	str	r3, [r7, #48]	; 0x30
  //GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001dac:	2308      	movs	r3, #8
 8001dae:	637b      	str	r3, [r7, #52]	; 0x34
  //HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001db0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db4:	4619      	mov	r1, r3
 8001db6:	4806      	ldr	r0, [pc, #24]	; (8001dd0 <HAL_MspInit+0x178>)
 8001db8:	f003 f95a 	bl	8005070 <HAL_GPIO_Init>
#endif
} /*** end of HAL_MspInit ***/
 8001dbc:	bf00      	nop
 8001dbe:	3738      	adds	r7, #56	; 0x38
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40022800 	.word	0x40022800
 8001dcc:	40020800 	.word	0x40020800
 8001dd0:	40021800 	.word	0x40021800

08001dd4 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001dde:	49be      	ldr	r1, [pc, #760]	; (80020d8 <OTM8009A_Init+0x304>)
 8001de0:	2000      	movs	r0, #0
 8001de2:	f000 fedf 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8001de6:	49bd      	ldr	r1, [pc, #756]	; (80020dc <OTM8009A_Init+0x308>)
 8001de8:	2003      	movs	r0, #3
 8001dea:	f000 fedb 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8001dee:	49bc      	ldr	r1, [pc, #752]	; (80020e0 <OTM8009A_Init+0x30c>)
 8001df0:	2000      	movs	r0, #0
 8001df2:	f000 fed7 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8001df6:	49bb      	ldr	r1, [pc, #748]	; (80020e4 <OTM8009A_Init+0x310>)
 8001df8:	2002      	movs	r0, #2
 8001dfa:	f000 fed3 	bl	8002ba4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001dfe:	49b8      	ldr	r1, [pc, #736]	; (80020e0 <OTM8009A_Init+0x30c>)
 8001e00:	2000      	movs	r0, #0
 8001e02:	f000 fecf 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8001e06:	49b8      	ldr	r1, [pc, #736]	; (80020e8 <OTM8009A_Init+0x314>)
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f000 fecb 	bl	8002ba4 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8001e0e:	200a      	movs	r0, #10
 8001e10:	f000 fb02 	bl	8002418 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8001e14:	49b5      	ldr	r1, [pc, #724]	; (80020ec <OTM8009A_Init+0x318>)
 8001e16:	2000      	movs	r0, #0
 8001e18:	f000 fec4 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8001e1c:	49b4      	ldr	r1, [pc, #720]	; (80020f0 <OTM8009A_Init+0x31c>)
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f000 fec0 	bl	8002ba4 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8001e24:	200a      	movs	r0, #10
 8001e26:	f000 faf7 	bl	8002418 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 8001e2a:	49b2      	ldr	r1, [pc, #712]	; (80020f4 <OTM8009A_Init+0x320>)
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f000 feb9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8001e32:	49b1      	ldr	r1, [pc, #708]	; (80020f8 <OTM8009A_Init+0x324>)
 8001e34:	2000      	movs	r0, #0
 8001e36:	f000 feb5 	bl	8002ba4 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8001e3a:	49b0      	ldr	r1, [pc, #704]	; (80020fc <OTM8009A_Init+0x328>)
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f000 feb1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001e42:	49af      	ldr	r1, [pc, #700]	; (8002100 <OTM8009A_Init+0x32c>)
 8001e44:	2000      	movs	r0, #0
 8001e46:	f000 fead 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8001e4a:	49ae      	ldr	r1, [pc, #696]	; (8002104 <OTM8009A_Init+0x330>)
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	f000 fea9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 8001e52:	49ad      	ldr	r1, [pc, #692]	; (8002108 <OTM8009A_Init+0x334>)
 8001e54:	2000      	movs	r0, #0
 8001e56:	f000 fea5 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001e5a:	499f      	ldr	r1, [pc, #636]	; (80020d8 <OTM8009A_Init+0x304>)
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f000 fea1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 8001e62:	49aa      	ldr	r1, [pc, #680]	; (800210c <OTM8009A_Init+0x338>)
 8001e64:	2000      	movs	r0, #0
 8001e66:	f000 fe9d 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001e6a:	49a9      	ldr	r1, [pc, #676]	; (8002110 <OTM8009A_Init+0x33c>)
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f000 fe99 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 8001e72:	49a8      	ldr	r1, [pc, #672]	; (8002114 <OTM8009A_Init+0x340>)
 8001e74:	2000      	movs	r0, #0
 8001e76:	f000 fe95 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001e7a:	49a7      	ldr	r1, [pc, #668]	; (8002118 <OTM8009A_Init+0x344>)
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f000 fe91 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 8001e82:	49a6      	ldr	r1, [pc, #664]	; (800211c <OTM8009A_Init+0x348>)
 8001e84:	2000      	movs	r0, #0
 8001e86:	f000 fe8d 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8001e8a:	49a5      	ldr	r1, [pc, #660]	; (8002120 <OTM8009A_Init+0x34c>)
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f000 fe89 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8001e92:	49a4      	ldr	r1, [pc, #656]	; (8002124 <OTM8009A_Init+0x350>)
 8001e94:	2000      	movs	r0, #0
 8001e96:	f000 fe85 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8001e9a:	49a3      	ldr	r1, [pc, #652]	; (8002128 <OTM8009A_Init+0x354>)
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f000 fe81 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001ea2:	4997      	ldr	r1, [pc, #604]	; (8002100 <OTM8009A_Init+0x32c>)
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f000 fe7d 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001eaa:	498b      	ldr	r1, [pc, #556]	; (80020d8 <OTM8009A_Init+0x304>)
 8001eac:	2000      	movs	r0, #0
 8001eae:	f000 fe79 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8001eb2:	499e      	ldr	r1, [pc, #632]	; (800212c <OTM8009A_Init+0x358>)
 8001eb4:	2002      	movs	r0, #2
 8001eb6:	f000 fe75 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8001eba:	499d      	ldr	r1, [pc, #628]	; (8002130 <OTM8009A_Init+0x35c>)
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f000 fe71 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8001ec2:	499c      	ldr	r1, [pc, #624]	; (8002134 <OTM8009A_Init+0x360>)
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	f000 fe6d 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8001eca:	499b      	ldr	r1, [pc, #620]	; (8002138 <OTM8009A_Init+0x364>)
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f000 fe69 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8001ed2:	499a      	ldr	r1, [pc, #616]	; (800213c <OTM8009A_Init+0x368>)
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f000 fe65 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8001eda:	4999      	ldr	r1, [pc, #612]	; (8002140 <OTM8009A_Init+0x36c>)
 8001edc:	2000      	movs	r0, #0
 8001ede:	f000 fe61 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8001ee2:	4998      	ldr	r1, [pc, #608]	; (8002144 <OTM8009A_Init+0x370>)
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f000 fe5d 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001eea:	4989      	ldr	r1, [pc, #548]	; (8002110 <OTM8009A_Init+0x33c>)
 8001eec:	2000      	movs	r0, #0
 8001eee:	f000 fe59 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8001ef2:	4995      	ldr	r1, [pc, #596]	; (8002148 <OTM8009A_Init+0x374>)
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f000 fe55 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001efa:	4987      	ldr	r1, [pc, #540]	; (8002118 <OTM8009A_Init+0x344>)
 8001efc:	2000      	movs	r0, #0
 8001efe:	f000 fe51 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8001f02:	4992      	ldr	r1, [pc, #584]	; (800214c <OTM8009A_Init+0x378>)
 8001f04:	2000      	movs	r0, #0
 8001f06:	f000 fe4d 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8001f0a:	4991      	ldr	r1, [pc, #580]	; (8002150 <OTM8009A_Init+0x37c>)
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	f000 fe49 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 8001f12:	4990      	ldr	r1, [pc, #576]	; (8002154 <OTM8009A_Init+0x380>)
 8001f14:	2002      	movs	r0, #2
 8001f16:	f000 fe45 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001f1a:	4971      	ldr	r1, [pc, #452]	; (80020e0 <OTM8009A_Init+0x30c>)
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f000 fe41 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 8001f22:	498d      	ldr	r1, [pc, #564]	; (8002158 <OTM8009A_Init+0x384>)
 8001f24:	2006      	movs	r0, #6
 8001f26:	f000 fe3d 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001f2a:	498c      	ldr	r1, [pc, #560]	; (800215c <OTM8009A_Init+0x388>)
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	f000 fe39 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8001f32:	498b      	ldr	r1, [pc, #556]	; (8002160 <OTM8009A_Init+0x38c>)
 8001f34:	200e      	movs	r0, #14
 8001f36:	f000 fe35 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001f3a:	498a      	ldr	r1, [pc, #552]	; (8002164 <OTM8009A_Init+0x390>)
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f000 fe31 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8001f42:	4989      	ldr	r1, [pc, #548]	; (8002168 <OTM8009A_Init+0x394>)
 8001f44:	200e      	movs	r0, #14
 8001f46:	f000 fe2d 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001f4a:	4988      	ldr	r1, [pc, #544]	; (800216c <OTM8009A_Init+0x398>)
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f000 fe29 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8001f52:	4987      	ldr	r1, [pc, #540]	; (8002170 <OTM8009A_Init+0x39c>)
 8001f54:	200a      	movs	r0, #10
 8001f56:	f000 fe25 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001f5a:	4986      	ldr	r1, [pc, #536]	; (8002174 <OTM8009A_Init+0x3a0>)
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f000 fe21 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8001f62:	4985      	ldr	r1, [pc, #532]	; (8002178 <OTM8009A_Init+0x3a4>)
 8001f64:	2000      	movs	r0, #0
 8001f66:	f000 fe1d 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001f6a:	495d      	ldr	r1, [pc, #372]	; (80020e0 <OTM8009A_Init+0x30c>)
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f000 fe19 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8001f72:	4982      	ldr	r1, [pc, #520]	; (800217c <OTM8009A_Init+0x3a8>)
 8001f74:	200a      	movs	r0, #10
 8001f76:	f000 fe15 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001f7a:	4981      	ldr	r1, [pc, #516]	; (8002180 <OTM8009A_Init+0x3ac>)
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f000 fe11 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8001f82:	4980      	ldr	r1, [pc, #512]	; (8002184 <OTM8009A_Init+0x3b0>)
 8001f84:	200f      	movs	r0, #15
 8001f86:	f000 fe0d 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001f8a:	4974      	ldr	r1, [pc, #464]	; (800215c <OTM8009A_Init+0x388>)
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f000 fe09 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8001f92:	497d      	ldr	r1, [pc, #500]	; (8002188 <OTM8009A_Init+0x3b4>)
 8001f94:	200f      	movs	r0, #15
 8001f96:	f000 fe05 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001f9a:	4972      	ldr	r1, [pc, #456]	; (8002164 <OTM8009A_Init+0x390>)
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f000 fe01 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8001fa2:	497a      	ldr	r1, [pc, #488]	; (800218c <OTM8009A_Init+0x3b8>)
 8001fa4:	200a      	movs	r0, #10
 8001fa6:	f000 fdfd 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001faa:	4970      	ldr	r1, [pc, #448]	; (800216c <OTM8009A_Init+0x398>)
 8001fac:	2000      	movs	r0, #0
 8001fae:	f000 fdf9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8001fb2:	4977      	ldr	r1, [pc, #476]	; (8002190 <OTM8009A_Init+0x3bc>)
 8001fb4:	200f      	movs	r0, #15
 8001fb6:	f000 fdf5 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001fba:	496e      	ldr	r1, [pc, #440]	; (8002174 <OTM8009A_Init+0x3a0>)
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f000 fdf1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8001fc2:	4974      	ldr	r1, [pc, #464]	; (8002194 <OTM8009A_Init+0x3c0>)
 8001fc4:	200f      	movs	r0, #15
 8001fc6:	f000 fded 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8001fca:	4973      	ldr	r1, [pc, #460]	; (8002198 <OTM8009A_Init+0x3c4>)
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f000 fde9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8001fd2:	4972      	ldr	r1, [pc, #456]	; (800219c <OTM8009A_Init+0x3c8>)
 8001fd4:	200a      	movs	r0, #10
 8001fd6:	f000 fde5 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8001fda:	4971      	ldr	r1, [pc, #452]	; (80021a0 <OTM8009A_Init+0x3cc>)
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f000 fde1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8001fe2:	4970      	ldr	r1, [pc, #448]	; (80021a4 <OTM8009A_Init+0x3d0>)
 8001fe4:	200a      	movs	r0, #10
 8001fe6:	f000 fddd 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001fea:	493d      	ldr	r1, [pc, #244]	; (80020e0 <OTM8009A_Init+0x30c>)
 8001fec:	2000      	movs	r0, #0
 8001fee:	f000 fdd9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8001ff2:	496d      	ldr	r1, [pc, #436]	; (80021a8 <OTM8009A_Init+0x3d4>)
 8001ff4:	200a      	movs	r0, #10
 8001ff6:	f000 fdd5 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001ffa:	4961      	ldr	r1, [pc, #388]	; (8002180 <OTM8009A_Init+0x3ac>)
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	f000 fdd1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8002002:	496a      	ldr	r1, [pc, #424]	; (80021ac <OTM8009A_Init+0x3d8>)
 8002004:	200f      	movs	r0, #15
 8002006:	f000 fdcd 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800200a:	4954      	ldr	r1, [pc, #336]	; (800215c <OTM8009A_Init+0x388>)
 800200c:	2000      	movs	r0, #0
 800200e:	f000 fdc9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8002012:	4967      	ldr	r1, [pc, #412]	; (80021b0 <OTM8009A_Init+0x3dc>)
 8002014:	200f      	movs	r0, #15
 8002016:	f000 fdc5 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800201a:	4952      	ldr	r1, [pc, #328]	; (8002164 <OTM8009A_Init+0x390>)
 800201c:	2000      	movs	r0, #0
 800201e:	f000 fdc1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8002022:	4964      	ldr	r1, [pc, #400]	; (80021b4 <OTM8009A_Init+0x3e0>)
 8002024:	200a      	movs	r0, #10
 8002026:	f000 fdbd 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800202a:	4950      	ldr	r1, [pc, #320]	; (800216c <OTM8009A_Init+0x398>)
 800202c:	2000      	movs	r0, #0
 800202e:	f000 fdb9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8002032:	4961      	ldr	r1, [pc, #388]	; (80021b8 <OTM8009A_Init+0x3e4>)
 8002034:	200f      	movs	r0, #15
 8002036:	f000 fdb5 	bl	8002ba4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800203a:	494e      	ldr	r1, [pc, #312]	; (8002174 <OTM8009A_Init+0x3a0>)
 800203c:	2000      	movs	r0, #0
 800203e:	f000 fdb1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8002042:	495e      	ldr	r1, [pc, #376]	; (80021bc <OTM8009A_Init+0x3e8>)
 8002044:	200f      	movs	r0, #15
 8002046:	f000 fdad 	bl	8002ba4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800204a:	4931      	ldr	r1, [pc, #196]	; (8002110 <OTM8009A_Init+0x33c>)
 800204c:	2000      	movs	r0, #0
 800204e:	f000 fda9 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8002052:	495b      	ldr	r1, [pc, #364]	; (80021c0 <OTM8009A_Init+0x3ec>)
 8002054:	2000      	movs	r0, #0
 8002056:	f000 fda5 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 800205a:	495a      	ldr	r1, [pc, #360]	; (80021c4 <OTM8009A_Init+0x3f0>)
 800205c:	2000      	movs	r0, #0
 800205e:	f000 fda1 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8002062:	4959      	ldr	r1, [pc, #356]	; (80021c8 <OTM8009A_Init+0x3f4>)
 8002064:	2000      	movs	r0, #0
 8002066:	f000 fd9d 	bl	8002ba4 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 800206a:	4958      	ldr	r1, [pc, #352]	; (80021cc <OTM8009A_Init+0x3f8>)
 800206c:	2000      	movs	r0, #0
 800206e:	f000 fd99 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8002072:	4957      	ldr	r1, [pc, #348]	; (80021d0 <OTM8009A_Init+0x3fc>)
 8002074:	2000      	movs	r0, #0
 8002076:	f000 fd95 	bl	8002ba4 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800207a:	4917      	ldr	r1, [pc, #92]	; (80020d8 <OTM8009A_Init+0x304>)
 800207c:	2000      	movs	r0, #0
 800207e:	f000 fd91 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8002082:	4954      	ldr	r1, [pc, #336]	; (80021d4 <OTM8009A_Init+0x400>)
 8002084:	2003      	movs	r0, #3
 8002086:	f000 fd8d 	bl	8002ba4 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800208a:	4913      	ldr	r1, [pc, #76]	; (80020d8 <OTM8009A_Init+0x304>)
 800208c:	2000      	movs	r0, #0
 800208e:	f000 fd89 	bl	8002ba4 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002092:	4911      	ldr	r1, [pc, #68]	; (80020d8 <OTM8009A_Init+0x304>)
 8002094:	2000      	movs	r0, #0
 8002096:	f000 fd85 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 800209a:	494f      	ldr	r1, [pc, #316]	; (80021d8 <OTM8009A_Init+0x404>)
 800209c:	2010      	movs	r0, #16
 800209e:	f000 fd81 	bl	8002ba4 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80020a2:	490d      	ldr	r1, [pc, #52]	; (80020d8 <OTM8009A_Init+0x304>)
 80020a4:	2000      	movs	r0, #0
 80020a6:	f000 fd7d 	bl	8002ba4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 80020aa:	494c      	ldr	r1, [pc, #304]	; (80021dc <OTM8009A_Init+0x408>)
 80020ac:	2010      	movs	r0, #16
 80020ae:	f000 fd79 	bl	8002ba4 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 80020b2:	494b      	ldr	r1, [pc, #300]	; (80021e0 <OTM8009A_Init+0x40c>)
 80020b4:	2000      	movs	r0, #0
 80020b6:	f000 fd75 	bl	8002ba4 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 80020ba:	2078      	movs	r0, #120	; 0x78
 80020bc:	f000 f9ac 	bl	8002418 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 8090 	beq.w	80021e8 <OTM8009A_Init+0x414>
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d000      	beq.n	80020ce <OTM8009A_Init+0x2fa>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 80020cc:	e091      	b.n	80021f2 <OTM8009A_Init+0x41e>
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 80020ce:	4945      	ldr	r1, [pc, #276]	; (80021e4 <OTM8009A_Init+0x410>)
 80020d0:	2000      	movs	r0, #0
 80020d2:	f000 fd67 	bl	8002ba4 <DSI_IO_WriteCmd>
    break;
 80020d6:	e08c      	b.n	80021f2 <OTM8009A_Init+0x41e>
 80020d8:	08007654 	.word	0x08007654
 80020dc:	0800750c 	.word	0x0800750c
 80020e0:	08007658 	.word	0x08007658
 80020e4:	08007510 	.word	0x08007510
 80020e8:	0800765c 	.word	0x0800765c
 80020ec:	08007660 	.word	0x08007660
 80020f0:	08007664 	.word	0x08007664
 80020f4:	08007668 	.word	0x08007668
 80020f8:	0800766c 	.word	0x0800766c
 80020fc:	08007670 	.word	0x08007670
 8002100:	08007674 	.word	0x08007674
 8002104:	08007678 	.word	0x08007678
 8002108:	0800767c 	.word	0x0800767c
 800210c:	08007680 	.word	0x08007680
 8002110:	08007684 	.word	0x08007684
 8002114:	08007688 	.word	0x08007688
 8002118:	0800768c 	.word	0x0800768c
 800211c:	08007690 	.word	0x08007690
 8002120:	08007694 	.word	0x08007694
 8002124:	08007698 	.word	0x08007698
 8002128:	0800769c 	.word	0x0800769c
 800212c:	0800753c 	.word	0x0800753c
 8002130:	080076a0 	.word	0x080076a0
 8002134:	080076a4 	.word	0x080076a4
 8002138:	080076a8 	.word	0x080076a8
 800213c:	080076ac 	.word	0x080076ac
 8002140:	080076b0 	.word	0x080076b0
 8002144:	080076b4 	.word	0x080076b4
 8002148:	080076b8 	.word	0x080076b8
 800214c:	080076bc 	.word	0x080076bc
 8002150:	080076c0 	.word	0x080076c0
 8002154:	08007540 	.word	0x08007540
 8002158:	08007544 	.word	0x08007544
 800215c:	080076c4 	.word	0x080076c4
 8002160:	0800754c 	.word	0x0800754c
 8002164:	080076c8 	.word	0x080076c8
 8002168:	0800755c 	.word	0x0800755c
 800216c:	080076cc 	.word	0x080076cc
 8002170:	0800756c 	.word	0x0800756c
 8002174:	080076d0 	.word	0x080076d0
 8002178:	08007708 	.word	0x08007708
 800217c:	08007578 	.word	0x08007578
 8002180:	080076d4 	.word	0x080076d4
 8002184:	08007584 	.word	0x08007584
 8002188:	08007594 	.word	0x08007594
 800218c:	080075a4 	.word	0x080075a4
 8002190:	080075b0 	.word	0x080075b0
 8002194:	080075c0 	.word	0x080075c0
 8002198:	080076d8 	.word	0x080076d8
 800219c:	080075d0 	.word	0x080075d0
 80021a0:	080076dc 	.word	0x080076dc
 80021a4:	080075dc 	.word	0x080075dc
 80021a8:	080075e8 	.word	0x080075e8
 80021ac:	080075f4 	.word	0x080075f4
 80021b0:	08007604 	.word	0x08007604
 80021b4:	08007614 	.word	0x08007614
 80021b8:	08007620 	.word	0x08007620
 80021bc:	08007630 	.word	0x08007630
 80021c0:	0800770c 	.word	0x0800770c
 80021c4:	08007710 	.word	0x08007710
 80021c8:	08007714 	.word	0x08007714
 80021cc:	08007718 	.word	0x08007718
 80021d0:	0800771c 	.word	0x0800771c
 80021d4:	08007640 	.word	0x08007640
 80021d8:	08007514 	.word	0x08007514
 80021dc:	08007528 	.word	0x08007528
 80021e0:	080076e0 	.word	0x080076e0
 80021e4:	080076e4 	.word	0x080076e4
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 80021e8:	491a      	ldr	r1, [pc, #104]	; (8002254 <OTM8009A_Init+0x480>)
 80021ea:	2000      	movs	r0, #0
 80021ec:	f000 fcda 	bl	8002ba4 <DSI_IO_WriteCmd>
    break;
 80021f0:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d10b      	bne.n	8002210 <OTM8009A_Init+0x43c>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 80021f8:	4917      	ldr	r1, [pc, #92]	; (8002258 <OTM8009A_Init+0x484>)
 80021fa:	2000      	movs	r0, #0
 80021fc:	f000 fcd2 	bl	8002ba4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8002200:	4916      	ldr	r1, [pc, #88]	; (800225c <OTM8009A_Init+0x488>)
 8002202:	2004      	movs	r0, #4
 8002204:	f000 fcce 	bl	8002ba4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8002208:	4915      	ldr	r1, [pc, #84]	; (8002260 <OTM8009A_Init+0x48c>)
 800220a:	2004      	movs	r0, #4
 800220c:	f000 fcca 	bl	8002ba4 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8002210:	4914      	ldr	r1, [pc, #80]	; (8002264 <OTM8009A_Init+0x490>)
 8002212:	2000      	movs	r0, #0
 8002214:	f000 fcc6 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8002218:	4913      	ldr	r1, [pc, #76]	; (8002268 <OTM8009A_Init+0x494>)
 800221a:	2000      	movs	r0, #0
 800221c:	f000 fcc2 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8002220:	4912      	ldr	r1, [pc, #72]	; (800226c <OTM8009A_Init+0x498>)
 8002222:	2000      	movs	r0, #0
 8002224:	f000 fcbe 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8002228:	4911      	ldr	r1, [pc, #68]	; (8002270 <OTM8009A_Init+0x49c>)
 800222a:	2000      	movs	r0, #0
 800222c:	f000 fcba 	bl	8002ba4 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8002230:	4910      	ldr	r1, [pc, #64]	; (8002274 <OTM8009A_Init+0x4a0>)
 8002232:	2000      	movs	r0, #0
 8002234:	f000 fcb6 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002238:	490f      	ldr	r1, [pc, #60]	; (8002278 <OTM8009A_Init+0x4a4>)
 800223a:	2000      	movs	r0, #0
 800223c:	f000 fcb2 	bl	8002ba4 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8002240:	490e      	ldr	r1, [pc, #56]	; (800227c <OTM8009A_Init+0x4a8>)
 8002242:	2000      	movs	r0, #0
 8002244:	f000 fcae 	bl	8002ba4 <DSI_IO_WriteCmd>

  return 0;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	080076e8 	.word	0x080076e8
 8002258:	080076ec 	.word	0x080076ec
 800225c:	08007644 	.word	0x08007644
 8002260:	0800764c 	.word	0x0800764c
 8002264:	080076f0 	.word	0x080076f0
 8002268:	080076f4 	.word	0x080076f4
 800226c:	080076f8 	.word	0x080076f8
 8002270:	080076fc 	.word	0x080076fc
 8002274:	08007700 	.word	0x08007700
 8002278:	08007654 	.word	0x08007654
 800227c:	08007704 	.word	0x08007704

08002280 <SharedParamsInit>:
** \brief     Initializes the shared RAM parameters module.
** \return    none.
**
****************************************************************************************/
void SharedParamsInit(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0

  /* The shared parameter buffer does not get initialized by the C-startup code. Another
   * previously running program could have initialized it, in which case it is ready
   * for use and nothing more needs to be done.
   */
  if (!SharedParamsValidateBuffer())
 8002286:	f000 f845 	bl	8002314 <SharedParamsValidateBuffer>
 800228a:	4603      	mov	r3, r0
 800228c:	f083 0301 	eor.w	r3, r3, #1
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d013      	beq.n	80022be <SharedParamsInit+0x3e>
     * was configured to not do this.
     *
     * The initialization consists of setting the buffer identifier, zeroing the
     * actual parameter data and updating the checksum at the end.
     */
    sharedParamsBuffer.identifier = SHARED_PARAMS_BUFFER_ID;
 8002296:	4b0c      	ldr	r3, [pc, #48]	; (80022c8 <SharedParamsInit+0x48>)
 8002298:	4a0c      	ldr	r2, [pc, #48]	; (80022cc <SharedParamsInit+0x4c>)
 800229a:	601a      	str	r2, [r3, #0]
    for (byteIdx=0; byteIdx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 800229c:	2300      	movs	r3, #0
 800229e:	607b      	str	r3, [r7, #4]
 80022a0:	e008      	b.n	80022b4 <SharedParamsInit+0x34>
    {
      sharedParamsBuffer.data[byteIdx] = 0;
 80022a2:	4a09      	ldr	r2, [pc, #36]	; (80022c8 <SharedParamsInit+0x48>)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4413      	add	r3, r2
 80022a8:	3304      	adds	r3, #4
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]
    for (byteIdx=0; byteIdx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3301      	adds	r3, #1
 80022b2:	607b      	str	r3, [r7, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b37      	cmp	r3, #55	; 0x37
 80022b8:	d9f3      	bls.n	80022a2 <SharedParamsInit+0x22>
    }
    SharedParamsWriteChecksum();
 80022ba:	f000 f845 	bl	8002348 <SharedParamsWriteChecksum>
  }
} /*** end of SharedParamsInit ***/
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000024 	.word	0x20000024
 80022cc:	ce42e7a2 	.word	0xce42e7a2

080022d0 <SharedParamsReadByIndex>:
** \param     value Pointer to where the read data value is stored.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
bool SharedParamsReadByIndex(uint32_t idx, uint8_t * value)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  bool result = false;
 80022da:	2300      	movs	r3, #0
 80022dc:	73fb      	strb	r3, [r7, #15]

  /* Only continue if the buffer and the specified parameters are valid. */
  if ( (SharedParamsValidateBuffer()) &&
 80022de:	f000 f819 	bl	8002314 <SharedParamsValidateBuffer>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00e      	beq.n	8002306 <SharedParamsReadByIndex+0x36>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b37      	cmp	r3, #55	; 0x37
 80022ec:	d80b      	bhi.n	8002306 <SharedParamsReadByIndex+0x36>
       (idx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN)  &&
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <SharedParamsReadByIndex+0x36>
       (value != NULL) )
  {
    /* Read the value and update the result. */
    *value = sharedParamsBuffer.data[idx];
 80022f4:	4a06      	ldr	r2, [pc, #24]	; (8002310 <SharedParamsReadByIndex+0x40>)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4413      	add	r3, r2
 80022fa:	3304      	adds	r3, #4
 80022fc:	781a      	ldrb	r2, [r3, #0]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	701a      	strb	r2, [r3, #0]
    result = true;
 8002302:	2301      	movs	r3, #1
 8002304:	73fb      	strb	r3, [r7, #15]
  }
  /* Give the result back to the caller. */
  return result;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of SharedParamsReadByIndex ***/
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000024 	.word	0x20000024

08002314 <SharedParamsValidateBuffer>:
**            identifier and verifying its checksum.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
static bool SharedParamsValidateBuffer(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
  bool result = false;
 800231a:	2300      	movs	r3, #0
 800231c:	71fb      	strb	r3, [r7, #7]

  /* Perform validation. */
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <SharedParamsValidateBuffer+0x2c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a08      	ldr	r2, [pc, #32]	; (8002344 <SharedParamsValidateBuffer+0x30>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d106      	bne.n	8002336 <SharedParamsValidateBuffer+0x22>
       (SharedParamsVerifyChecksum()) )
 8002328:	f000 f81a 	bl	8002360 <SharedParamsVerifyChecksum>
 800232c:	4603      	mov	r3, r0
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <SharedParamsValidateBuffer+0x22>
  {
    /* The shared parameter buffer is valid, so update the result value. */
    result = true;
 8002332:	2301      	movs	r3, #1
 8002334:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 8002336:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsValitabeTable ***/
 8002338:	4618      	mov	r0, r3
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000024 	.word	0x20000024
 8002344:	ce42e7a2 	.word	0xce42e7a2

08002348 <SharedParamsWriteChecksum>:
** \brief     Calculates and writes the checksum into the buffer.
** \return    none.
**
****************************************************************************************/
static void SharedParamsWriteChecksum(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* Calculate and write the checksum. */
  sharedParamsBuffer.checksum = SharedParamsCalculateChecksum();
 800234c:	f000 f81e 	bl	800238c <SharedParamsCalculateChecksum>
 8002350:	4603      	mov	r3, r0
 8002352:	461a      	mov	r2, r3
 8002354:	4b01      	ldr	r3, [pc, #4]	; (800235c <SharedParamsWriteChecksum+0x14>)
 8002356:	879a      	strh	r2, [r3, #60]	; 0x3c
} /*** end of SharedParamsWriteChecksum ***/
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000024 	.word	0x20000024

08002360 <SharedParamsVerifyChecksum>:
**            buffer.
** \return    True is the checksum is correct, false otherwise.
**
****************************************************************************************/
static bool SharedParamsVerifyChecksum(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
  bool result = false;
 8002366:	2300      	movs	r3, #0
 8002368:	71fb      	strb	r3, [r7, #7]

  /* Calculate and verify the checksum. */
  if (SharedParamsCalculateChecksum() == sharedParamsBuffer.checksum)
 800236a:	f000 f80f 	bl	800238c <SharedParamsCalculateChecksum>
 800236e:	4603      	mov	r3, r0
 8002370:	461a      	mov	r2, r3
 8002372:	4b05      	ldr	r3, [pc, #20]	; (8002388 <SharedParamsVerifyChecksum+0x28>)
 8002374:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002376:	429a      	cmp	r2, r3
 8002378:	d101      	bne.n	800237e <SharedParamsVerifyChecksum+0x1e>
  {
    /* Checksum is correct, so update the result value. */
    result = true;
 800237a:	2301      	movs	r3, #1
 800237c:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 800237e:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsVerifyChecksum ***/
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000024 	.word	0x20000024

0800238c <SharedParamsCalculateChecksum>:
**            two's complement value of it.
** \return    The calculated checksum value.
**
****************************************************************************************/
static uint16_t SharedParamsCalculateChecksum(void)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
  uint16_t result = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	80fb      	strh	r3, [r7, #6]
  uint32_t byteIdx;

  /* Add the identifier bytes to the checksum. */
  result += (uint8_t)sharedParamsBuffer.identifier;
 8002396:	4b1f      	ldr	r3, [pc, #124]	; (8002414 <SharedParamsCalculateChecksum+0x88>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	b29a      	uxth	r2, r3
 800239e:	88fb      	ldrh	r3, [r7, #6]
 80023a0:	4413      	add	r3, r2
 80023a2:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 8u);
 80023a4:	4b1b      	ldr	r3, [pc, #108]	; (8002414 <SharedParamsCalculateChecksum+0x88>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	0a1b      	lsrs	r3, r3, #8
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	4413      	add	r3, r2
 80023b2:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 16u);
 80023b4:	4b17      	ldr	r3, [pc, #92]	; (8002414 <SharedParamsCalculateChecksum+0x88>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	0c1b      	lsrs	r3, r3, #16
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	b29a      	uxth	r2, r3
 80023be:	88fb      	ldrh	r3, [r7, #6]
 80023c0:	4413      	add	r3, r2
 80023c2:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 24u);
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <SharedParamsCalculateChecksum+0x88>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	0e1b      	lsrs	r3, r3, #24
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	4413      	add	r3, r2
 80023d2:	80fb      	strh	r3, [r7, #6]
  /* Loop through the parameter data array. */
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80023d4:	2300      	movs	r3, #0
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	e00b      	b.n	80023f2 <SharedParamsCalculateChecksum+0x66>
  {
    /* Add parameter data byte to the checksum. */
    result += (uint8_t)sharedParamsBuffer.data[byteIdx];
 80023da:	4a0e      	ldr	r2, [pc, #56]	; (8002414 <SharedParamsCalculateChecksum+0x88>)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	3304      	adds	r3, #4
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	88fb      	ldrh	r3, [r7, #6]
 80023e8:	4413      	add	r3, r2
 80023ea:	80fb      	strh	r3, [r7, #6]
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	3301      	adds	r3, #1
 80023f0:	603b      	str	r3, [r7, #0]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	2b37      	cmp	r3, #55	; 0x37
 80023f6:	d9f0      	bls.n	80023da <SharedParamsCalculateChecksum+0x4e>
  }
  /* Determine one's complement. */
  result = ~result;
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	80fb      	strh	r3, [r7, #6]
  /* Determine two's complement. */
  result += 1;
 80023fe:	88fb      	ldrh	r3, [r7, #6]
 8002400:	3301      	adds	r3, #1
 8002402:	80fb      	strh	r3, [r7, #6]
  /* Give the result back to the caller. */
  return result;
 8002404:	88fb      	ldrh	r3, [r7, #6]
} /*** end of SharedParamsCalculateChecksum ***/
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	20000024 	.word	0x20000024

08002418 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f001 f849 	bl	80034b8 <HAL_Delay>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8002432:	2001      	movs	r0, #1
 8002434:	f000 f804 	bl	8002440 <BSP_LCD_InitEx>
 8002438:	4603      	mov	r3, r0
}
 800243a:	4618      	mov	r0, r3
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <BSP_LCD_InitEx>:
  *     - LTDC ititialization
  *     - OTM8009A LCD Display IC Driver ititialization
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b096      	sub	sp, #88	; 0x58
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  DSI_PHY_TimerTypeDef  PhyTimings;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 800244a:	f646 3325 	movw	r3, #27429	; 0x6b25
 800244e:	657b      	str	r3, [r7, #84]	; 0x54
  
  uint32_t laneByteClk_kHz = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */
  
  
  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8002454:	f000 f93e 	bl	80026d4 <BSP_LCD_Reset>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8002458:	f000 fbce 	bl	8002bf8 <BSP_LCD_MspInit>
  
/*************************DSI Initialization***********************************/  
  
  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_eval.Instance = DSI;
 800245c:	4b93      	ldr	r3, [pc, #588]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 800245e:	4a94      	ldr	r2, [pc, #592]	; (80026b0 <BSP_LCD_InitEx+0x270>)
 8002460:	601a      	str	r2, [r3, #0]
  
  HAL_DSI_DeInit(&(hdsi_eval));
 8002462:	4892      	ldr	r0, [pc, #584]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 8002464:	f001 ff10 	bl	8004288 <HAL_DSI_DeInit>
  
#if !defined(USE_STM32469I_DISCO_REVA)
  dsiPllInit.PLLNDIV  = 125;
 8002468:	237d      	movs	r3, #125	; 0x7d
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV2;
 800246c:	2302      	movs	r3, #2
 800246e:	62bb      	str	r3, [r7, #40]	; 0x28
  dsiPllInit.PLLODF   = DSI_PLL_OUT_DIV1;
 8002470:	2300      	movs	r3, #0
 8002472:	62fb      	str	r3, [r7, #44]	; 0x2c
#else  
  dsiPllInit.PLLNDIV  = 100;
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
  dsiPllInit.PLLODF   = DSI_PLL_OUT_DIV1;
#endif
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8002474:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002478:	653b      	str	r3, [r7, #80]	; 0x50
  
  /* Set number of Lanes */
  hdsi_eval.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800247a:	4b8c      	ldr	r3, [pc, #560]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 800247c:	2201      	movs	r2, #1
 800247e:	60da      	str	r2, [r3, #12]
  
  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_eval.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8002480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002482:	089b      	lsrs	r3, r3, #2
 8002484:	4a8b      	ldr	r2, [pc, #556]	; (80026b4 <BSP_LCD_InitEx+0x274>)
 8002486:	fba2 2303 	umull	r2, r3, r2, r3
 800248a:	0a9b      	lsrs	r3, r3, #10
 800248c:	4a87      	ldr	r2, [pc, #540]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 800248e:	6093      	str	r3, [r2, #8]
  
  HAL_DSI_Init(&(hdsi_eval), &(dsiPllInit));
 8002490:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002494:	4619      	mov	r1, r3
 8002496:	4885      	ldr	r0, [pc, #532]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 8002498:	f001 fddc 	bl	8004054 <HAL_DSI_Init>
  
  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d108      	bne.n	80024b4 <BSP_LCD_InitEx+0x74>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 80024a2:	4b85      	ldr	r3, [pc, #532]	; (80026b8 <BSP_LCD_InitEx+0x278>)
 80024a4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80024a8:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 80024aa:	4b84      	ldr	r3, [pc, #528]	; (80026bc <BSP_LCD_InitEx+0x27c>)
 80024ac:	f44f 7248 	mov.w	r2, #800	; 0x320
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	e007      	b.n	80024c4 <BSP_LCD_InitEx+0x84>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 80024b4:	4b80      	ldr	r3, [pc, #512]	; (80026b8 <BSP_LCD_InitEx+0x278>)
 80024b6:	f44f 7248 	mov.w	r2, #800	; 0x320
 80024ba:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 80024bc:	4b7f      	ldr	r3, [pc, #508]	; (80026bc <BSP_LCD_InitEx+0x27c>)
 80024be:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80024c2:	601a      	str	r2, [r3, #0]
  }
  
  HACT = lcd_x_size;
 80024c4:	4b7c      	ldr	r3, [pc, #496]	; (80026b8 <BSP_LCD_InitEx+0x278>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  VACT = lcd_y_size;
 80024ca:	4b7c      	ldr	r3, [pc, #496]	; (80026bc <BSP_LCD_InitEx+0x27c>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;
 80024d0:	2301      	movs	r3, #1
 80024d2:	647b      	str	r3, [r7, #68]	; 0x44
  VBP  = OTM8009A_480X800_VBP;
 80024d4:	230f      	movs	r3, #15
 80024d6:	643b      	str	r3, [r7, #64]	; 0x40
  VFP  = OTM8009A_480X800_VFP;
 80024d8:	2310      	movs	r3, #16
 80024da:	63fb      	str	r3, [r7, #60]	; 0x3c
  HSA  = OTM8009A_480X800_HSYNC;
 80024dc:	2302      	movs	r3, #2
 80024de:	63bb      	str	r3, [r7, #56]	; 0x38
  HBP  = OTM8009A_480X800_HBP;
 80024e0:	2322      	movs	r3, #34	; 0x22
 80024e2:	637b      	str	r3, [r7, #52]	; 0x34
  HFP  = OTM8009A_480X800_HFP;
 80024e4:	2322      	movs	r3, #34	; 0x22
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
  
  
  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 80024e8:	4b75      	ldr	r3, [pc, #468]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 80024ee:	4b74      	ldr	r3, [pc, #464]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80024f0:	2205      	movs	r2, #5
 80024f2:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 80024f4:	4b72      	ldr	r3, [pc, #456]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 80024fa:	4b71      	ldr	r3, [pc, #452]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8002500:	4b6f      	ldr	r3, [pc, #444]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002502:	2200      	movs	r2, #0
 8002504:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8002506:	4b6e      	ldr	r3, [pc, #440]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002508:	2202      	movs	r2, #2
 800250a:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 800250c:	4b6c      	ldr	r3, [pc, #432]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 800250e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002512:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 8002514:	4b6a      	ldr	r3, [pc, #424]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002516:	2200      	movs	r2, #0
 8002518:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 800251a:	4a69      	ldr	r2, [pc, #420]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 800251c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800251e:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz) / LcdClock;
 8002520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002522:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002524:	fb02 f203 	mul.w	r2, r2, r3
 8002528:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800252a:	fbb2 f3f3 	udiv	r3, r2, r3
 800252e:	4a64      	ldr	r2, [pc, #400]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002530:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz) / LcdClock;
 8002532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002534:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002536:	fb02 f203 	mul.w	r2, r2, r3
 800253a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800253c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002540:	4a5f      	ldr	r2, [pc, #380]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002542:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz) / LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8002544:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002548:	441a      	add	r2, r3
 800254a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254c:	441a      	add	r2, r3
 800254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002550:	4413      	add	r3, r2
 8002552:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002554:	fb02 f203 	mul.w	r2, r2, r3
 8002558:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800255a:	fbb2 f3f3 	udiv	r3, r2, r3
 800255e:	4a58      	ldr	r2, [pc, #352]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8002562:	4a57      	ldr	r2, [pc, #348]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002564:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002566:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8002568:	4a55      	ldr	r2, [pc, #340]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 800256a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800256c:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 800256e:	4a54      	ldr	r2, [pc, #336]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002572:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8002574:	4a52      	ldr	r2, [pc, #328]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002576:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002578:	6413      	str	r3, [r2, #64]	; 0x40
  
  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 800257a:	4b51      	ldr	r3, [pc, #324]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 800257c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002580:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8002582:	4b4f      	ldr	r3, [pc, #316]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002584:	2210      	movs	r2, #16
 8002586:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8002588:	4b4d      	ldr	r3, [pc, #308]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 800258a:	2200      	movs	r2, #0
 800258c:	64da      	str	r2, [r3, #76]	; 0x4c
  
  
  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 800258e:	4b4c      	ldr	r3, [pc, #304]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002590:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002594:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8002596:	4b4a      	ldr	r3, [pc, #296]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 8002598:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800259c:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 800259e:	4b48      	ldr	r3, [pc, #288]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80025a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025a4:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 80025a6:	4b46      	ldr	r3, [pc, #280]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80025a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ac:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 80025ae:	4b44      	ldr	r3, [pc, #272]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80025b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025b4:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 80025b6:	4b42      	ldr	r3, [pc, #264]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80025b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025bc:	665a      	str	r2, [r3, #100]	; 0x64
  
  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_eval), &(hdsivideo_handle));
 80025be:	4940      	ldr	r1, [pc, #256]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 80025c0:	483a      	ldr	r0, [pc, #232]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 80025c2:	f001 fee9 	bl	8004398 <HAL_DSI_ConfigVideoMode>

  /* Configure DSI PHY HS2LP and LP2HS timings */
  PhyTimings.ClockLaneHS2LPTime = 35;
 80025c6:	2323      	movs	r3, #35	; 0x23
 80025c8:	60fb      	str	r3, [r7, #12]
  PhyTimings.ClockLaneLP2HSTime = 35;
 80025ca:	2323      	movs	r3, #35	; 0x23
 80025cc:	613b      	str	r3, [r7, #16]
  PhyTimings.DataLaneHS2LPTime = 35;
 80025ce:	2323      	movs	r3, #35	; 0x23
 80025d0:	617b      	str	r3, [r7, #20]
  PhyTimings.DataLaneLP2HSTime = 35;
 80025d2:	2323      	movs	r3, #35	; 0x23
 80025d4:	61bb      	str	r3, [r7, #24]
  PhyTimings.DataLaneMaxReadTime = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
  PhyTimings.StopWaitTime = 10;
 80025da:	230a      	movs	r3, #10
 80025dc:	623b      	str	r3, [r7, #32]
  HAL_DSI_ConfigPhyTimer(&hdsi_eval, &PhyTimings);
 80025de:	f107 030c 	add.w	r3, r7, #12
 80025e2:	4619      	mov	r1, r3
 80025e4:	4831      	ldr	r0, [pc, #196]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 80025e6:	f002 f8df 	bl	80047a8 <HAL_DSI_ConfigPhyTimer>
  
  
/************************LTDC Initialization***********************************/  
  
  /* Timing Configuration */    
  hltdc_eval.Init.HorizontalSync = (HSA - 1);
 80025ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ec:	3b01      	subs	r3, #1
 80025ee:	4a35      	ldr	r2, [pc, #212]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 80025f0:	6153      	str	r3, [r2, #20]
  hltdc_eval.Init.AccumulatedHBP = (HSA + HBP - 1);
 80025f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025f6:	4413      	add	r3, r2
 80025f8:	3b01      	subs	r3, #1
 80025fa:	4a32      	ldr	r2, [pc, #200]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 80025fc:	61d3      	str	r3, [r2, #28]
  hltdc_eval.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 80025fe:	4b2e      	ldr	r3, [pc, #184]	; (80026b8 <BSP_LCD_InitEx+0x278>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002604:	441a      	add	r2, r3
 8002606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002608:	4413      	add	r3, r2
 800260a:	3b01      	subs	r3, #1
 800260c:	4a2d      	ldr	r2, [pc, #180]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 800260e:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_eval.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8002610:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <BSP_LCD_InitEx+0x278>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002616:	441a      	add	r2, r3
 8002618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800261a:	441a      	add	r2, r3
 800261c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800261e:	4413      	add	r3, r2
 8002620:	3b01      	subs	r3, #1
 8002622:	4a28      	ldr	r2, [pc, #160]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002624:	62d3      	str	r3, [r2, #44]	; 0x2c
  
  /* Initialize the LCD pixel width and pixel height */
  hltdc_eval.LayerCfg->ImageWidth  = lcd_x_size;
 8002626:	4b24      	ldr	r3, [pc, #144]	; (80026b8 <BSP_LCD_InitEx+0x278>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a26      	ldr	r2, [pc, #152]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 800262c:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_eval.LayerCfg->ImageHeight = lcd_y_size;   
 800262e:	4b23      	ldr	r3, [pc, #140]	; (80026bc <BSP_LCD_InitEx+0x27c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a24      	ldr	r2, [pc, #144]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002634:	6653      	str	r3, [r2, #100]	; 0x64
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.857 MHz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.857 MHz / 2 = 27.429 MHz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002636:	4b24      	ldr	r3, [pc, #144]	; (80026c8 <BSP_LCD_InitEx+0x288>)
 8002638:	2208      	movs	r2, #8
 800263a:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800263c:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <BSP_LCD_InitEx+0x288>)
 800263e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002642:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8002644:	4b20      	ldr	r3, [pc, #128]	; (80026c8 <BSP_LCD_InitEx+0x288>)
 8002646:	2207      	movs	r2, #7
 8002648:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800264a:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <BSP_LCD_InitEx+0x288>)
 800264c:	2200      	movs	r2, #0
 800264e:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002650:	481d      	ldr	r0, [pc, #116]	; (80026c8 <BSP_LCD_InitEx+0x288>)
 8002652:	f003 fbf7 	bl	8005e44 <HAL_RCCEx_PeriphCLKConfig>
  
  /* Background value */
  hltdc_eval.Init.Backcolor.Blue = 0;
 8002656:	4b1b      	ldr	r3, [pc, #108]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_eval.Init.Backcolor.Green = 0;
 800265e:	4b19      	ldr	r3, [pc, #100]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_eval.Init.Backcolor.Red = 0;
 8002666:	4b17      	ldr	r3, [pc, #92]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_eval.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800266e:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002670:	2200      	movs	r2, #0
 8002672:	611a      	str	r2, [r3, #16]
  hltdc_eval.Instance = LTDC;
 8002674:	4b13      	ldr	r3, [pc, #76]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002676:	4a15      	ldr	r2, [pc, #84]	; (80026cc <BSP_LCD_InitEx+0x28c>)
 8002678:	601a      	str	r2, [r3, #0]
  
  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDCEx_StructInitFromVideoConfig(&(hltdc_eval), &(hdsivideo_handle));
 800267a:	4911      	ldr	r1, [pc, #68]	; (80026c0 <BSP_LCD_InitEx+0x280>)
 800267c:	4811      	ldr	r0, [pc, #68]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 800267e:	f003 f982 	bl	8005986 <HAL_LTDCEx_StructInitFromVideoConfig>
  
  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_eval);
 8002682:	4810      	ldr	r0, [pc, #64]	; (80026c4 <BSP_LCD_InitEx+0x284>)
 8002684:	f002 fed0 	bl	8005428 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&(hdsi_eval));
 8002688:	4808      	ldr	r0, [pc, #32]	; (80026ac <BSP_LCD_InitEx+0x26c>)
 800268a:	f002 f8f7 	bl	800487c <HAL_DSI_Start>
  
#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800268e:	f000 fc39 	bl	8002f04 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */
  
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002692:	480f      	ldr	r0, [pc, #60]	; (80026d0 <BSP_LCD_InitEx+0x290>)
 8002694:	f000 f8fe 	bl	8002894 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/  
  
  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	4619      	mov	r1, r3
 800269c:	2000      	movs	r0, #0
 800269e:	f7ff fb99 	bl	8001dd4 <OTM8009A_Init>
  
/***********************End OTM8009A Initialization****************************/ 
  
  return LCD_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3758      	adds	r7, #88	; 0x58
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200007ac 	.word	0x200007ac
 80026b0:	40016c00 	.word	0x40016c00
 80026b4:	43215e57 	.word	0x43215e57
 80026b8:	2000000c 	.word	0x2000000c
 80026bc:	20000010 	.word	0x20000010
 80026c0:	20000580 	.word	0x20000580
 80026c4:	20000704 	.word	0x20000704
 80026c8:	20000608 	.word	0x20000608
 80026cc:	40016800 	.word	0x40016800
 80026d0:	20000004 	.word	0x20000004

080026d4 <BSP_LCD_Reset>:
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  *         This signal is only cabled on Discovery Rev B and beyond.
  */
void BSP_LCD_Reset(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
#if !defined(USE_STM32469I_DISCO_REVA)
/* EVAL Rev B and beyond : reset the LCD by activation of XRES (active low) connected to PH7 */
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	603b      	str	r3, [r7, #0]
 80026de:	4b16      	ldr	r3, [pc, #88]	; (8002738 <BSP_LCD_Reset+0x64>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a15      	ldr	r2, [pc, #84]	; (8002738 <BSP_LCD_Reset+0x64>)
 80026e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b13      	ldr	r3, [pc, #76]	; (8002738 <BSP_LCD_Reset+0x64>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PH7 */
    gpio_init_structure.Pin   = GPIO_PIN_7;
 80026f6:	2380      	movs	r3, #128	; 0x80
 80026f8:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_OD;
 80026fa:	2311      	movs	r3, #17
 80026fc:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8002702:	2303      	movs	r3, #3
 8002704:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	4619      	mov	r1, r3
 800270a:	480c      	ldr	r0, [pc, #48]	; (800273c <BSP_LCD_Reset+0x68>)
 800270c:	f002 fcb0 	bl	8005070 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOH, GPIO_PIN_7, GPIO_PIN_RESET);
 8002710:	2200      	movs	r2, #0
 8002712:	2180      	movs	r1, #128	; 0x80
 8002714:	4809      	ldr	r0, [pc, #36]	; (800273c <BSP_LCD_Reset+0x68>)
 8002716:	f002 fe6d 	bl	80053f4 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 800271a:	2014      	movs	r0, #20
 800271c:	f000 fecc 	bl	80034b8 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOH, GPIO_PIN_7, GPIO_PIN_SET);
 8002720:	2201      	movs	r2, #1
 8002722:	2180      	movs	r1, #128	; 0x80
 8002724:	4805      	ldr	r0, [pc, #20]	; (800273c <BSP_LCD_Reset+0x68>)
 8002726:	f002 fe65 	bl	80053f4 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);    
 800272a:	200a      	movs	r0, #10
 800272c:	f000 fec4 	bl	80034b8 <HAL_Delay>
#else
  
#endif /* USE_STM32469I_DISCO_REVA == 0 */
}
 8002730:	bf00      	nop
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	40023800 	.word	0x40023800
 800273c:	40021c00 	.word	0x40021c00

08002740 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 8002744:	4b03      	ldr	r3, [pc, #12]	; (8002754 <BSP_LCD_GetXSize+0x14>)
 8002746:	681b      	ldr	r3, [r3, #0]
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	2000000c 	.word	0x2000000c

08002758 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 800275c:	4b03      	ldr	r3, [pc, #12]	; (800276c <BSP_LCD_GetYSize+0x14>)
 800275e:	681b      	ldr	r3, [r3, #0]
}
 8002760:	4618      	mov	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000010 	.word	0x20000010

08002770 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b090      	sub	sp, #64	; 0x40
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002780:	f7ff ffde 	bl	8002740 <BSP_LCD_GetXSize>
 8002784:	4603      	mov	r3, r0
 8002786:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800278c:	f7ff ffe4 	bl	8002758 <BSP_LCD_GetYSize>
 8002790:	4603      	mov	r3, r0
 8002792:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002794:	2300      	movs	r3, #0
 8002796:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 800279c:	23ff      	movs	r3, #255	; 0xff
 800279e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80027b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80027bc:	2307      	movs	r3, #7
 80027be:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80027c0:	f7ff ffbe 	bl	8002740 <BSP_LCD_GetXSize>
 80027c4:	4603      	mov	r3, r0
 80027c6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80027c8:	f7ff ffc6 	bl	8002758 <BSP_LCD_GetYSize>
 80027cc:	4603      	mov	r3, r0
 80027ce:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_eval, &Layercfg, LayerIndex); 
 80027d0:	88fa      	ldrh	r2, [r7, #6]
 80027d2:	f107 030c 	add.w	r3, r7, #12
 80027d6:	4619      	mov	r1, r3
 80027d8:	4812      	ldr	r0, [pc, #72]	; (8002824 <BSP_LCD_LayerDefaultInit+0xb4>)
 80027da:	f002 feff 	bl	80055dc <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80027de:	88fa      	ldrh	r2, [r7, #6]
 80027e0:	4911      	ldr	r1, [pc, #68]	; (8002828 <BSP_LCD_LayerDefaultInit+0xb8>)
 80027e2:	4613      	mov	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	4413      	add	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	440b      	add	r3, r1
 80027ec:	3304      	adds	r3, #4
 80027ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027f2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80027f4:	88fa      	ldrh	r2, [r7, #6]
 80027f6:	490c      	ldr	r1, [pc, #48]	; (8002828 <BSP_LCD_LayerDefaultInit+0xb8>)
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	3308      	adds	r3, #8
 8002804:	4a09      	ldr	r2, [pc, #36]	; (800282c <BSP_LCD_LayerDefaultInit+0xbc>)
 8002806:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002808:	88fa      	ldrh	r2, [r7, #6]
 800280a:	4907      	ldr	r1, [pc, #28]	; (8002828 <BSP_LCD_LayerDefaultInit+0xb8>)
 800280c:	4613      	mov	r3, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800281a:	601a      	str	r2, [r3, #0]
}
 800281c:	bf00      	nop
 800281e:	3740      	adds	r7, #64	; 0x40
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000704 	.word	0x20000704
 8002828:	200005f0 	.word	0x200005f0
 800282c:	20000004 	.word	0x20000004

08002830 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002838:	4b07      	ldr	r3, [pc, #28]	; (8002858 <BSP_LCD_SetTextColor+0x28>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4907      	ldr	r1, [pc, #28]	; (800285c <BSP_LCD_SetTextColor+0x2c>)
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	440b      	add	r3, r1
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	601a      	str	r2, [r3, #0]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	200005ec 	.word	0x200005ec
 800285c:	200005f0 	.word	0x200005f0

08002860 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002868:	4b08      	ldr	r3, [pc, #32]	; (800288c <BSP_LCD_SetBackColor+0x2c>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4908      	ldr	r1, [pc, #32]	; (8002890 <BSP_LCD_SetBackColor+0x30>)
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3304      	adds	r3, #4
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	601a      	str	r2, [r3, #0]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	200005ec 	.word	0x200005ec
 8002890:	200005f0 	.word	0x200005f0

08002894 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 800289c:	4b08      	ldr	r3, [pc, #32]	; (80028c0 <BSP_LCD_SetFont+0x2c>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	4908      	ldr	r1, [pc, #32]	; (80028c4 <BSP_LCD_SetFont+0x30>)
 80028a2:	4613      	mov	r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	3308      	adds	r3, #8
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	601a      	str	r2, [r3, #0]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	200005ec 	.word	0x200005ec
 80028c4:	200005f0 	.word	0x200005f0

080028c8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80028c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_eval.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80028d0:	4b0f      	ldr	r3, [pc, #60]	; (8002910 <BSP_LCD_Clear+0x48>)
 80028d2:	681c      	ldr	r4, [r3, #0]
 80028d4:	4b0e      	ldr	r3, [pc, #56]	; (8002910 <BSP_LCD_Clear+0x48>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <BSP_LCD_Clear+0x4c>)
 80028da:	2134      	movs	r1, #52	; 0x34
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	4413      	add	r3, r2
 80028e2:	335c      	adds	r3, #92	; 0x5c
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	461d      	mov	r5, r3
 80028e8:	f7ff ff2a 	bl	8002740 <BSP_LCD_GetXSize>
 80028ec:	4606      	mov	r6, r0
 80028ee:	f7ff ff33 	bl	8002758 <BSP_LCD_GetYSize>
 80028f2:	4602      	mov	r2, r0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	9301      	str	r3, [sp, #4]
 80028f8:	2300      	movs	r3, #0
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	4613      	mov	r3, r2
 80028fe:	4632      	mov	r2, r6
 8002900:	4629      	mov	r1, r5
 8002902:	4620      	mov	r0, r4
 8002904:	f000 fac6 	bl	8002e94 <LL_FillBuffer>
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002910:	200005ec 	.word	0x200005ec
 8002914:	20000704 	.word	0x20000704

08002918 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002918:	b590      	push	{r4, r7, lr}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	80fb      	strh	r3, [r7, #6]
 8002922:	460b      	mov	r3, r1
 8002924:	80bb      	strh	r3, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800292a:	4b1b      	ldr	r3, [pc, #108]	; (8002998 <BSP_LCD_DisplayChar+0x80>)
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	491b      	ldr	r1, [pc, #108]	; (800299c <BSP_LCD_DisplayChar+0x84>)
 8002930:	4613      	mov	r3, r2
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	3308      	adds	r3, #8
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6819      	ldr	r1, [r3, #0]
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002946:	4b14      	ldr	r3, [pc, #80]	; (8002998 <BSP_LCD_DisplayChar+0x80>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	4c14      	ldr	r4, [pc, #80]	; (800299c <BSP_LCD_DisplayChar+0x84>)
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4423      	add	r3, r4
 8002956:	3308      	adds	r3, #8
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800295c:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002960:	4b0d      	ldr	r3, [pc, #52]	; (8002998 <BSP_LCD_DisplayChar+0x80>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4c0d      	ldr	r4, [pc, #52]	; (800299c <BSP_LCD_DisplayChar+0x84>)
 8002966:	4613      	mov	r3, r2
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4423      	add	r3, r4
 8002970:	3308      	adds	r3, #8
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	889b      	ldrh	r3, [r3, #4]
 8002976:	3307      	adds	r3, #7
 8002978:	2b00      	cmp	r3, #0
 800297a:	da00      	bge.n	800297e <BSP_LCD_DisplayChar+0x66>
 800297c:	3307      	adds	r3, #7
 800297e:	10db      	asrs	r3, r3, #3
 8002980:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002984:	18ca      	adds	r2, r1, r3
 8002986:	88b9      	ldrh	r1, [r7, #4]
 8002988:	88fb      	ldrh	r3, [r7, #6]
 800298a:	4618      	mov	r0, r3
 800298c:	f000 f9ca 	bl	8002d24 <DrawChar>
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	bd90      	pop	{r4, r7, pc}
 8002998:	200005ec 	.word	0x200005ec
 800299c:	200005f0 	.word	0x200005f0

080029a0 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80029a0:	b5b0      	push	{r4, r5, r7, lr}
 80029a2:	b088      	sub	sp, #32
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60ba      	str	r2, [r7, #8]
 80029a8:	461a      	mov	r2, r3
 80029aa:	4603      	mov	r3, r0
 80029ac:	81fb      	strh	r3, [r7, #14]
 80029ae:	460b      	mov	r3, r1
 80029b0:	81bb      	strh	r3, [r7, #12]
 80029b2:	4613      	mov	r3, r2
 80029b4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80029b6:	2301      	movs	r3, #1
 80029b8:	83fb      	strh	r3, [r7, #30]
 80029ba:	2300      	movs	r3, #0
 80029bc:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80029ca:	e002      	b.n	80029d2 <BSP_LCD_DisplayStringAt+0x32>
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	3301      	adds	r3, #1
 80029d0:	61bb      	str	r3, [r7, #24]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	617a      	str	r2, [r7, #20]
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f6      	bne.n	80029cc <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80029de:	f7ff feaf 	bl	8002740 <BSP_LCD_GetXSize>
 80029e2:	4b4f      	ldr	r3, [pc, #316]	; (8002b20 <BSP_LCD_DisplayStringAt+0x180>)
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	494f      	ldr	r1, [pc, #316]	; (8002b24 <BSP_LCD_DisplayStringAt+0x184>)
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	3308      	adds	r3, #8
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	889b      	ldrh	r3, [r3, #4]
 80029f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fc:	613b      	str	r3, [r7, #16]

  switch (Mode)
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d01c      	beq.n	8002a3e <BSP_LCD_DisplayStringAt+0x9e>
 8002a04:	2b03      	cmp	r3, #3
 8002a06:	d017      	beq.n	8002a38 <BSP_LCD_DisplayStringAt+0x98>
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d12e      	bne.n	8002a6a <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	1ad1      	subs	r1, r2, r3
 8002a12:	4b43      	ldr	r3, [pc, #268]	; (8002b20 <BSP_LCD_DisplayStringAt+0x180>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4843      	ldr	r0, [pc, #268]	; (8002b24 <BSP_LCD_DisplayStringAt+0x184>)
 8002a18:	4613      	mov	r3, r2
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4403      	add	r3, r0
 8002a22:	3308      	adds	r3, #8
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	889b      	ldrh	r3, [r3, #4]
 8002a28:	fb03 f301 	mul.w	r3, r3, r1
 8002a2c:	085b      	lsrs	r3, r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	89fb      	ldrh	r3, [r7, #14]
 8002a32:	4413      	add	r3, r2
 8002a34:	83fb      	strh	r3, [r7, #30]
      break;
 8002a36:	e01b      	b.n	8002a70 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8002a38:	89fb      	ldrh	r3, [r7, #14]
 8002a3a:	83fb      	strh	r3, [r7, #30]
      break;
 8002a3c:	e018      	b.n	8002a70 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	b299      	uxth	r1, r3
 8002a46:	4b36      	ldr	r3, [pc, #216]	; (8002b20 <BSP_LCD_DisplayStringAt+0x180>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4836      	ldr	r0, [pc, #216]	; (8002b24 <BSP_LCD_DisplayStringAt+0x184>)
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4403      	add	r3, r0
 8002a56:	3308      	adds	r3, #8
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	889b      	ldrh	r3, [r3, #4]
 8002a5c:	fb11 f303 	smulbb	r3, r1, r3
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	89fb      	ldrh	r3, [r7, #14]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	83fb      	strh	r3, [r7, #30]
      break;
 8002a68:	e002      	b.n	8002a70 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = Xpos;
 8002a6a:	89fb      	ldrh	r3, [r7, #14]
 8002a6c:	83fb      	strh	r3, [r7, #30]
      break;
 8002a6e:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8002a70:	8bfb      	ldrh	r3, [r7, #30]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <BSP_LCD_DisplayStringAt+0xde>
 8002a76:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	da1d      	bge.n	8002aba <BSP_LCD_DisplayStringAt+0x11a>
  {
    refcolumn = 1;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002a82:	e01a      	b.n	8002aba <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	781a      	ldrb	r2, [r3, #0]
 8002a88:	89b9      	ldrh	r1, [r7, #12]
 8002a8a:	8bfb      	ldrh	r3, [r7, #30]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff43 	bl	8002918 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002a92:	4b23      	ldr	r3, [pc, #140]	; (8002b20 <BSP_LCD_DisplayStringAt+0x180>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	4923      	ldr	r1, [pc, #140]	; (8002b24 <BSP_LCD_DisplayStringAt+0x184>)
 8002a98:	4613      	mov	r3, r2
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	4413      	add	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	3308      	adds	r3, #8
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	889a      	ldrh	r2, [r3, #4]
 8002aa8:	8bfb      	ldrh	r3, [r7, #30]
 8002aaa:	4413      	add	r3, r2
 8002aac:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	60bb      	str	r3, [r7, #8]
    i++;
 8002ab4:	8bbb      	ldrh	r3, [r7, #28]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bf14      	ite	ne
 8002ac2:	2301      	movne	r3, #1
 8002ac4:	2300      	moveq	r3, #0
 8002ac6:	b2dc      	uxtb	r4, r3
 8002ac8:	f7ff fe3a 	bl	8002740 <BSP_LCD_GetXSize>
 8002acc:	4605      	mov	r5, r0
 8002ace:	8bb9      	ldrh	r1, [r7, #28]
 8002ad0:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <BSP_LCD_DisplayStringAt+0x180>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4813      	ldr	r0, [pc, #76]	; (8002b24 <BSP_LCD_DisplayStringAt+0x184>)
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4403      	add	r3, r0
 8002ae0:	3308      	adds	r3, #8
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	889b      	ldrh	r3, [r3, #4]
 8002ae6:	fb03 f301 	mul.w	r3, r3, r1
 8002aea:	1aeb      	subs	r3, r5, r3
 8002aec:	b299      	uxth	r1, r3
 8002aee:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <BSP_LCD_DisplayStringAt+0x180>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	480c      	ldr	r0, [pc, #48]	; (8002b24 <BSP_LCD_DisplayStringAt+0x184>)
 8002af4:	4613      	mov	r3, r2
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	4413      	add	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4403      	add	r3, r0
 8002afe:	3308      	adds	r3, #8
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	889b      	ldrh	r3, [r3, #4]
 8002b04:	4299      	cmp	r1, r3
 8002b06:	bf2c      	ite	cs
 8002b08:	2301      	movcs	r3, #1
 8002b0a:	2300      	movcc	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	4023      	ands	r3, r4
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1b6      	bne.n	8002a84 <BSP_LCD_DisplayStringAt+0xe4>
  }

}
 8002b16:	bf00      	nop
 8002b18:	3720      	adds	r7, #32
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	200005ec 	.word	0x200005ec
 8002b24:	200005f0 	.word	0x200005f0

08002b28 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002b28:	b5b0      	push	{r4, r5, r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	4603      	mov	r3, r0
 8002b30:	80fb      	strh	r3, [r7, #6]
 8002b32:	460b      	mov	r3, r1
 8002b34:	80bb      	strh	r3, [r7, #4]
 8002b36:	4613      	mov	r3, r2
 8002b38:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_eval.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002b3e:	4b16      	ldr	r3, [pc, #88]	; (8002b98 <BSP_LCD_DrawHLine+0x70>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a16      	ldr	r2, [pc, #88]	; (8002b9c <BSP_LCD_DrawHLine+0x74>)
 8002b44:	2134      	movs	r1, #52	; 0x34
 8002b46:	fb01 f303 	mul.w	r3, r1, r3
 8002b4a:	4413      	add	r3, r2
 8002b4c:	335c      	adds	r3, #92	; 0x5c
 8002b4e:	681c      	ldr	r4, [r3, #0]
 8002b50:	f7ff fdf6 	bl	8002740 <BSP_LCD_GetXSize>
 8002b54:	4602      	mov	r2, r0
 8002b56:	88bb      	ldrh	r3, [r7, #4]
 8002b58:	fb03 f202 	mul.w	r2, r3, r2
 8002b5c:	88fb      	ldrh	r3, [r7, #6]
 8002b5e:	4413      	add	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4423      	add	r3, r4
 8002b64:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002b66:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <BSP_LCD_DrawHLine+0x70>)
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	68fc      	ldr	r4, [r7, #12]
 8002b6c:	887d      	ldrh	r5, [r7, #2]
 8002b6e:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <BSP_LCD_DrawHLine+0x70>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	490b      	ldr	r1, [pc, #44]	; (8002ba0 <BSP_LCD_DrawHLine+0x78>)
 8002b74:	4613      	mov	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	4413      	add	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	9301      	str	r3, [sp, #4]
 8002b82:	2300      	movs	r3, #0
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	2301      	movs	r3, #1
 8002b88:	462a      	mov	r2, r5
 8002b8a:	4621      	mov	r1, r4
 8002b8c:	f000 f982 	bl	8002e94 <LL_FillBuffer>
}
 8002b90:	bf00      	nop
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bdb0      	pop	{r4, r5, r7, pc}
 8002b98:	200005ec 	.word	0x200005ec
 8002b9c:	20000704 	.word	0x20000704
 8002ba0:	200005f0 	.word	0x200005f0

08002ba4 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d80d      	bhi.n	8002bd0 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_eval, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	461a      	mov	r2, r3
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	2215      	movs	r2, #21
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	480a      	ldr	r0, [pc, #40]	; (8002bf4 <DSI_IO_WriteCmd+0x50>)
 8002bca:	f001 fe93 	bl	80048f4 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_eval,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  }
}
 8002bce:	e00d      	b.n	8002bec <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_eval,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	9301      	str	r3, [sp, #4]
 8002bde:	9200      	str	r2, [sp, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2239      	movs	r2, #57	; 0x39
 8002be4:	2100      	movs	r1, #0
 8002be6:	4803      	ldr	r0, [pc, #12]	; (8002bf4 <DSI_IO_WriteCmd+0x50>)
 8002be8:	f001 fea6 	bl	8004938 <HAL_DSI_LongWrite>
}
 8002bec:	bf00      	nop
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	200007ac 	.word	0x200007ac

08002bf8 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4b34      	ldr	r3, [pc, #208]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	4a33      	ldr	r2, [pc, #204]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c0e:	4b31      	ldr	r3, [pc, #196]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c12:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8002c1a:	4b2e      	ldr	r3, [pc, #184]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1e:	4a2d      	ldr	r2, [pc, #180]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c24:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8002c26:	4b2b      	ldr	r3, [pc, #172]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	4a2a      	ldr	r2, [pc, #168]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c2c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c30:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	4b27      	ldr	r3, [pc, #156]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	4a26      	ldr	r2, [pc, #152]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c40:	6313      	str	r3, [r2, #48]	; 0x30
 8002c42:	4b24      	ldr	r3, [pc, #144]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8002c4e:	4b21      	ldr	r3, [pc, #132]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	4a20      	ldr	r2, [pc, #128]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c58:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8002c5a:	4b1e      	ldr	r3, [pc, #120]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	4a1d      	ldr	r2, [pc, #116]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c60:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002c64:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	607b      	str	r3, [r7, #4]
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6e:	4a19      	ldr	r2, [pc, #100]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c70:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002c74:	6453      	str	r3, [r2, #68]	; 0x44
 8002c76:	4b17      	ldr	r3, [pc, #92]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c7e:	607b      	str	r3, [r7, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8002c82:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c86:	4a13      	ldr	r2, [pc, #76]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c88:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002c8c:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8002c8e:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c92:	4a10      	ldr	r2, [pc, #64]	; (8002cd4 <BSP_LCD_MspInit+0xdc>)
 8002c94:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002c98:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2103      	movs	r1, #3
 8002c9e:	2058      	movs	r0, #88	; 0x58
 8002ca0:	f000 fd07 	bl	80036b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002ca4:	2058      	movs	r0, #88	; 0x58
 8002ca6:	f000 fd20 	bl	80036ea <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8002caa:	2200      	movs	r2, #0
 8002cac:	2103      	movs	r1, #3
 8002cae:	205a      	movs	r0, #90	; 0x5a
 8002cb0:	f000 fcff 	bl	80036b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8002cb4:	205a      	movs	r0, #90	; 0x5a
 8002cb6:	f000 fd18 	bl	80036ea <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2103      	movs	r1, #3
 8002cbe:	205c      	movs	r0, #92	; 0x5c
 8002cc0:	f000 fcf7 	bl	80036b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8002cc4:	205c      	movs	r0, #92	; 0x5c
 8002cc6:	f000 fd10 	bl	80036ea <HAL_NVIC_EnableIRQ>
}
 8002cca:	bf00      	nop
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800

08002cd8 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002cd8:	b5b0      	push	{r4, r5, r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	603a      	str	r2, [r7, #0]
 8002ce2:	80fb      	strh	r3, [r7, #6]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_eval.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <BSP_LCD_DrawPixel+0x44>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a0c      	ldr	r2, [pc, #48]	; (8002d20 <BSP_LCD_DrawPixel+0x48>)
 8002cee:	2134      	movs	r1, #52	; 0x34
 8002cf0:	fb01 f303 	mul.w	r3, r1, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	335c      	adds	r3, #92	; 0x5c
 8002cf8:	681c      	ldr	r4, [r3, #0]
 8002cfa:	88bd      	ldrh	r5, [r7, #4]
 8002cfc:	f7ff fd20 	bl	8002740 <BSP_LCD_GetXSize>
 8002d00:	4603      	mov	r3, r0
 8002d02:	fb03 f205 	mul.w	r2, r3, r5
 8002d06:	88fb      	ldrh	r3, [r7, #6]
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4423      	add	r3, r4
 8002d0e:	461a      	mov	r2, r3
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	6013      	str	r3, [r2, #0]
}
 8002d14:	bf00      	nop
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d1c:	200005ec 	.word	0x200005ec
 8002d20:	20000704 	.word	0x20000704

08002d24 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	603a      	str	r2, [r7, #0]
 8002d2e:	80fb      	strh	r3, [r7, #6]
 8002d30:	460b      	mov	r3, r1
 8002d32:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61fb      	str	r3, [r7, #28]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8002d3c:	4b53      	ldr	r3, [pc, #332]	; (8002e8c <DrawChar+0x168>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	4953      	ldr	r1, [pc, #332]	; (8002e90 <DrawChar+0x16c>)
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	3308      	adds	r3, #8
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	88db      	ldrh	r3, [r3, #6]
 8002d52:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002d54:	4b4d      	ldr	r3, [pc, #308]	; (8002e8c <DrawChar+0x168>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	494d      	ldr	r1, [pc, #308]	; (8002e90 <DrawChar+0x16c>)
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	4413      	add	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	440b      	add	r3, r1
 8002d64:	3308      	adds	r3, #8
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	889b      	ldrh	r3, [r3, #4]
 8002d6a:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8002d6c:	8a3b      	ldrh	r3, [r7, #16]
 8002d6e:	3307      	adds	r3, #7
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	da00      	bge.n	8002d76 <DrawChar+0x52>
 8002d74:	3307      	adds	r3, #7
 8002d76:	10db      	asrs	r3, r3, #3
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	8a3b      	ldrh	r3, [r7, #16]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	61fb      	str	r3, [r7, #28]
 8002d8a:	e076      	b.n	8002e7a <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002d8c:	8a3b      	ldrh	r3, [r7, #16]
 8002d8e:	3307      	adds	r3, #7
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	da00      	bge.n	8002d96 <DrawChar+0x72>
 8002d94:	3307      	adds	r3, #7
 8002d96:	10db      	asrs	r3, r3, #3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	fb03 f302 	mul.w	r3, r3, r2
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	4413      	add	r3, r2
 8002da4:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8002da6:	8a3b      	ldrh	r3, [r7, #16]
 8002da8:	3307      	adds	r3, #7
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	da00      	bge.n	8002db0 <DrawChar+0x8c>
 8002dae:	3307      	adds	r3, #7
 8002db0:	10db      	asrs	r3, r3, #3
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d002      	beq.n	8002dbc <DrawChar+0x98>
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d004      	beq.n	8002dc4 <DrawChar+0xa0>
 8002dba:	e00c      	b.n	8002dd6 <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	617b      	str	r3, [r7, #20]
      break;
 8002dc2:	e016      	b.n	8002df2 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	021b      	lsls	r3, r3, #8
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	3201      	adds	r2, #1
 8002dce:	7812      	ldrb	r2, [r2, #0]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]
      break;
 8002dd4:	e00d      	b.n	8002df2 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	041a      	lsls	r2, r3, #16
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	3301      	adds	r3, #1
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	021b      	lsls	r3, r3, #8
 8002de4:	4313      	orrs	r3, r2
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	3202      	adds	r2, #2
 8002dea:	7812      	ldrb	r2, [r2, #0]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]
      break;
 8002df0:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	61bb      	str	r3, [r7, #24]
 8002df6:	e036      	b.n	8002e66 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8002df8:	8a3a      	ldrh	r2, [r7, #16]
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	1ad2      	subs	r2, r2, r3
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	4413      	add	r3, r2
 8002e02:	3b01      	subs	r3, #1
 8002e04:	2201      	movs	r2, #1
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d012      	beq.n	8002e3a <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	88fb      	ldrh	r3, [r7, #6]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	b298      	uxth	r0, r3
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <DrawChar+0x168>)
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	491b      	ldr	r1, [pc, #108]	; (8002e90 <DrawChar+0x16c>)
 8002e24:	4613      	mov	r3, r2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	4413      	add	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	440b      	add	r3, r1
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	88bb      	ldrh	r3, [r7, #4]
 8002e32:	4619      	mov	r1, r3
 8002e34:	f7ff ff50 	bl	8002cd8 <BSP_LCD_DrawPixel>
 8002e38:	e012      	b.n	8002e60 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	88fb      	ldrh	r3, [r7, #6]
 8002e40:	4413      	add	r3, r2
 8002e42:	b298      	uxth	r0, r3
 8002e44:	4b11      	ldr	r3, [pc, #68]	; (8002e8c <DrawChar+0x168>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4911      	ldr	r1, [pc, #68]	; (8002e90 <DrawChar+0x16c>)
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	4413      	add	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	3304      	adds	r3, #4
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	88bb      	ldrh	r3, [r7, #4]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	f7ff ff3c 	bl	8002cd8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	3301      	adds	r3, #1
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	8a3b      	ldrh	r3, [r7, #16]
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d3c4      	bcc.n	8002df8 <DrawChar+0xd4>
      }
    }
    Ypos++;
 8002e6e:	88bb      	ldrh	r3, [r7, #4]
 8002e70:	3301      	adds	r3, #1
 8002e72:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	3301      	adds	r3, #1
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	8a7b      	ldrh	r3, [r7, #18]
 8002e7c:	69fa      	ldr	r2, [r7, #28]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d384      	bcc.n	8002d8c <DrawChar+0x68>
  }
}
 8002e82:	bf00      	nop
 8002e84:	3720      	adds	r7, #32
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	200005ec 	.word	0x200005ec
 8002e90:	200005f0 	.word	0x200005f0

08002e94 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af02      	add	r7, sp, #8
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_eval.Init.Mode         = DMA2D_R2M;
 8002ea2:	4b16      	ldr	r3, [pc, #88]	; (8002efc <LL_FillBuffer+0x68>)
 8002ea4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002ea8:	605a      	str	r2, [r3, #4]
  hdma2d_eval.Init.ColorMode    = DMA2D_ARGB8888;
 8002eaa:	4b14      	ldr	r3, [pc, #80]	; (8002efc <LL_FillBuffer+0x68>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	609a      	str	r2, [r3, #8]
  hdma2d_eval.Init.OutputOffset = OffLine;
 8002eb0:	4a12      	ldr	r2, [pc, #72]	; (8002efc <LL_FillBuffer+0x68>)
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	60d3      	str	r3, [r2, #12]

  hdma2d_eval.Instance = DMA2D;
 8002eb6:	4b11      	ldr	r3, [pc, #68]	; (8002efc <LL_FillBuffer+0x68>)
 8002eb8:	4a11      	ldr	r2, [pc, #68]	; (8002f00 <LL_FillBuffer+0x6c>)
 8002eba:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_eval) == HAL_OK)
 8002ebc:	480f      	ldr	r0, [pc, #60]	; (8002efc <LL_FillBuffer+0x68>)
 8002ebe:	f000 fdeb 	bl	8003a98 <HAL_DMA2D_Init>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d115      	bne.n	8002ef4 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_eval, LayerIndex) == HAL_OK)
 8002ec8:	68f9      	ldr	r1, [r7, #12]
 8002eca:	480c      	ldr	r0, [pc, #48]	; (8002efc <LL_FillBuffer+0x68>)
 8002ecc:	f000 ff4c 	bl	8003d68 <HAL_DMA2D_ConfigLayer>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10e      	bne.n	8002ef4 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_eval, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	69f9      	ldr	r1, [r7, #28]
 8002ee0:	4806      	ldr	r0, [pc, #24]	; (8002efc <LL_FillBuffer+0x68>)
 8002ee2:	f000 fe2c 	bl	8003b3e <HAL_DMA2D_Start>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d103      	bne.n	8002ef4 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_eval, 10);
 8002eec:	210a      	movs	r1, #10
 8002eee:	4803      	ldr	r0, [pc, #12]	; (8002efc <LL_FillBuffer+0x68>)
 8002ef0:	f000 fe50 	bl	8003b94 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	200007c8 	.word	0x200007c8
 8002f00:	4002b000 	.word	0x4002b000

08002f04 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002f08:	4b29      	ldr	r3, [pc, #164]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f0a:	4a2a      	ldr	r2, [pc, #168]	; (8002fb4 <BSP_SDRAM_Init+0xb0>)
 8002f0c:	601a      	str	r2, [r3, #0]

  /* Timing configuration for 90 MHz as SD clock frequency (System clock is up to 180 MHz) */
  Timing.LoadToActiveDelay    = 2;
 8002f0e:	4b2a      	ldr	r3, [pc, #168]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f10:	2202      	movs	r2, #2
 8002f12:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8002f14:	4b28      	ldr	r3, [pc, #160]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f16:	2207      	movs	r2, #7
 8002f18:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8002f1a:	4b27      	ldr	r3, [pc, #156]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8002f20:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f22:	2207      	movs	r2, #7
 8002f24:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8002f26:	4b24      	ldr	r3, [pc, #144]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f28:	2202      	movs	r2, #2
 8002f2a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8002f2c:	4b22      	ldr	r3, [pc, #136]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f2e:	2202      	movs	r2, #2
 8002f30:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8002f32:	4b21      	ldr	r3, [pc, #132]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f34:	2202      	movs	r2, #2
 8002f36:	619a      	str	r2, [r3, #24]

  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002f38:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002f3e:	4b1c      	ldr	r3, [pc, #112]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002f44:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f46:	2204      	movs	r2, #4
 8002f48:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002f4a:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002f50:	4b17      	ldr	r3, [pc, #92]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f52:	2240      	movs	r2, #64	; 0x40
 8002f54:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002f56:	4b16      	ldr	r3, [pc, #88]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f58:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002f5c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002f5e:	4b14      	ldr	r3, [pc, #80]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002f64:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f6a:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002f6c:	4b10      	ldr	r3, [pc, #64]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002f74:	4b0e      	ldr	r3, [pc, #56]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	629a      	str	r2, [r3, #40]	; 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&sdramHandle, (void *)NULL);
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	480c      	ldr	r0, [pc, #48]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f7e:	f000 f87f 	bl	8003080 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8002f82:	490d      	ldr	r1, [pc, #52]	; (8002fb8 <BSP_SDRAM_Init+0xb4>)
 8002f84:	480a      	ldr	r0, [pc, #40]	; (8002fb0 <BSP_SDRAM_Init+0xac>)
 8002f86:	f003 fbdd 	bl	8006744 <HAL_SDRAM_Init>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002f90:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <BSP_SDRAM_Init+0xb8>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	701a      	strb	r2, [r3, #0]
 8002f96:	e002      	b.n	8002f9e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002f98:	4b08      	ldr	r3, [pc, #32]	; (8002fbc <BSP_SDRAM_Init+0xb8>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002f9e:	f240 5069 	movw	r0, #1385	; 0x569
 8002fa2:	f000 f80d 	bl	8002fc0 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002fa6:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <BSP_SDRAM_Init+0xb8>)
 8002fa8:	781b      	ldrb	r3, [r3, #0]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000644 	.word	0x20000644
 8002fb4:	a0000140 	.word	0xa0000140
 8002fb8:	20000678 	.word	0x20000678
 8002fbc:	20000014 	.word	0x20000014

08002fc0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60fb      	str	r3, [r7, #12]

  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8002fcc:	4b2a      	ldr	r3, [pc, #168]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002fd2:	4b29      	ldr	r3, [pc, #164]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002fd8:	4b27      	ldr	r3, [pc, #156]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002fde:	4b26      	ldr	r3, [pc, #152]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002fe4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fe8:	4923      	ldr	r1, [pc, #140]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fea:	4824      	ldr	r0, [pc, #144]	; (800307c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002fec:	f003 fbe8 	bl	80067c0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002ff0:	2001      	movs	r0, #1
 8002ff2:	f000 fa61 	bl	80034b8 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8002ff6:	4b20      	ldr	r3, [pc, #128]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002ffc:	4b1e      	ldr	r3, [pc, #120]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ffe:	2210      	movs	r2, #16
 8003000:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003002:	4b1d      	ldr	r3, [pc, #116]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003004:	2201      	movs	r2, #1
 8003006:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003008:	4b1b      	ldr	r3, [pc, #108]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800300a:	2200      	movs	r2, #0
 800300c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800300e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003012:	4919      	ldr	r1, [pc, #100]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003014:	4819      	ldr	r0, [pc, #100]	; (800307c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003016:	f003 fbd3 	bl	80067c0 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800301a:	4b17      	ldr	r3, [pc, #92]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800301c:	2203      	movs	r2, #3
 800301e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003020:	4b15      	ldr	r3, [pc, #84]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003022:	2210      	movs	r2, #16
 8003024:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003026:	4b14      	ldr	r3, [pc, #80]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003028:	2208      	movs	r2, #8
 800302a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800302c:	4b12      	ldr	r3, [pc, #72]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800302e:	2200      	movs	r2, #0
 8003030:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003032:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003036:	4910      	ldr	r1, [pc, #64]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003038:	4810      	ldr	r0, [pc, #64]	; (800307c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800303a:	f003 fbc1 	bl	80067c0 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800303e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003042:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003044:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003046:	2204      	movs	r2, #4
 8003048:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800304a:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800304c:	2210      	movs	r2, #16
 800304e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003050:	4b09      	ldr	r3, [pc, #36]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003052:	2201      	movs	r2, #1
 8003054:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	4a07      	ldr	r2, [pc, #28]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800305a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800305c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003060:	4905      	ldr	r1, [pc, #20]	; (8003078 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003062:	4806      	ldr	r0, [pc, #24]	; (800307c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003064:	f003 fbac 	bl	80067c0 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount);
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4804      	ldr	r0, [pc, #16]	; (800307c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800306c:	f003 fbd3 	bl	8006816 <HAL_SDRAM_ProgramRefreshRate>
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	20000694 	.word	0x20000694
 800307c:	20000644 	.word	0x20000644

08003080 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b090      	sub	sp, #64	; 0x40
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 8104 	beq.w	800329a <BSP_SDRAM_MspInit+0x21a>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	62bb      	str	r3, [r7, #40]	; 0x28
 8003096:	4b83      	ldr	r3, [pc, #524]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309a:	4a82      	ldr	r2, [pc, #520]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	6393      	str	r3, [r2, #56]	; 0x38
 80030a2:	4b80      	ldr	r3, [pc, #512]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80030ac:	6abb      	ldr	r3, [r7, #40]	; 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
 80030b2:	4b7c      	ldr	r3, [pc, #496]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a7b      	ldr	r2, [pc, #492]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b79      	ldr	r3, [pc, #484]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
 80030c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	623b      	str	r3, [r7, #32]
 80030ce:	4b75      	ldr	r3, [pc, #468]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	4a74      	ldr	r2, [pc, #464]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030d4:	f043 0304 	orr.w	r3, r3, #4
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
 80030da:	4b72      	ldr	r3, [pc, #456]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	623b      	str	r3, [r7, #32]
 80030e4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
 80030ea:	4b6e      	ldr	r3, [pc, #440]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	4a6d      	ldr	r2, [pc, #436]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030f0:	f043 0308 	orr.w	r3, r3, #8
 80030f4:	6313      	str	r3, [r2, #48]	; 0x30
 80030f6:	4b6b      	ldr	r3, [pc, #428]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	61fb      	str	r3, [r7, #28]
 8003100:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	61bb      	str	r3, [r7, #24]
 8003106:	4b67      	ldr	r3, [pc, #412]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	4a66      	ldr	r2, [pc, #408]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 800310c:	f043 0310 	orr.w	r3, r3, #16
 8003110:	6313      	str	r3, [r2, #48]	; 0x30
 8003112:	4b64      	ldr	r3, [pc, #400]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	f003 0310 	and.w	r3, r3, #16
 800311a:	61bb      	str	r3, [r7, #24]
 800311c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	617b      	str	r3, [r7, #20]
 8003122:	4b60      	ldr	r3, [pc, #384]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	4a5f      	ldr	r2, [pc, #380]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003128:	f043 0320 	orr.w	r3, r3, #32
 800312c:	6313      	str	r3, [r2, #48]	; 0x30
 800312e:	4b5d      	ldr	r3, [pc, #372]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	f003 0320 	and.w	r3, r3, #32
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	613b      	str	r3, [r7, #16]
 800313e:	4b59      	ldr	r3, [pc, #356]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	4a58      	ldr	r2, [pc, #352]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003148:	6313      	str	r3, [r2, #48]	; 0x30
 800314a:	4b56      	ldr	r3, [pc, #344]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003152:	613b      	str	r3, [r7, #16]
 8003154:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003156:	2300      	movs	r3, #0
 8003158:	60fb      	str	r3, [r7, #12]
 800315a:	4b52      	ldr	r3, [pc, #328]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	4a51      	ldr	r2, [pc, #324]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003164:	6313      	str	r3, [r2, #48]	; 0x30
 8003166:	4b4f      	ldr	r3, [pc, #316]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003172:	2300      	movs	r3, #0
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	4b4b      	ldr	r3, [pc, #300]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	4a4a      	ldr	r2, [pc, #296]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 800317c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003180:	6313      	str	r3, [r2, #48]	; 0x30
 8003182:	4b48      	ldr	r3, [pc, #288]	; (80032a4 <BSP_SDRAM_MspInit+0x224>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318a:	60bb      	str	r3, [r7, #8]
 800318c:	68bb      	ldr	r3, [r7, #8]

    /* Common GPIO configuration */
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800318e:	2302      	movs	r3, #2
 8003190:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_structure.Pull      = GPIO_PULLUP;
 8003192:	2301      	movs	r3, #1
 8003194:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003196:	2302      	movs	r3, #2
 8003198:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800319a:	230c      	movs	r3, #12
 800319c:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* GPIOC configuration : PC0 is SDNWE */
    gpio_init_structure.Pin   = GPIO_PIN_0;
 800319e:	2301      	movs	r3, #1
 80031a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80031a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031a6:	4619      	mov	r1, r3
 80031a8:	483f      	ldr	r0, [pc, #252]	; (80032a8 <BSP_SDRAM_MspInit+0x228>)
 80031aa:	f001 ff61 	bl	8005070 <HAL_GPIO_Init>

    /* GPIOD configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80031ae:	f24c 7303 	movw	r3, #50947	; 0xc703
 80031b2:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_14 | GPIO_PIN_15;


    HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80031b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031b8:	4619      	mov	r1, r3
 80031ba:	483c      	ldr	r0, [pc, #240]	; (80032ac <BSP_SDRAM_MspInit+0x22c>)
 80031bc:	f001 ff58 	bl	8005070 <HAL_GPIO_Init>

    /* GPIOE configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80031c0:	f64f 7383 	movw	r3, #65411	; 0xff83
 80031c4:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                                GPIO_PIN_15;

    HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80031c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031ca:	4619      	mov	r1, r3
 80031cc:	4838      	ldr	r0, [pc, #224]	; (80032b0 <BSP_SDRAM_MspInit+0x230>)
 80031ce:	f001 ff4f 	bl	8005070 <HAL_GPIO_Init>

    /* GPIOF configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80031d2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80031d6:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                                GPIO_PIN_15;

    HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80031d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031dc:	4619      	mov	r1, r3
 80031de:	4835      	ldr	r0, [pc, #212]	; (80032b4 <BSP_SDRAM_MspInit+0x234>)
 80031e0:	f001 ff46 	bl	8005070 <HAL_GPIO_Init>

    /* GPIOG configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80031e4:	f248 1333 	movw	r3, #33075	; 0x8133
 80031e8:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80031ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031ee:	4619      	mov	r1, r3
 80031f0:	4831      	ldr	r0, [pc, #196]	; (80032b8 <BSP_SDRAM_MspInit+0x238>)
 80031f2:	f001 ff3d 	bl	8005070 <HAL_GPIO_Init>

    /* GPIOH configuration */
    gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80031f6:	f64f 730c 	movw	r3, #65292	; 0xff0c
 80031fa:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                                GPIO_PIN_15;
    HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 80031fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003200:	4619      	mov	r1, r3
 8003202:	482e      	ldr	r0, [pc, #184]	; (80032bc <BSP_SDRAM_MspInit+0x23c>)
 8003204:	f001 ff34 	bl	8005070 <HAL_GPIO_Init>

    /* GPIOI configuration */
    gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8003208:	f240 63ff 	movw	r3, #1791	; 0x6ff
 800320c:	62fb      	str	r3, [r7, #44]	; 0x2c
                                GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 800320e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003212:	4619      	mov	r1, r3
 8003214:	482a      	ldr	r0, [pc, #168]	; (80032c0 <BSP_SDRAM_MspInit+0x240>)
 8003216:	f001 ff2b 	bl	8005070 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800321a:	4b2a      	ldr	r3, [pc, #168]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 800321c:	2200      	movs	r2, #0
 800321e:	605a      	str	r2, [r3, #4]
    dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003220:	4b28      	ldr	r3, [pc, #160]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003222:	2280      	movs	r2, #128	; 0x80
 8003224:	609a      	str	r2, [r3, #8]
    dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003226:	4b27      	ldr	r3, [pc, #156]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800322c:	60da      	str	r2, [r3, #12]
    dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800322e:	4b25      	ldr	r3, [pc, #148]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003234:	611a      	str	r2, [r3, #16]
    dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003236:	4b23      	ldr	r3, [pc, #140]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003238:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800323c:	615a      	str	r2, [r3, #20]
    dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800323e:	4b21      	ldr	r3, [pc, #132]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003240:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003244:	619a      	str	r2, [r3, #24]
    dma_handle.Init.Mode                = DMA_NORMAL;
 8003246:	4b1f      	ldr	r3, [pc, #124]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003248:	2200      	movs	r2, #0
 800324a:	61da      	str	r2, [r3, #28]
    dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800324c:	4b1d      	ldr	r3, [pc, #116]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 800324e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003252:	621a      	str	r2, [r3, #32]
    dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003254:	4b1b      	ldr	r3, [pc, #108]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003256:	2200      	movs	r2, #0
 8003258:	625a      	str	r2, [r3, #36]	; 0x24
    dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800325a:	4b1a      	ldr	r3, [pc, #104]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 800325c:	2203      	movs	r2, #3
 800325e:	629a      	str	r2, [r3, #40]	; 0x28
    dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003260:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003262:	2200      	movs	r2, #0
 8003264:	62da      	str	r2, [r3, #44]	; 0x2c
    dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8003266:	4b17      	ldr	r3, [pc, #92]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003268:	2200      	movs	r2, #0
 800326a:	631a      	str	r2, [r3, #48]	; 0x30

    dma_handle.Instance = SDRAM_DMAx_STREAM;
 800326c:	4b15      	ldr	r3, [pc, #84]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 800326e:	4a16      	ldr	r2, [pc, #88]	; (80032c8 <BSP_SDRAM_MspInit+0x248>)
 8003270:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a13      	ldr	r2, [pc, #76]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003276:	631a      	str	r2, [r3, #48]	; 0x30
 8003278:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dma_handle);
 800327e:	4811      	ldr	r0, [pc, #68]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003280:	f000 fafc 	bl	800387c <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dma_handle);
 8003284:	480f      	ldr	r0, [pc, #60]	; (80032c4 <BSP_SDRAM_MspInit+0x244>)
 8003286:	f000 fa4b 	bl	8003720 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 5, 0);
 800328a:	2200      	movs	r2, #0
 800328c:	2105      	movs	r1, #5
 800328e:	2038      	movs	r0, #56	; 0x38
 8003290:	f000 fa0f 	bl	80036b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003294:	2038      	movs	r0, #56	; 0x38
 8003296:	f000 fa28 	bl	80036ea <HAL_NVIC_EnableIRQ>

  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800329a:	bf00      	nop
 800329c:	3740      	adds	r7, #64	; 0x40
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40023800 	.word	0x40023800
 80032a8:	40020800 	.word	0x40020800
 80032ac:	40020c00 	.word	0x40020c00
 80032b0:	40021000 	.word	0x40021000
 80032b4:	40021400 	.word	0x40021400
 80032b8:	40021800 	.word	0x40021800
 80032bc:	40021c00 	.word	0x40021c00
 80032c0:	40022000 	.word	0x40022000
 80032c4:	200006a4 	.word	0x200006a4
 80032c8:	40026410 	.word	0x40026410

080032cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80032d0:	bf00      	nop
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032da:	b480      	push	{r7}
 80032dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032de:	e7fe      	b.n	80032de <HardFault_Handler+0x4>

080032e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032e4:	e7fe      	b.n	80032e4 <MemManage_Handler+0x4>

080032e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032e6:	b480      	push	{r7}
 80032e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032ea:	e7fe      	b.n	80032ea <BusFault_Handler+0x4>

080032ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032f0:	e7fe      	b.n	80032f0 <UsageFault_Handler+0x4>

080032f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032f2:	b480      	push	{r7}
 80032f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032f6:	bf00      	nop
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003304:	bf00      	nop
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800330e:	b480      	push	{r7}
 8003310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003312:	bf00      	nop
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003320:	bf00      	nop
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
	...

0800332c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003330:	4b08      	ldr	r3, [pc, #32]	; (8003354 <SystemInit+0x28>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003336:	4a07      	ldr	r2, [pc, #28]	; (8003354 <SystemInit+0x28>)
 8003338:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800333c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003340:	4b04      	ldr	r3, [pc, #16]	; (8003354 <SystemInit+0x28>)
 8003342:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003346:	609a      	str	r2, [r3, #8]
#endif
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000ed00 	.word	0xe000ed00

08003358 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003358:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003390 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800335c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800335e:	e003      	b.n	8003368 <LoopCopyDataInit>

08003360 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003360:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003362:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003364:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003366:	3104      	adds	r1, #4

08003368 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003368:	480b      	ldr	r0, [pc, #44]	; (8003398 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800336a:	4b0c      	ldr	r3, [pc, #48]	; (800339c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800336c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800336e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003370:	d3f6      	bcc.n	8003360 <CopyDataInit>
  ldr  r2, =_sbss
 8003372:	4a0b      	ldr	r2, [pc, #44]	; (80033a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003374:	e002      	b.n	800337c <LoopFillZerobss>

08003376 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003376:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003378:	f842 3b04 	str.w	r3, [r2], #4

0800337c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800337c:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800337e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003380:	d3f9      	bcc.n	8003376 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003382:	f7ff ffd3 	bl	800332c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003386:	f003 ff53 	bl	8007230 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800338a:	f7fe fba9 	bl	8001ae0 <main>
  bx  lr    
 800338e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003390:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8003394:	08009230 	.word	0x08009230
  ldr  r0, =_sdata
 8003398:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800339c:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 80033a0:	20000064 	.word	0x20000064
  ldr  r3, = _ebss
 80033a4:	20000828 	.word	0x20000828

080033a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033a8:	e7fe      	b.n	80033a8 <ADC_IRQHandler>
	...

080033ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033b0:	4b0e      	ldr	r3, [pc, #56]	; (80033ec <HAL_Init+0x40>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0d      	ldr	r2, [pc, #52]	; (80033ec <HAL_Init+0x40>)
 80033b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033bc:	4b0b      	ldr	r3, [pc, #44]	; (80033ec <HAL_Init+0x40>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a0a      	ldr	r2, [pc, #40]	; (80033ec <HAL_Init+0x40>)
 80033c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033c8:	4b08      	ldr	r3, [pc, #32]	; (80033ec <HAL_Init+0x40>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a07      	ldr	r2, [pc, #28]	; (80033ec <HAL_Init+0x40>)
 80033ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033d4:	2003      	movs	r0, #3
 80033d6:	f000 f961 	bl	800369c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033da:	2000      	movs	r0, #0
 80033dc:	f000 f83c 	bl	8003458 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033e0:	f7fe fc3a 	bl	8001c58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40023c00 	.word	0x40023c00

080033f0 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80033f4:	4b13      	ldr	r3, [pc, #76]	; (8003444 <HAL_DeInit+0x54>)
 80033f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033fa:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80033fc:	4b11      	ldr	r3, [pc, #68]	; (8003444 <HAL_DeInit+0x54>)
 80033fe:	2200      	movs	r2, #0
 8003400:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8003402:	4b10      	ldr	r3, [pc, #64]	; (8003444 <HAL_DeInit+0x54>)
 8003404:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003408:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800340a:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <HAL_DeInit+0x54>)
 800340c:	2200      	movs	r2, #0
 800340e:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8003410:	4b0c      	ldr	r3, [pc, #48]	; (8003444 <HAL_DeInit+0x54>)
 8003412:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003416:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8003418:	4b0a      	ldr	r3, [pc, #40]	; (8003444 <HAL_DeInit+0x54>)
 800341a:	2200      	movs	r2, #0
 800341c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 800341e:	4b09      	ldr	r3, [pc, #36]	; (8003444 <HAL_DeInit+0x54>)
 8003420:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003424:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8003426:	4b07      	ldr	r3, [pc, #28]	; (8003444 <HAL_DeInit+0x54>)
 8003428:	2200      	movs	r2, #0
 800342a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 800342c:	4b05      	ldr	r3, [pc, #20]	; (8003444 <HAL_DeInit+0x54>)
 800342e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003432:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8003434:	4b03      	ldr	r3, [pc, #12]	; (8003444 <HAL_DeInit+0x54>)
 8003436:	2200      	movs	r2, #0
 8003438:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800343a:	f000 f805 	bl	8003448 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40023800 	.word	0x40023800

08003448 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 800344c:	bf00      	nop
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003460:	4b12      	ldr	r3, [pc, #72]	; (80034ac <HAL_InitTick+0x54>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	4b12      	ldr	r3, [pc, #72]	; (80034b0 <HAL_InitTick+0x58>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	4619      	mov	r1, r3
 800346a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800346e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003472:	fbb2 f3f3 	udiv	r3, r2, r3
 8003476:	4618      	mov	r0, r3
 8003478:	f000 f945 	bl	8003706 <HAL_SYSTICK_Config>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e00e      	b.n	80034a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b0f      	cmp	r3, #15
 800348a:	d80a      	bhi.n	80034a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800348c:	2200      	movs	r2, #0
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003494:	f000 f90d 	bl	80036b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003498:	4a06      	ldr	r2, [pc, #24]	; (80034b4 <HAL_InitTick+0x5c>)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	e000      	b.n	80034a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	20000018 	.word	0x20000018
 80034b0:	20000020 	.word	0x20000020
 80034b4:	2000001c 	.word	0x2000001c

080034b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034c0:	f7fd fd44 	bl	8000f4c <HAL_GetTick>
 80034c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034d0:	d005      	beq.n	80034de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034d2:	4b09      	ldr	r3, [pc, #36]	; (80034f8 <HAL_Delay+0x40>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	461a      	mov	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4413      	add	r3, r2
 80034dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034de:	bf00      	nop
 80034e0:	f7fd fd34 	bl	8000f4c <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d8f7      	bhi.n	80034e0 <HAL_Delay+0x28>
  {
  }
}
 80034f0:	bf00      	nop
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	20000020 	.word	0x20000020

080034fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800350c:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003518:	4013      	ands	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800352c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800352e:	4a04      	ldr	r2, [pc, #16]	; (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	60d3      	str	r3, [r2, #12]
}
 8003534:	bf00      	nop
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003548:	4b04      	ldr	r3, [pc, #16]	; (800355c <__NVIC_GetPriorityGrouping+0x18>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	0a1b      	lsrs	r3, r3, #8
 800354e:	f003 0307 	and.w	r3, r3, #7
}
 8003552:	4618      	mov	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356e:	2b00      	cmp	r3, #0
 8003570:	db0b      	blt.n	800358a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003572:	79fb      	ldrb	r3, [r7, #7]
 8003574:	f003 021f 	and.w	r2, r3, #31
 8003578:	4907      	ldr	r1, [pc, #28]	; (8003598 <__NVIC_EnableIRQ+0x38>)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	2001      	movs	r0, #1
 8003582:	fa00 f202 	lsl.w	r2, r0, r2
 8003586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	e000e100 	.word	0xe000e100

0800359c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	6039      	str	r1, [r7, #0]
 80035a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	db0a      	blt.n	80035c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	490c      	ldr	r1, [pc, #48]	; (80035e8 <__NVIC_SetPriority+0x4c>)
 80035b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ba:	0112      	lsls	r2, r2, #4
 80035bc:	b2d2      	uxtb	r2, r2
 80035be:	440b      	add	r3, r1
 80035c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035c4:	e00a      	b.n	80035dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	4908      	ldr	r1, [pc, #32]	; (80035ec <__NVIC_SetPriority+0x50>)
 80035cc:	79fb      	ldrb	r3, [r7, #7]
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	3b04      	subs	r3, #4
 80035d4:	0112      	lsls	r2, r2, #4
 80035d6:	b2d2      	uxtb	r2, r2
 80035d8:	440b      	add	r3, r1
 80035da:	761a      	strb	r2, [r3, #24]
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr
 80035e8:	e000e100 	.word	0xe000e100
 80035ec:	e000ed00 	.word	0xe000ed00

080035f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b089      	sub	sp, #36	; 0x24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f1c3 0307 	rsb	r3, r3, #7
 800360a:	2b04      	cmp	r3, #4
 800360c:	bf28      	it	cs
 800360e:	2304      	movcs	r3, #4
 8003610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	3304      	adds	r3, #4
 8003616:	2b06      	cmp	r3, #6
 8003618:	d902      	bls.n	8003620 <NVIC_EncodePriority+0x30>
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	3b03      	subs	r3, #3
 800361e:	e000      	b.n	8003622 <NVIC_EncodePriority+0x32>
 8003620:	2300      	movs	r3, #0
 8003622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003624:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43da      	mvns	r2, r3
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	401a      	ands	r2, r3
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003638:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	fa01 f303 	lsl.w	r3, r1, r3
 8003642:	43d9      	mvns	r1, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003648:	4313      	orrs	r3, r2
         );
}
 800364a:	4618      	mov	r0, r3
 800364c:	3724      	adds	r7, #36	; 0x24
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
	...

08003658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	3b01      	subs	r3, #1
 8003664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003668:	d301      	bcc.n	800366e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800366a:	2301      	movs	r3, #1
 800366c:	e00f      	b.n	800368e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800366e:	4a0a      	ldr	r2, [pc, #40]	; (8003698 <SysTick_Config+0x40>)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3b01      	subs	r3, #1
 8003674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003676:	210f      	movs	r1, #15
 8003678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800367c:	f7ff ff8e 	bl	800359c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003680:	4b05      	ldr	r3, [pc, #20]	; (8003698 <SysTick_Config+0x40>)
 8003682:	2200      	movs	r2, #0
 8003684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003686:	4b04      	ldr	r3, [pc, #16]	; (8003698 <SysTick_Config+0x40>)
 8003688:	2207      	movs	r2, #7
 800368a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	e000e010 	.word	0xe000e010

0800369c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f7ff ff29 	bl	80034fc <__NVIC_SetPriorityGrouping>
}
 80036aa:	bf00      	nop
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b086      	sub	sp, #24
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	4603      	mov	r3, r0
 80036ba:	60b9      	str	r1, [r7, #8]
 80036bc:	607a      	str	r2, [r7, #4]
 80036be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036c4:	f7ff ff3e 	bl	8003544 <__NVIC_GetPriorityGrouping>
 80036c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	68b9      	ldr	r1, [r7, #8]
 80036ce:	6978      	ldr	r0, [r7, #20]
 80036d0:	f7ff ff8e 	bl	80035f0 <NVIC_EncodePriority>
 80036d4:	4602      	mov	r2, r0
 80036d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036da:	4611      	mov	r1, r2
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff5d 	bl	800359c <__NVIC_SetPriority>
}
 80036e2:	bf00      	nop
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	4603      	mov	r3, r0
 80036f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff ff31 	bl	8003560 <__NVIC_EnableIRQ>
}
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b082      	sub	sp, #8
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff ffa2 	bl	8003658 <SysTick_Config>
 8003714:	4603      	mov	r3, r0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800372c:	f7fd fc0e 	bl	8000f4c <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e099      	b.n	8003870 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2202      	movs	r2, #2
 8003748:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 0201 	bic.w	r2, r2, #1
 800375a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800375c:	e00f      	b.n	800377e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800375e:	f7fd fbf5 	bl	8000f4c <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b05      	cmp	r3, #5
 800376a:	d908      	bls.n	800377e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2220      	movs	r2, #32
 8003770:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2203      	movs	r2, #3
 8003776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e078      	b.n	8003870 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e8      	bne.n	800375e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	4b38      	ldr	r3, [pc, #224]	; (8003878 <HAL_DMA_Init+0x158>)
 8003798:	4013      	ands	r3, r2
 800379a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d107      	bne.n	80037e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e0:	4313      	orrs	r3, r2
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f023 0307 	bic.w	r3, r3, #7
 80037fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	4313      	orrs	r3, r2
 8003808:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	2b04      	cmp	r3, #4
 8003810:	d117      	bne.n	8003842 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00e      	beq.n	8003842 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 f8bd 	bl	80039a4 <DMA_CheckFifoParam>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d008      	beq.n	8003842 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2240      	movs	r2, #64	; 0x40
 8003834:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800383e:	2301      	movs	r3, #1
 8003840:	e016      	b.n	8003870 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f874 	bl	8003938 <DMA_CalcBaseAndBitshift>
 8003850:	4603      	mov	r3, r0
 8003852:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003858:	223f      	movs	r2, #63	; 0x3f
 800385a:	409a      	lsls	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	f010803f 	.word	0xf010803f

0800387c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e050      	b.n	8003930 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d101      	bne.n	800389e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800389a:	2302      	movs	r3, #2
 800389c:	e048      	b.n	8003930 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0201 	bic.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2200      	movs	r2, #0
 80038bc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2200      	movs	r2, #0
 80038c4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2200      	movs	r2, #0
 80038cc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2200      	movs	r2, #0
 80038d4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2221      	movs	r2, #33	; 0x21
 80038dc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f82a 	bl	8003938 <DMA_CalcBaseAndBitshift>
 80038e4:	4603      	mov	r3, r0
 80038e6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003910:	223f      	movs	r2, #63	; 0x3f
 8003912:	409a      	lsls	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	3b10      	subs	r3, #16
 8003948:	4a14      	ldr	r2, [pc, #80]	; (800399c <DMA_CalcBaseAndBitshift+0x64>)
 800394a:	fba2 2303 	umull	r2, r3, r2, r3
 800394e:	091b      	lsrs	r3, r3, #4
 8003950:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003952:	4a13      	ldr	r2, [pc, #76]	; (80039a0 <DMA_CalcBaseAndBitshift+0x68>)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4413      	add	r3, r2
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2b03      	cmp	r3, #3
 8003964:	d909      	bls.n	800397a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800396e:	f023 0303 	bic.w	r3, r3, #3
 8003972:	1d1a      	adds	r2, r3, #4
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	659a      	str	r2, [r3, #88]	; 0x58
 8003978:	e007      	b.n	800398a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003982:	f023 0303 	bic.w	r3, r3, #3
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800398e:	4618      	mov	r0, r3
 8003990:	3714      	adds	r7, #20
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	aaaaaaab 	.word	0xaaaaaaab
 80039a0:	080091f0 	.word	0x080091f0

080039a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d11f      	bne.n	80039fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d855      	bhi.n	8003a70 <DMA_CheckFifoParam+0xcc>
 80039c4:	a201      	add	r2, pc, #4	; (adr r2, 80039cc <DMA_CheckFifoParam+0x28>)
 80039c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ca:	bf00      	nop
 80039cc:	080039dd 	.word	0x080039dd
 80039d0:	080039ef 	.word	0x080039ef
 80039d4:	080039dd 	.word	0x080039dd
 80039d8:	08003a71 	.word	0x08003a71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d045      	beq.n	8003a74 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ec:	e042      	b.n	8003a74 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039f6:	d13f      	bne.n	8003a78 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039fc:	e03c      	b.n	8003a78 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a06:	d121      	bne.n	8003a4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	d836      	bhi.n	8003a7c <DMA_CheckFifoParam+0xd8>
 8003a0e:	a201      	add	r2, pc, #4	; (adr r2, 8003a14 <DMA_CheckFifoParam+0x70>)
 8003a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a14:	08003a25 	.word	0x08003a25
 8003a18:	08003a2b 	.word	0x08003a2b
 8003a1c:	08003a25 	.word	0x08003a25
 8003a20:	08003a3d 	.word	0x08003a3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	73fb      	strb	r3, [r7, #15]
      break;
 8003a28:	e02f      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d024      	beq.n	8003a80 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a3a:	e021      	b.n	8003a80 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a44:	d11e      	bne.n	8003a84 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a4a:	e01b      	b.n	8003a84 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d902      	bls.n	8003a58 <DMA_CheckFifoParam+0xb4>
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d003      	beq.n	8003a5e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a56:	e018      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a5c:	e015      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00e      	beq.n	8003a88 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
      break;
 8003a6e:	e00b      	b.n	8003a88 <DMA_CheckFifoParam+0xe4>
      break;
 8003a70:	bf00      	nop
 8003a72:	e00a      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      break;
 8003a74:	bf00      	nop
 8003a76:	e008      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      break;
 8003a78:	bf00      	nop
 8003a7a:	e006      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      break;
 8003a7c:	bf00      	nop
 8003a7e:	e004      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      break;
 8003a80:	bf00      	nop
 8003a82:	e002      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      break;   
 8003a84:	bf00      	nop
 8003a86:	e000      	b.n	8003a8a <DMA_CheckFifoParam+0xe6>
      break;
 8003a88:	bf00      	nop
    }
  } 
  
  return status; 
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e03b      	b.n	8003b22 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d106      	bne.n	8003ac4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f833 	bl	8003b2a <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ae8:	f023 0107 	bic.w	r1, r3, #7
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	68d1      	ldr	r1, [r2, #12]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6812      	ldr	r2, [r2, #0]
 8003b0e:	430b      	orrs	r3, r1
 8003b10:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b086      	sub	sp, #24
 8003b42:	af02      	add	r7, sp, #8
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	607a      	str	r2, [r7, #4]
 8003b4a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <HAL_DMA2D_Start+0x1c>
 8003b56:	2302      	movs	r3, #2
 8003b58:	e018      	b.n	8003b8c <HAL_DMA2D_Start+0x4e>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2202      	movs	r2, #2
 8003b66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	68b9      	ldr	r1, [r7, #8]
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 f989 	bl	8003e8c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f042 0201 	orr.w	r2, r2, #1
 8003b88:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d056      	beq.n	8003c5e <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003bb0:	f7fd f9cc 	bl	8000f4c <HAL_GetTick>
 8003bb4:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003bb6:	e04b      	b.n	8003c50 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d023      	beq.n	8003c12 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0320 	and.w	r3, r3, #32
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d005      	beq.n	8003be0 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd8:	f043 0202 	orr.w	r2, r3, #2
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d005      	beq.n	8003bf6 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bee:	f043 0201 	orr.w	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2221      	movs	r2, #33	; 0x21
 8003bfc:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2204      	movs	r2, #4
 8003c02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e0a5      	b.n	8003d5e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c18:	d01a      	beq.n	8003c50 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003c1a:	f7fd f997 	bl	8000f4c <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d302      	bcc.n	8003c30 <HAL_DMA2D_PollForTransfer+0x9c>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10f      	bne.n	8003c50 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c34:	f043 0220 	orr.w	r2, r3, #32
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2203      	movs	r2, #3
 8003c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e086      	b.n	8003d5e <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0ac      	beq.n	8003bb8 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f003 0320 	and.w	r3, r3, #32
 8003c68:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	f003 0320 	and.w	r3, r3, #32
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d061      	beq.n	8003d44 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c80:	f7fd f964 	bl	8000f4c <HAL_GetTick>
 8003c84:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003c86:	e056      	b.n	8003d36 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d02e      	beq.n	8003cf8 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d005      	beq.n	8003cb0 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca8:	f043 0204 	orr.w	r2, r3, #4
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f003 0320 	and.w	r3, r3, #32
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d005      	beq.n	8003cc6 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cbe:	f043 0202 	orr.w	r2, r3, #2
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d005      	beq.n	8003cdc <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cd4:	f043 0201 	orr.w	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2229      	movs	r2, #41	; 0x29
 8003ce2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e032      	b.n	8003d5e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cfe:	d01a      	beq.n	8003d36 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003d00:	f7fd f924 	bl	8000f4c <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d302      	bcc.n	8003d16 <HAL_DMA2D_PollForTransfer+0x182>
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10f      	bne.n	8003d36 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d1a:	f043 0220 	orr.w	r2, r3, #32
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2203      	movs	r2, #3
 8003d26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e013      	b.n	8003d5e <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 0310 	and.w	r3, r3, #16
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0a1      	beq.n	8003c88 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2212      	movs	r2, #18
 8003d4a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
	...

08003d68 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b087      	sub	sp, #28
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d101      	bne.n	8003d88 <HAL_DMA2D_ConfigLayer+0x20>
 8003d84:	2302      	movs	r3, #2
 8003d86:	e079      	b.n	8003e7c <HAL_DMA2D_ConfigLayer+0x114>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	3318      	adds	r3, #24
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	4413      	add	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	041b      	lsls	r3, r3, #16
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003db2:	4b35      	ldr	r3, [pc, #212]	; (8003e88 <HAL_DMA2D_ConfigLayer+0x120>)
 8003db4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b0a      	cmp	r3, #10
 8003dbc:	d003      	beq.n	8003dc6 <HAL_DMA2D_ConfigLayer+0x5e>
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b09      	cmp	r3, #9
 8003dc4:	d107      	bne.n	8003dd6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	e005      	b.n	8003de2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	061b      	lsls	r3, r3, #24
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d120      	bne.n	8003e2a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	43db      	mvns	r3, r3
 8003df2:	ea02 0103 	and.w	r1, r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	6812      	ldr	r2, [r2, #0]
 8003e08:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b0a      	cmp	r3, #10
 8003e10:	d003      	beq.n	8003e1a <HAL_DMA2D_ConfigLayer+0xb2>
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b09      	cmp	r3, #9
 8003e18:	d127      	bne.n	8003e6a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003e26:	629a      	str	r2, [r3, #40]	; 0x28
 8003e28:	e01f      	b.n	8003e6a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69da      	ldr	r2, [r3, #28]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	43db      	mvns	r3, r3
 8003e34:	ea02 0103 	and.w	r1, r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	6812      	ldr	r2, [r2, #0]
 8003e4a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b0a      	cmp	r3, #10
 8003e52:	d003      	beq.n	8003e5c <HAL_DMA2D_ConfigLayer+0xf4>
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b09      	cmp	r3, #9
 8003e5a:	d106      	bne.n	8003e6a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003e68:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	ff03000f 	.word	0xff03000f

08003e8c <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b08b      	sub	sp, #44	; 0x2c
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]
 8003e98:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea0:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	041a      	lsls	r2, r3, #16
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ec4:	d174      	bne.n	8003fb0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003ecc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003ed4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003edc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d108      	bne.n	8003efe <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	6a3b      	ldr	r3, [r7, #32]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	627b      	str	r3, [r7, #36]	; 0x24
 8003efc:	e053      	b.n	8003fa6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d106      	bne.n	8003f14 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	627b      	str	r3, [r7, #36]	; 0x24
 8003f12:	e048      	b.n	8003fa6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d111      	bne.n	8003f40 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	0cdb      	lsrs	r3, r3, #19
 8003f20:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	0a9b      	lsrs	r3, r3, #10
 8003f26:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	08db      	lsrs	r3, r3, #3
 8003f2c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	015a      	lsls	r2, r3, #5
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	02db      	lsls	r3, r3, #11
 8003f36:	4313      	orrs	r3, r2
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f3e:	e032      	b.n	8003fa6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2b03      	cmp	r3, #3
 8003f46:	d117      	bne.n	8003f78 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003f48:	6a3b      	ldr	r3, [r7, #32]
 8003f4a:	0fdb      	lsrs	r3, r3, #31
 8003f4c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	0cdb      	lsrs	r3, r3, #19
 8003f52:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	0adb      	lsrs	r3, r3, #11
 8003f58:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	08db      	lsrs	r3, r3, #3
 8003f5e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	015a      	lsls	r2, r3, #5
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	029b      	lsls	r3, r3, #10
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	03db      	lsls	r3, r3, #15
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	627b      	str	r3, [r7, #36]	; 0x24
 8003f76:	e016      	b.n	8003fa6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	0f1b      	lsrs	r3, r3, #28
 8003f7c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	0d1b      	lsrs	r3, r3, #20
 8003f82:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	0b1b      	lsrs	r3, r3, #12
 8003f88:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	091b      	lsrs	r3, r3, #4
 8003f8e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	011a      	lsls	r2, r3, #4
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	021b      	lsls	r3, r3, #8
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	031b      	lsls	r3, r3, #12
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fac:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003fae:	e003      	b.n	8003fb8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	60da      	str	r2, [r3, #12]
}
 8003fb8:	bf00      	nop
 8003fba:	372c      	adds	r7, #44	; 0x2c
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
 8003fd0:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	019a      	lsls	r2, r3, #6
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	021b      	lsls	r3, r3, #8
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	041b      	lsls	r3, r3, #16
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003fea:	bf00      	nop
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b086      	sub	sp, #24
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	60f8      	str	r0, [r7, #12]
 8003ffe:	60b9      	str	r1, [r7, #8]
 8004000:	607a      	str	r2, [r7, #4]
 8004002:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004004:	f7fc ffa2 	bl	8000f4c <HAL_GetTick>
 8004008:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800400a:	e009      	b.n	8004020 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 800400c:	f7fc ff9e 	bl	8000f4c <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800401a:	d901      	bls.n	8004020 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e015      	b.n	800404c <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0ee      	beq.n	800400c <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	019a      	lsls	r2, r3, #6
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	431a      	orrs	r2, r3
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	021b      	lsls	r3, r3, #8
 800403a:	ea42 0103 	orr.w	r1, r2, r3
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	041a      	lsls	r2, r3, #16
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e108      	b.n	800427a <HAL_DSI_Init+0x226>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	7c5b      	ldrb	r3, [r3, #17]
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d102      	bne.n	8004078 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f97c 	bl	8004370 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2203      	movs	r2, #3
 800407c:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 800407e:	2300      	movs	r3, #0
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004092:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800409e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040a2:	613b      	str	r3, [r7, #16]
 80040a4:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040a6:	f7fc ff51 	bl	8000f4c <HAL_GetTick>
 80040aa:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80040ac:	e009      	b.n	80040c2 <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80040ae:	f7fc ff4d 	bl	8000f4c <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040bc:	d901      	bls.n	80040c2 <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e0db      	b.n	800427a <HAL_DSI_Init+0x226>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80040ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0ed      	beq.n	80040ae <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	6812      	ldr	r2, [r2, #0]
 80040de:	f423 335e 	bic.w	r3, r3, #227328	; 0x37800
 80040e2:	f423 73fe 	bic.w	r3, r3, #508	; 0x1fc
 80040e6:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	009a      	lsls	r2, r3, #2
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	02db      	lsls	r3, r3, #11
 80040fe:	431a      	orrs	r2, r3
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	041b      	lsls	r3, r3, #16
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8004112:	2300      	movs	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0201 	orr.w	r2, r2, #1
 8004126:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800413a:	f7fc ff07 	bl	8000f4c <HAL_GetTick>
 800413e:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004140:	e009      	b.n	8004156 <HAL_DSI_Init+0x102>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004142:	f7fc ff03 	bl	8000f4c <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004150:	d901      	bls.n	8004156 <HAL_DSI_Init+0x102>
    {
      return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e091      	b.n	800427a <HAL_DSI_Init+0x226>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800415e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0ed      	beq.n	8004142 <HAL_DSI_Init+0xee>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0206 	orr.w	r2, r2, #6
 8004176:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0203 	bic.w	r2, r2, #3
 800418a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f042 0201 	orr.w	r2, r2, #1
 80041a4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0203 	bic.w	r2, r2, #3
 80041b8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68da      	ldr	r2, [r3, #12]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80041e0:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	6899      	ldr	r1, [r3, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <HAL_DSI_Init+0x1ae>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	e000      	b.n	8004204 <HAL_DSI_Init+0x1b0>
 8004202:	2301      	movs	r3, #1
 8004204:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	4a1e      	ldr	r2, [pc, #120]	; (8004284 <HAL_DSI_Init+0x230>)
 800420a:	fb02 f203 	mul.w	r2, r2, r3
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	409a      	lsls	r2, r3
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8004220:	fb01 f303 	mul.w	r3, r1, r3
 8004224:	fbb2 f3f3 	udiv	r3, r2, r3
 8004228:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800423a:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	430a      	orrs	r2, r1
 800424e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2200      	movs	r2, #0
 8004258:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2200      	movs	r2, #0
 8004262:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3720      	adds	r7, #32
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	003d0900 	.word	0x003d0900

08004288 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e066      	b.n	8004368 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2203      	movs	r2, #3
 800429e:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 80042a0:	2300      	movs	r3, #0
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0208 	bic.w	r2, r2, #8
 80042b4:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	617b      	str	r3, [r7, #20]
 80042c6:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 80042c8:	2300      	movs	r3, #0
 80042ca:	613b      	str	r3, [r7, #16]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0201 	bic.w	r2, r2, #1
 80042da:	605a      	str	r2, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	613b      	str	r3, [r7, #16]
 80042e8:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 0206 	bic.w	r2, r2, #6
 80042fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0201 	bic.w	r2, r2, #1
 8004312:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	60fb      	str	r3, [r7, #12]
 8004324:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8004326:	2300      	movs	r3, #0
 8004328:	60bb      	str	r3, [r7, #8]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800433a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004346:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800434a:	60bb      	str	r3, [r7, #8]
 800434c:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f818 	bl	8004384 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_DSI_MspInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_DSI_MspDeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	7c1b      	ldrb	r3, [r3, #16]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d101      	bne.n	80043ae <HAL_DSI_ConfigVideoMode+0x16>
 80043aa:	2302      	movs	r3, #2
 80043ac:	e1f6      	b.n	800479c <HAL_DSI_ConfigVideoMode+0x404>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0201 	bic.w	r2, r2, #1
 80043c2:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0201 	bic.w	r2, r2, #1
 80043d4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0203 	bic.w	r2, r2, #3
 80043e6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004408:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800440c:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	691a      	ldr	r2, [r3, #16]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6812      	ldr	r2, [r2, #0]
 800442a:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 800442e:	f023 031f 	bic.w	r3, r3, #31
 8004432:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	695a      	ldr	r2, [r3, #20]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	430a      	orrs	r2, r1
 8004444:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6812      	ldr	r2, [r2, #0]
 8004450:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 8004454:	f023 031f 	bic.w	r3, r3, #31
 8004458:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	699a      	ldr	r2, [r3, #24]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0203 	bic.w	r2, r2, #3
 800447a:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68d9      	ldr	r1, [r3, #12]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695a      	ldr	r2, [r3, #20]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 0207 	bic.w	r2, r2, #7
 800449c:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6959      	ldr	r1, [r3, #20]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	431a      	orrs	r2, r3
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	69db      	ldr	r3, [r3, #28]
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691a      	ldr	r2, [r3, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 020f 	bic.w	r2, r2, #15
 80044ca:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6919      	ldr	r1, [r3, #16]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 020e 	bic.w	r2, r2, #14
 80044ee:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	005a      	lsls	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b03      	cmp	r3, #3
 8004510:	d110      	bne.n	8004534 <HAL_DSI_ConfigVideoMode+0x19c>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	691a      	ldr	r2, [r3, #16]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004520:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6919      	ldr	r1, [r3, #16]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6812      	ldr	r2, [r2, #0]
 800453e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004542:	f023 030f 	bic.w	r3, r3, #15
 8004546:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004568:	f023 030f 	bic.w	r3, r3, #15
 800456c:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6812      	ldr	r2, [r2, #0]
 800458a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800458e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004592:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6812      	ldr	r2, [r2, #0]
 80045b0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045b4:	f023 0303 	bic.w	r3, r3, #3
 80045b8:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045da:	f023 0303 	bic.w	r3, r3, #3
 80045de:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004600:	f023 0303 	bic.w	r3, r3, #3
 8004604:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6812      	ldr	r2, [r2, #0]
 8004622:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004626:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800462a:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800464c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699a      	ldr	r2, [r3, #24]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800466e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6999      	ldr	r1, [r3, #24]
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800467a:	041a      	lsls	r2, r3, #16
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	430a      	orrs	r2, r1
 8004682:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004692:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6999      	ldr	r1, [r3, #24]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046b4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046d6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	430a      	orrs	r2, r1
 80046e8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046f8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	430a      	orrs	r2, r1
 800470a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800471a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800473c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	430a      	orrs	r2, r1
 800474e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800475e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004780:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	7c1b      	ldrb	r3, [r3, #16]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d101      	bne.n	80047be <HAL_DSI_ConfigPhyTimer+0x16>
 80047ba:	2302      	movs	r3, #2
 80047bc:	e058      	b.n	8004870 <HAL_DSI_ConfigPhyTimer+0xc8>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	4293      	cmp	r3, r2
 80047ce:	bf38      	it	cc
 80047d0:	4613      	movcc	r3, r2
 80047d2:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 80047e4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	041a      	lsls	r2, r3, #16
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004812:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	041b      	lsls	r3, r3, #16
 8004828:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8004830:	431a      	orrs	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	430a      	orrs	r2, r1
 8004838:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800484c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	021a      	lsls	r2, r3, #8
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	7c1b      	ldrb	r3, [r3, #16]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_DSI_Start+0x14>
 800488c:	2302      	movs	r3, #2
 800488e:	e02b      	b.n	80048e8 <HAL_DSI_Start+0x6c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f042 0201 	orr.w	r2, r2, #1
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 80048b8:	2300      	movs	r3, #0
 80048ba:	60bb      	str	r3, [r7, #8]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f042 0208 	orr.w	r2, r2, #8
 80048cc:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	60bb      	str	r3, [r7, #8]
 80048de:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b088      	sub	sp, #32
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
 8004900:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	7c1b      	ldrb	r3, [r3, #16]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <HAL_DSI_ShortWrite+0x1a>
 800490a:	2302      	movs	r3, #2
 800490c:	e010      	b.n	8004930 <HAL_DSI_ShortWrite+0x3c>
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2201      	movs	r2, #1
 8004912:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8004914:	6a3b      	ldr	r3, [r7, #32]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	68b9      	ldr	r1, [r7, #8]
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f7ff fb69 	bl	8003ff6 <DSI_ShortWrite>
 8004924:	4603      	mov	r3, r0
 8004926:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	741a      	strb	r2, [r3, #16]

  return status;
 800492e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b08c      	sub	sp, #48	; 0x30
 800493c:	af02      	add	r7, sp, #8
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8004946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004948:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	7c1b      	ldrb	r3, [r3, #16]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d101      	bne.n	8004956 <HAL_DSI_LongWrite+0x1e>
 8004952:	2302      	movs	r3, #2
 8004954:	e084      	b.n	8004a60 <HAL_DSI_LongWrite+0x128>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 800495c:	f7fc faf6 	bl	8000f4c <HAL_GetTick>
 8004960:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004962:	e00c      	b.n	800497e <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004964:	f7fc faf2 	bl	8000f4c <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004972:	d904      	bls.n	800497e <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e070      	b.n	8004a60 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d0eb      	beq.n	8004964 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 800498c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498e:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	2b03      	cmp	r3, #3
 8004994:	bf28      	it	cs
 8004996:	2303      	movcs	r3, #3
 8004998:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 800499a:	2300      	movs	r3, #0
 800499c:	623b      	str	r3, [r7, #32]
 800499e:	e00f      	b.n	80049c0 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	4413      	add	r3, r2
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	461a      	mov	r2, r3
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	3301      	adds	r3, #1
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	fa02 f303 	lsl.w	r3, r2, r3
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	3301      	adds	r3, #1
 80049be:	623b      	str	r3, [r7, #32]
 80049c0:	6a3a      	ldr	r2, [r7, #32]
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d3eb      	bcc.n	80049a0 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	69fa      	ldr	r2, [r7, #28]
 80049ce:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	4413      	add	r3, r2
 80049de:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 80049e0:	e028      	b.n	8004a34 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	bf28      	it	cs
 80049e8:	2304      	movcs	r3, #4
 80049ea:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 80049f0:	2300      	movs	r3, #0
 80049f2:	623b      	str	r3, [r7, #32]
 80049f4:	e00e      	b.n	8004a14 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	4413      	add	r3, r2
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	461a      	mov	r2, r3
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	69fa      	ldr	r2, [r7, #28]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004a0e:	6a3b      	ldr	r3, [r7, #32]
 8004a10:	3301      	adds	r3, #1
 8004a12:	623b      	str	r3, [r7, #32]
 8004a14:	6a3a      	ldr	r2, [r7, #32]
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d3ec      	bcc.n	80049f6 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	69fa      	ldr	r2, [r7, #28]
 8004a22:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8004a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	4413      	add	r3, r2
 8004a32:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8004a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1d3      	bne.n	80049e2 <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004a42:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	3301      	adds	r3, #1
 8004a48:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	68b9      	ldr	r1, [r7, #8]
 8004a54:	f7ff fab6 	bl	8003fc4 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3728      	adds	r7, #40	; 0x28
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a7a:	4b23      	ldr	r3, [pc, #140]	; (8004b08 <HAL_FLASH_Program+0xa0>)
 8004a7c:	7e1b      	ldrb	r3, [r3, #24]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_FLASH_Program+0x1e>
 8004a82:	2302      	movs	r3, #2
 8004a84:	e03b      	b.n	8004afe <HAL_FLASH_Program+0x96>
 8004a86:	4b20      	ldr	r3, [pc, #128]	; (8004b08 <HAL_FLASH_Program+0xa0>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a90:	f000 f870 	bl	8004b74 <FLASH_WaitForLastOperation>
 8004a94:	4603      	mov	r3, r0
 8004a96:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004a98:	7dfb      	ldrb	r3, [r7, #23]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d12b      	bne.n	8004af6 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d105      	bne.n	8004ab0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004aa4:	783b      	ldrb	r3, [r7, #0]
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	68b8      	ldr	r0, [r7, #8]
 8004aaa:	f000 f919 	bl	8004ce0 <FLASH_Program_Byte>
 8004aae:	e016      	b.n	8004ade <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d105      	bne.n	8004ac2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004ab6:	883b      	ldrh	r3, [r7, #0]
 8004ab8:	4619      	mov	r1, r3
 8004aba:	68b8      	ldr	r0, [r7, #8]
 8004abc:	f000 f8ec 	bl	8004c98 <FLASH_Program_HalfWord>
 8004ac0:	e00d      	b.n	8004ade <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d105      	bne.n	8004ad4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	4619      	mov	r1, r3
 8004acc:	68b8      	ldr	r0, [r7, #8]
 8004ace:	f000 f8c1 	bl	8004c54 <FLASH_Program_Word>
 8004ad2:	e004      	b.n	8004ade <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ad8:	68b8      	ldr	r0, [r7, #8]
 8004ada:	f000 f88b 	bl	8004bf4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ade:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ae2:	f000 f847 	bl	8004b74 <FLASH_WaitForLastOperation>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004aea:	4b08      	ldr	r3, [pc, #32]	; (8004b0c <HAL_FLASH_Program+0xa4>)
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	4a07      	ldr	r2, [pc, #28]	; (8004b0c <HAL_FLASH_Program+0xa4>)
 8004af0:	f023 0301 	bic.w	r3, r3, #1
 8004af4:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004af6:	4b04      	ldr	r3, [pc, #16]	; (8004b08 <HAL_FLASH_Program+0xa0>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3718      	adds	r7, #24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	20000808 	.word	0x20000808
 8004b0c:	40023c00 	.word	0x40023c00

08004b10 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004b16:	2300      	movs	r3, #0
 8004b18:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	; (8004b48 <HAL_FLASH_Unlock+0x38>)
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	da0b      	bge.n	8004b3a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004b22:	4b09      	ldr	r3, [pc, #36]	; (8004b48 <HAL_FLASH_Unlock+0x38>)
 8004b24:	4a09      	ldr	r2, [pc, #36]	; (8004b4c <HAL_FLASH_Unlock+0x3c>)
 8004b26:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004b28:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <HAL_FLASH_Unlock+0x38>)
 8004b2a:	4a09      	ldr	r2, [pc, #36]	; (8004b50 <HAL_FLASH_Unlock+0x40>)
 8004b2c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b2e:	4b06      	ldr	r3, [pc, #24]	; (8004b48 <HAL_FLASH_Unlock+0x38>)
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	da01      	bge.n	8004b3a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	40023c00 	.word	0x40023c00
 8004b4c:	45670123 	.word	0x45670123
 8004b50:	cdef89ab 	.word	0xcdef89ab

08004b54 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004b54:	b480      	push	{r7}
 8004b56:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004b58:	4b05      	ldr	r3, [pc, #20]	; (8004b70 <HAL_FLASH_Lock+0x1c>)
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	4a04      	ldr	r2, [pc, #16]	; (8004b70 <HAL_FLASH_Lock+0x1c>)
 8004b5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b62:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr
 8004b70:	40023c00 	.word	0x40023c00

08004b74 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004b80:	4b1a      	ldr	r3, [pc, #104]	; (8004bec <FLASH_WaitForLastOperation+0x78>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004b86:	f7fc f9e1 	bl	8000f4c <HAL_GetTick>
 8004b8a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004b8c:	e010      	b.n	8004bb0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b94:	d00c      	beq.n	8004bb0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d007      	beq.n	8004bac <FLASH_WaitForLastOperation+0x38>
 8004b9c:	f7fc f9d6 	bl	8000f4c <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d201      	bcs.n	8004bb0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e019      	b.n	8004be4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004bb0:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <FLASH_WaitForLastOperation+0x7c>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1e8      	bne.n	8004b8e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <FLASH_WaitForLastOperation+0x7c>)
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d002      	beq.n	8004bce <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004bc8:	4b09      	ldr	r3, [pc, #36]	; (8004bf0 <FLASH_WaitForLastOperation+0x7c>)
 8004bca:	2201      	movs	r2, #1
 8004bcc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004bce:	4b08      	ldr	r3, [pc, #32]	; (8004bf0 <FLASH_WaitForLastOperation+0x7c>)
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004bda:	f000 f8a3 	bl	8004d24 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e000      	b.n	8004be4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
  
}  
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	20000808 	.word	0x20000808
 8004bf0:	40023c00 	.word	0x40023c00

08004bf4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004bf4:	b490      	push	{r4, r7}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c00:	4b13      	ldr	r3, [pc, #76]	; (8004c50 <FLASH_Program_DoubleWord+0x5c>)
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	4a12      	ldr	r2, [pc, #72]	; (8004c50 <FLASH_Program_DoubleWord+0x5c>)
 8004c06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004c0c:	4b10      	ldr	r3, [pc, #64]	; (8004c50 <FLASH_Program_DoubleWord+0x5c>)
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	4a0f      	ldr	r2, [pc, #60]	; (8004c50 <FLASH_Program_DoubleWord+0x5c>)
 8004c12:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004c16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c18:	4b0d      	ldr	r3, [pc, #52]	; (8004c50 <FLASH_Program_DoubleWord+0x5c>)
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	4a0c      	ldr	r2, [pc, #48]	; (8004c50 <FLASH_Program_DoubleWord+0x5c>)
 8004c1e:	f043 0301 	orr.w	r3, r3, #1
 8004c22:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004c2a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004c2e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	f04f 0400 	mov.w	r4, #0
 8004c3a:	0013      	movs	r3, r2
 8004c3c:	2400      	movs	r4, #0
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	3204      	adds	r2, #4
 8004c42:	6013      	str	r3, [r2, #0]
}
 8004c44:	bf00      	nop
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bc90      	pop	{r4, r7}
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	40023c00 	.word	0x40023c00

08004c54 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c5e:	4b0d      	ldr	r3, [pc, #52]	; (8004c94 <FLASH_Program_Word+0x40>)
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	4a0c      	ldr	r2, [pc, #48]	; (8004c94 <FLASH_Program_Word+0x40>)
 8004c64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004c6a:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <FLASH_Program_Word+0x40>)
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	4a09      	ldr	r2, [pc, #36]	; (8004c94 <FLASH_Program_Word+0x40>)
 8004c70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c76:	4b07      	ldr	r3, [pc, #28]	; (8004c94 <FLASH_Program_Word+0x40>)
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	4a06      	ldr	r2, [pc, #24]	; (8004c94 <FLASH_Program_Word+0x40>)
 8004c7c:	f043 0301 	orr.w	r3, r3, #1
 8004c80:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	601a      	str	r2, [r3, #0]
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	40023c00 	.word	0x40023c00

08004c98 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ca4:	4b0d      	ldr	r3, [pc, #52]	; (8004cdc <FLASH_Program_HalfWord+0x44>)
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	4a0c      	ldr	r2, [pc, #48]	; (8004cdc <FLASH_Program_HalfWord+0x44>)
 8004caa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004cb0:	4b0a      	ldr	r3, [pc, #40]	; (8004cdc <FLASH_Program_HalfWord+0x44>)
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	4a09      	ldr	r2, [pc, #36]	; (8004cdc <FLASH_Program_HalfWord+0x44>)
 8004cb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004cbc:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <FLASH_Program_HalfWord+0x44>)
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	4a06      	ldr	r2, [pc, #24]	; (8004cdc <FLASH_Program_HalfWord+0x44>)
 8004cc2:	f043 0301 	orr.w	r3, r3, #1
 8004cc6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	887a      	ldrh	r2, [r7, #2]
 8004ccc:	801a      	strh	r2, [r3, #0]
}
 8004cce:	bf00      	nop
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	40023c00 	.word	0x40023c00

08004ce0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cec:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <FLASH_Program_Byte+0x40>)
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	4a0b      	ldr	r2, [pc, #44]	; (8004d20 <FLASH_Program_Byte+0x40>)
 8004cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cf6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004cf8:	4b09      	ldr	r3, [pc, #36]	; (8004d20 <FLASH_Program_Byte+0x40>)
 8004cfa:	4a09      	ldr	r2, [pc, #36]	; (8004d20 <FLASH_Program_Byte+0x40>)
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004d00:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <FLASH_Program_Byte+0x40>)
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	4a06      	ldr	r2, [pc, #24]	; (8004d20 <FLASH_Program_Byte+0x40>)
 8004d06:	f043 0301 	orr.w	r3, r3, #1
 8004d0a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	78fa      	ldrb	r2, [r7, #3]
 8004d10:	701a      	strb	r2, [r3, #0]
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	40023c00 	.word	0x40023c00

08004d24 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004d28:	4b2f      	ldr	r3, [pc, #188]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f003 0310 	and.w	r3, r3, #16
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d008      	beq.n	8004d46 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004d34:	4b2d      	ldr	r3, [pc, #180]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	f043 0310 	orr.w	r3, r3, #16
 8004d3c:	4a2b      	ldr	r2, [pc, #172]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d3e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004d40:	4b29      	ldr	r3, [pc, #164]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d42:	2210      	movs	r2, #16
 8004d44:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004d46:	4b28      	ldr	r3, [pc, #160]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f003 0320 	and.w	r3, r3, #32
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d008      	beq.n	8004d64 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004d52:	4b26      	ldr	r3, [pc, #152]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d54:	69db      	ldr	r3, [r3, #28]
 8004d56:	f043 0308 	orr.w	r3, r3, #8
 8004d5a:	4a24      	ldr	r2, [pc, #144]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d5c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004d5e:	4b22      	ldr	r3, [pc, #136]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d60:	2220      	movs	r2, #32
 8004d62:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004d64:	4b20      	ldr	r3, [pc, #128]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d008      	beq.n	8004d82 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004d70:	4b1e      	ldr	r3, [pc, #120]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	f043 0304 	orr.w	r3, r3, #4
 8004d78:	4a1c      	ldr	r2, [pc, #112]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d7a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d7e:	2240      	movs	r2, #64	; 0x40
 8004d80:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004d82:	4b19      	ldr	r3, [pc, #100]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d008      	beq.n	8004da0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004d8e:	4b17      	ldr	r3, [pc, #92]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	f043 0302 	orr.w	r3, r3, #2
 8004d96:	4a15      	ldr	r2, [pc, #84]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004d98:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004d9a:	4b13      	ldr	r3, [pc, #76]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004d9c:	2280      	movs	r2, #128	; 0x80
 8004d9e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004da0:	4b11      	ldr	r3, [pc, #68]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d009      	beq.n	8004dc0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004dac:	4b0f      	ldr	r3, [pc, #60]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	f043 0301 	orr.w	r3, r3, #1
 8004db4:	4a0d      	ldr	r2, [pc, #52]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004db6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004db8:	4b0b      	ldr	r3, [pc, #44]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004dba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004dbe:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004dc0:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d008      	beq.n	8004dde <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004dcc:	4b07      	ldr	r3, [pc, #28]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	f043 0320 	orr.w	r3, r3, #32
 8004dd4:	4a05      	ldr	r2, [pc, #20]	; (8004dec <FLASH_SetErrorCode+0xc8>)
 8004dd6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004dd8:	4b03      	ldr	r3, [pc, #12]	; (8004de8 <FLASH_SetErrorCode+0xc4>)
 8004dda:	2202      	movs	r2, #2
 8004ddc:	60da      	str	r2, [r3, #12]
  }
}
 8004dde:	bf00      	nop
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	40023c00 	.word	0x40023c00
 8004dec:	20000808 	.word	0x20000808

08004df0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004e02:	4b32      	ldr	r3, [pc, #200]	; (8004ecc <HAL_FLASHEx_Erase+0xdc>)
 8004e04:	7e1b      	ldrb	r3, [r3, #24]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_FLASHEx_Erase+0x1e>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e05a      	b.n	8004ec4 <HAL_FLASHEx_Erase+0xd4>
 8004e0e:	4b2f      	ldr	r3, [pc, #188]	; (8004ecc <HAL_FLASHEx_Erase+0xdc>)
 8004e10:	2201      	movs	r2, #1
 8004e12:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e14:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e18:	f7ff feac 	bl	8004b74 <FLASH_WaitForLastOperation>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d14a      	bne.n	8004ebc <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e2c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d117      	bne.n	8004e66 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	4619      	mov	r1, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	f000 f846 	bl	8004ed4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e4c:	f7ff fe92 	bl	8004b74 <FLASH_WaitForLastOperation>
 8004e50:	4603      	mov	r3, r0
 8004e52:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004e54:	4b1e      	ldr	r3, [pc, #120]	; (8004ed0 <HAL_FLASHEx_Erase+0xe0>)
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	4a1d      	ldr	r2, [pc, #116]	; (8004ed0 <HAL_FLASHEx_Erase+0xe0>)
 8004e5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004e5e:	f023 0304 	bic.w	r3, r3, #4
 8004e62:	6113      	str	r3, [r2, #16]
 8004e64:	e028      	b.n	8004eb8 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	60bb      	str	r3, [r7, #8]
 8004e6c:	e01c      	b.n	8004ea8 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	4619      	mov	r1, r3
 8004e76:	68b8      	ldr	r0, [r7, #8]
 8004e78:	f000 f866 	bl	8004f48 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e7c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e80:	f7ff fe78 	bl	8004b74 <FLASH_WaitForLastOperation>
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004e88:	4b11      	ldr	r3, [pc, #68]	; (8004ed0 <HAL_FLASHEx_Erase+0xe0>)
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	4a10      	ldr	r2, [pc, #64]	; (8004ed0 <HAL_FLASHEx_Erase+0xe0>)
 8004e8e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004e92:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	601a      	str	r2, [r3, #0]
          break;
 8004ea0:	e00a      	b.n	8004eb8 <HAL_FLASHEx_Erase+0xc8>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	60bb      	str	r3, [r7, #8]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68da      	ldr	r2, [r3, #12]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d3da      	bcc.n	8004e6e <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004eb8:	f000 f894 	bl	8004fe4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ebc:	4b03      	ldr	r3, [pc, #12]	; (8004ecc <HAL_FLASHEx_Erase+0xdc>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	761a      	strb	r2, [r3, #24]

  return status;
 8004ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20000808 	.word	0x20000808
 8004ed0:	40023c00 	.word	0x40023c00

08004ed4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	6039      	str	r1, [r7, #0]
 8004ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ee0:	4b18      	ldr	r3, [pc, #96]	; (8004f44 <FLASH_MassErase+0x70>)
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	4a17      	ldr	r2, [pc, #92]	; (8004f44 <FLASH_MassErase+0x70>)
 8004ee6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eea:	6113      	str	r3, [r2, #16]

  if(Banks == FLASH_BANK_BOTH)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d108      	bne.n	8004f04 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8004ef2:	4b14      	ldr	r3, [pc, #80]	; (8004f44 <FLASH_MassErase+0x70>)
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <FLASH_MassErase+0x70>)
 8004ef8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004efc:	f043 0304 	orr.w	r3, r3, #4
 8004f00:	6113      	str	r3, [r2, #16]
 8004f02:	e00f      	b.n	8004f24 <FLASH_MassErase+0x50>
  }
  else if(Banks == FLASH_BANK_1)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d106      	bne.n	8004f18 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8004f0a:	4b0e      	ldr	r3, [pc, #56]	; (8004f44 <FLASH_MassErase+0x70>)
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	4a0d      	ldr	r2, [pc, #52]	; (8004f44 <FLASH_MassErase+0x70>)
 8004f10:	f043 0304 	orr.w	r3, r3, #4
 8004f14:	6113      	str	r3, [r2, #16]
 8004f16:	e005      	b.n	8004f24 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004f18:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <FLASH_MassErase+0x70>)
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	4a09      	ldr	r2, [pc, #36]	; (8004f44 <FLASH_MassErase+0x70>)
 8004f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f22:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004f24:	4b07      	ldr	r3, [pc, #28]	; (8004f44 <FLASH_MassErase+0x70>)
 8004f26:	691a      	ldr	r2, [r3, #16]
 8004f28:	79fb      	ldrb	r3, [r7, #7]
 8004f2a:	021b      	lsls	r3, r3, #8
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	4a05      	ldr	r2, [pc, #20]	; (8004f44 <FLASH_MassErase+0x70>)
 8004f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f34:	6113      	str	r3, [r2, #16]
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40023c00 	.word	0x40023c00

08004f48 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	460b      	mov	r3, r1
 8004f52:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004f58:	78fb      	ldrb	r3, [r7, #3]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d102      	bne.n	8004f64 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	e010      	b.n	8004f86 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004f64:	78fb      	ldrb	r3, [r7, #3]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d103      	bne.n	8004f72 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004f6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f6e:	60fb      	str	r3, [r7, #12]
 8004f70:	e009      	b.n	8004f86 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004f72:	78fb      	ldrb	r3, [r7, #3]
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d103      	bne.n	8004f80 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004f78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f7c:	60fb      	str	r3, [r7, #12]
 8004f7e:	e002      	b.n	8004f86 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004f80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f84:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b0b      	cmp	r3, #11
 8004f8a:	d902      	bls.n	8004f92 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004f92:	4b13      	ldr	r3, [pc, #76]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	4a12      	ldr	r2, [pc, #72]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004f9e:	4b10      	ldr	r3, [pc, #64]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fa0:	691a      	ldr	r2, [r3, #16]
 8004fa2:	490f      	ldr	r1, [pc, #60]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004faa:	4b0d      	ldr	r3, [pc, #52]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	4a0c      	ldr	r2, [pc, #48]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fb0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004fb4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fb8:	691a      	ldr	r2, [r3, #16]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	00db      	lsls	r3, r3, #3
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	4a07      	ldr	r2, [pc, #28]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fc2:	f043 0302 	orr.w	r3, r3, #2
 8004fc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004fc8:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <FLASH_Erase_Sector+0x98>)
 8004fce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fd2:	6113      	str	r3, [r2, #16]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	40023c00 	.word	0x40023c00

08004fe4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8004fe8:	4b20      	ldr	r3, [pc, #128]	; (800506c <FLASH_FlushCaches+0x88>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d017      	beq.n	8005024 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004ff4:	4b1d      	ldr	r3, [pc, #116]	; (800506c <FLASH_FlushCaches+0x88>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a1c      	ldr	r2, [pc, #112]	; (800506c <FLASH_FlushCaches+0x88>)
 8004ffa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ffe:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005000:	4b1a      	ldr	r3, [pc, #104]	; (800506c <FLASH_FlushCaches+0x88>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a19      	ldr	r2, [pc, #100]	; (800506c <FLASH_FlushCaches+0x88>)
 8005006:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800500a:	6013      	str	r3, [r2, #0]
 800500c:	4b17      	ldr	r3, [pc, #92]	; (800506c <FLASH_FlushCaches+0x88>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a16      	ldr	r2, [pc, #88]	; (800506c <FLASH_FlushCaches+0x88>)
 8005012:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005016:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005018:	4b14      	ldr	r3, [pc, #80]	; (800506c <FLASH_FlushCaches+0x88>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a13      	ldr	r2, [pc, #76]	; (800506c <FLASH_FlushCaches+0x88>)
 800501e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005022:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005024:	4b11      	ldr	r3, [pc, #68]	; (800506c <FLASH_FlushCaches+0x88>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800502c:	2b00      	cmp	r3, #0
 800502e:	d017      	beq.n	8005060 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005030:	4b0e      	ldr	r3, [pc, #56]	; (800506c <FLASH_FlushCaches+0x88>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a0d      	ldr	r2, [pc, #52]	; (800506c <FLASH_FlushCaches+0x88>)
 8005036:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800503a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800503c:	4b0b      	ldr	r3, [pc, #44]	; (800506c <FLASH_FlushCaches+0x88>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a0a      	ldr	r2, [pc, #40]	; (800506c <FLASH_FlushCaches+0x88>)
 8005042:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005046:	6013      	str	r3, [r2, #0]
 8005048:	4b08      	ldr	r3, [pc, #32]	; (800506c <FLASH_FlushCaches+0x88>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a07      	ldr	r2, [pc, #28]	; (800506c <FLASH_FlushCaches+0x88>)
 800504e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005052:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005054:	4b05      	ldr	r3, [pc, #20]	; (800506c <FLASH_FlushCaches+0x88>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a04      	ldr	r2, [pc, #16]	; (800506c <FLASH_FlushCaches+0x88>)
 800505a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800505e:	6013      	str	r3, [r2, #0]
  }
}
 8005060:	bf00      	nop
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	40023c00 	.word	0x40023c00

08005070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005070:	b480      	push	{r7}
 8005072:	b089      	sub	sp, #36	; 0x24
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800507e:	2300      	movs	r3, #0
 8005080:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005082:	2300      	movs	r3, #0
 8005084:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005086:	2300      	movs	r3, #0
 8005088:	61fb      	str	r3, [r7, #28]
 800508a:	e177      	b.n	800537c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800508c:	2201      	movs	r2, #1
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	4013      	ands	r3, r2
 800509e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	f040 8166 	bne.w	8005376 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d00b      	beq.n	80050ca <HAL_GPIO_Init+0x5a>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d007      	beq.n	80050ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050be:	2b11      	cmp	r3, #17
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	2b12      	cmp	r3, #18
 80050c8:	d130      	bne.n	800512c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	2203      	movs	r2, #3
 80050d6:	fa02 f303 	lsl.w	r3, r2, r3
 80050da:	43db      	mvns	r3, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4013      	ands	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	fa02 f303 	lsl.w	r3, r2, r3
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005100:	2201      	movs	r2, #1
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	fa02 f303 	lsl.w	r3, r2, r3
 8005108:	43db      	mvns	r3, r3
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	4013      	ands	r3, r2
 800510e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	091b      	lsrs	r3, r3, #4
 8005116:	f003 0201 	and.w	r2, r3, #1
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	fa02 f303 	lsl.w	r3, r2, r3
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	4313      	orrs	r3, r2
 8005124:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	2203      	movs	r2, #3
 8005138:	fa02 f303 	lsl.w	r3, r2, r3
 800513c:	43db      	mvns	r3, r3
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	4013      	ands	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	fa02 f303 	lsl.w	r3, r2, r3
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	4313      	orrs	r3, r2
 8005154:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2b02      	cmp	r3, #2
 8005162:	d003      	beq.n	800516c <HAL_GPIO_Init+0xfc>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	2b12      	cmp	r3, #18
 800516a:	d123      	bne.n	80051b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	08da      	lsrs	r2, r3, #3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3208      	adds	r2, #8
 8005174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005178:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	220f      	movs	r2, #15
 8005184:	fa02 f303 	lsl.w	r3, r2, r3
 8005188:	43db      	mvns	r3, r3
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	4013      	ands	r3, r2
 800518e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	691a      	ldr	r2, [r3, #16]
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	fa02 f303 	lsl.w	r3, r2, r3
 80051a0:	69ba      	ldr	r2, [r7, #24]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	08da      	lsrs	r2, r3, #3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3208      	adds	r2, #8
 80051ae:	69b9      	ldr	r1, [r7, #24]
 80051b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	2203      	movs	r2, #3
 80051c0:	fa02 f303 	lsl.w	r3, r2, r3
 80051c4:	43db      	mvns	r3, r3
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	4013      	ands	r3, r2
 80051ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f003 0203 	and.w	r2, r3, #3
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	fa02 f303 	lsl.w	r3, r2, r3
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	4313      	orrs	r3, r2
 80051e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 80c0 	beq.w	8005376 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051f6:	2300      	movs	r3, #0
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	4b65      	ldr	r3, [pc, #404]	; (8005390 <HAL_GPIO_Init+0x320>)
 80051fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fe:	4a64      	ldr	r2, [pc, #400]	; (8005390 <HAL_GPIO_Init+0x320>)
 8005200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005204:	6453      	str	r3, [r2, #68]	; 0x44
 8005206:	4b62      	ldr	r3, [pc, #392]	; (8005390 <HAL_GPIO_Init+0x320>)
 8005208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800520a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800520e:	60fb      	str	r3, [r7, #12]
 8005210:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005212:	4a60      	ldr	r2, [pc, #384]	; (8005394 <HAL_GPIO_Init+0x324>)
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	089b      	lsrs	r3, r3, #2
 8005218:	3302      	adds	r3, #2
 800521a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800521e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	f003 0303 	and.w	r3, r3, #3
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	220f      	movs	r2, #15
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43db      	mvns	r3, r3
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	4013      	ands	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a57      	ldr	r2, [pc, #348]	; (8005398 <HAL_GPIO_Init+0x328>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d037      	beq.n	80052ae <HAL_GPIO_Init+0x23e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a56      	ldr	r2, [pc, #344]	; (800539c <HAL_GPIO_Init+0x32c>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d031      	beq.n	80052aa <HAL_GPIO_Init+0x23a>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a55      	ldr	r2, [pc, #340]	; (80053a0 <HAL_GPIO_Init+0x330>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d02b      	beq.n	80052a6 <HAL_GPIO_Init+0x236>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a54      	ldr	r2, [pc, #336]	; (80053a4 <HAL_GPIO_Init+0x334>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d025      	beq.n	80052a2 <HAL_GPIO_Init+0x232>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a53      	ldr	r2, [pc, #332]	; (80053a8 <HAL_GPIO_Init+0x338>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d01f      	beq.n	800529e <HAL_GPIO_Init+0x22e>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a52      	ldr	r2, [pc, #328]	; (80053ac <HAL_GPIO_Init+0x33c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d019      	beq.n	800529a <HAL_GPIO_Init+0x22a>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a51      	ldr	r2, [pc, #324]	; (80053b0 <HAL_GPIO_Init+0x340>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <HAL_GPIO_Init+0x226>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a50      	ldr	r2, [pc, #320]	; (80053b4 <HAL_GPIO_Init+0x344>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d00d      	beq.n	8005292 <HAL_GPIO_Init+0x222>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a4f      	ldr	r2, [pc, #316]	; (80053b8 <HAL_GPIO_Init+0x348>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d007      	beq.n	800528e <HAL_GPIO_Init+0x21e>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a4e      	ldr	r2, [pc, #312]	; (80053bc <HAL_GPIO_Init+0x34c>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d101      	bne.n	800528a <HAL_GPIO_Init+0x21a>
 8005286:	2309      	movs	r3, #9
 8005288:	e012      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 800528a:	230a      	movs	r3, #10
 800528c:	e010      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 800528e:	2308      	movs	r3, #8
 8005290:	e00e      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 8005292:	2307      	movs	r3, #7
 8005294:	e00c      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 8005296:	2306      	movs	r3, #6
 8005298:	e00a      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 800529a:	2305      	movs	r3, #5
 800529c:	e008      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 800529e:	2304      	movs	r3, #4
 80052a0:	e006      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 80052a2:	2303      	movs	r3, #3
 80052a4:	e004      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e002      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 80052aa:	2301      	movs	r3, #1
 80052ac:	e000      	b.n	80052b0 <HAL_GPIO_Init+0x240>
 80052ae:	2300      	movs	r3, #0
 80052b0:	69fa      	ldr	r2, [r7, #28]
 80052b2:	f002 0203 	and.w	r2, r2, #3
 80052b6:	0092      	lsls	r2, r2, #2
 80052b8:	4093      	lsls	r3, r2
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	4313      	orrs	r3, r2
 80052be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052c0:	4934      	ldr	r1, [pc, #208]	; (8005394 <HAL_GPIO_Init+0x324>)
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	089b      	lsrs	r3, r3, #2
 80052c6:	3302      	adds	r3, #2
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052ce:	4b3c      	ldr	r3, [pc, #240]	; (80053c0 <HAL_GPIO_Init+0x350>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	43db      	mvns	r3, r3
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	4013      	ands	r3, r2
 80052dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052f2:	4a33      	ldr	r2, [pc, #204]	; (80053c0 <HAL_GPIO_Init+0x350>)
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80052f8:	4b31      	ldr	r3, [pc, #196]	; (80053c0 <HAL_GPIO_Init+0x350>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	43db      	mvns	r3, r3
 8005302:	69ba      	ldr	r2, [r7, #24]
 8005304:	4013      	ands	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	4313      	orrs	r3, r2
 800531a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800531c:	4a28      	ldr	r2, [pc, #160]	; (80053c0 <HAL_GPIO_Init+0x350>)
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005322:	4b27      	ldr	r3, [pc, #156]	; (80053c0 <HAL_GPIO_Init+0x350>)
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	43db      	mvns	r3, r3
 800532c:	69ba      	ldr	r2, [r7, #24]
 800532e:	4013      	ands	r3, r2
 8005330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800533e:	69ba      	ldr	r2, [r7, #24]
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	4313      	orrs	r3, r2
 8005344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005346:	4a1e      	ldr	r2, [pc, #120]	; (80053c0 <HAL_GPIO_Init+0x350>)
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800534c:	4b1c      	ldr	r3, [pc, #112]	; (80053c0 <HAL_GPIO_Init+0x350>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	43db      	mvns	r3, r3
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	4013      	ands	r3, r2
 800535a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005368:	69ba      	ldr	r2, [r7, #24]
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	4313      	orrs	r3, r2
 800536e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005370:	4a13      	ldr	r2, [pc, #76]	; (80053c0 <HAL_GPIO_Init+0x350>)
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	3301      	adds	r3, #1
 800537a:	61fb      	str	r3, [r7, #28]
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	2b0f      	cmp	r3, #15
 8005380:	f67f ae84 	bls.w	800508c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005384:	bf00      	nop
 8005386:	3724      	adds	r7, #36	; 0x24
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	40023800 	.word	0x40023800
 8005394:	40013800 	.word	0x40013800
 8005398:	40020000 	.word	0x40020000
 800539c:	40020400 	.word	0x40020400
 80053a0:	40020800 	.word	0x40020800
 80053a4:	40020c00 	.word	0x40020c00
 80053a8:	40021000 	.word	0x40021000
 80053ac:	40021400 	.word	0x40021400
 80053b0:	40021800 	.word	0x40021800
 80053b4:	40021c00 	.word	0x40021c00
 80053b8:	40022000 	.word	0x40022000
 80053bc:	40022400 	.word	0x40022400
 80053c0:	40013c00 	.word	0x40013c00

080053c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	460b      	mov	r3, r1
 80053ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	691a      	ldr	r2, [r3, #16]
 80053d4:	887b      	ldrh	r3, [r7, #2]
 80053d6:	4013      	ands	r3, r2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053dc:	2301      	movs	r3, #1
 80053de:	73fb      	strb	r3, [r7, #15]
 80053e0:	e001      	b.n	80053e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053e2:	2300      	movs	r3, #0
 80053e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3714      	adds	r7, #20
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	460b      	mov	r3, r1
 80053fe:	807b      	strh	r3, [r7, #2]
 8005400:	4613      	mov	r3, r2
 8005402:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005404:	787b      	ldrb	r3, [r7, #1]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800540a:	887a      	ldrh	r2, [r7, #2]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005410:	e003      	b.n	800541a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005412:	887b      	ldrh	r3, [r7, #2]
 8005414:	041a      	lsls	r2, r3, #16
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	619a      	str	r2, [r3, #24]
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
	...

08005428 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e0bf      	b.n	80055ba <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d106      	bne.n	8005454 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f8ba 	bl	80055c8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	699a      	ldr	r2, [r3, #24]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800546a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6999      	ldr	r1, [r3, #24]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005480:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6899      	ldr	r1, [r3, #8]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	4b4a      	ldr	r3, [pc, #296]	; (80055c4 <HAL_LTDC_Init+0x19c>)
 800549c:	400b      	ands	r3, r1
 800549e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	041b      	lsls	r3, r3, #16
 80054a6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	6899      	ldr	r1, [r3, #8]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	431a      	orrs	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68d9      	ldr	r1, [r3, #12]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	4b3e      	ldr	r3, [pc, #248]	; (80055c4 <HAL_LTDC_Init+0x19c>)
 80054ca:	400b      	ands	r3, r1
 80054cc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	041b      	lsls	r3, r3, #16
 80054d4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68d9      	ldr	r1, [r3, #12]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a1a      	ldr	r2, [r3, #32]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	431a      	orrs	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	430a      	orrs	r2, r1
 80054ea:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6919      	ldr	r1, [r3, #16]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	4b33      	ldr	r3, [pc, #204]	; (80055c4 <HAL_LTDC_Init+0x19c>)
 80054f8:	400b      	ands	r3, r1
 80054fa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005500:	041b      	lsls	r3, r3, #16
 8005502:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6919      	ldr	r1, [r3, #16]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	6959      	ldr	r1, [r3, #20]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	4b27      	ldr	r3, [pc, #156]	; (80055c4 <HAL_LTDC_Init+0x19c>)
 8005526:	400b      	ands	r3, r1
 8005528:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552e:	041b      	lsls	r3, r3, #16
 8005530:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6959      	ldr	r1, [r3, #20]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	431a      	orrs	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800554e:	021b      	lsls	r3, r3, #8
 8005550:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005558:	041b      	lsls	r3, r3, #16
 800555a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800556a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800557e:	431a      	orrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0206 	orr.w	r2, r2, #6
 8005596:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699a      	ldr	r2, [r3, #24]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0201 	orr.w	r2, r2, #1
 80055a6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	f000f800 	.word	0xf000f800

080055c8 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80055dc:	b5b0      	push	{r4, r5, r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d101      	bne.n	80055f6 <HAL_LTDC_ConfigLayer+0x1a>
 80055f2:	2302      	movs	r3, #2
 80055f4:	e02c      	b.n	8005650 <HAL_LTDC_ConfigLayer+0x74>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2202      	movs	r2, #2
 8005602:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2134      	movs	r1, #52	; 0x34
 800560c:	fb01 f303 	mul.w	r3, r1, r3
 8005610:	4413      	add	r3, r2
 8005612:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	4614      	mov	r4, r2
 800561a:	461d      	mov	r5, r3
 800561c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800561e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005620:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005622:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005624:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005626:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005628:	682b      	ldr	r3, [r5, #0]
 800562a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	68b9      	ldr	r1, [r7, #8]
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 f811 	bl	8005658 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2201      	movs	r2, #1
 800563c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3710      	adds	r7, #16
 8005654:	46bd      	mov	sp, r7
 8005656:	bdb0      	pop	{r4, r5, r7, pc}

08005658 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005658:	b480      	push	{r7}
 800565a:	b089      	sub	sp, #36	; 0x24
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	0c1b      	lsrs	r3, r3, #16
 8005670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005674:	4413      	add	r3, r2
 8005676:	041b      	lsls	r3, r3, #16
 8005678:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	461a      	mov	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	01db      	lsls	r3, r3, #7
 8005684:	4413      	add	r3, r2
 8005686:	3384      	adds	r3, #132	; 0x84
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	6812      	ldr	r2, [r2, #0]
 800568e:	4611      	mov	r1, r2
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	01d2      	lsls	r2, r2, #7
 8005694:	440a      	add	r2, r1
 8005696:	3284      	adds	r2, #132	; 0x84
 8005698:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800569c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	0c1b      	lsrs	r3, r3, #16
 80056aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ae:	4413      	add	r3, r2
 80056b0:	1c5a      	adds	r2, r3, #1
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4619      	mov	r1, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	01db      	lsls	r3, r3, #7
 80056bc:	440b      	add	r3, r1
 80056be:	3384      	adds	r3, #132	; 0x84
 80056c0:	4619      	mov	r1, r3
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056d6:	4413      	add	r3, r2
 80056d8:	041b      	lsls	r3, r3, #16
 80056da:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	461a      	mov	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	01db      	lsls	r3, r3, #7
 80056e6:	4413      	add	r3, r2
 80056e8:	3384      	adds	r3, #132	; 0x84
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	6812      	ldr	r2, [r2, #0]
 80056f0:	4611      	mov	r1, r2
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	01d2      	lsls	r2, r2, #7
 80056f6:	440a      	add	r2, r1
 80056f8:	3284      	adds	r2, #132	; 0x84
 80056fa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80056fe:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	689a      	ldr	r2, [r3, #8]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800570e:	4413      	add	r3, r2
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4619      	mov	r1, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	01db      	lsls	r3, r3, #7
 800571c:	440b      	add	r3, r1
 800571e:	3384      	adds	r3, #132	; 0x84
 8005720:	4619      	mov	r1, r3
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	4313      	orrs	r3, r2
 8005726:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	461a      	mov	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	01db      	lsls	r3, r3, #7
 8005732:	4413      	add	r3, r2
 8005734:	3384      	adds	r3, #132	; 0x84
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	6812      	ldr	r2, [r2, #0]
 800573c:	4611      	mov	r1, r2
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	01d2      	lsls	r2, r2, #7
 8005742:	440a      	add	r2, r1
 8005744:	3284      	adds	r2, #132	; 0x84
 8005746:	f023 0307 	bic.w	r3, r3, #7
 800574a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	461a      	mov	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	01db      	lsls	r3, r3, #7
 8005756:	4413      	add	r3, r2
 8005758:	3384      	adds	r3, #132	; 0x84
 800575a:	461a      	mov	r2, r3
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005768:	021b      	lsls	r3, r3, #8
 800576a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005772:	041b      	lsls	r3, r3, #16
 8005774:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	061b      	lsls	r3, r3, #24
 800577c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	461a      	mov	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	01db      	lsls	r3, r3, #7
 8005788:	4413      	add	r3, r2
 800578a:	3384      	adds	r3, #132	; 0x84
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	461a      	mov	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	01db      	lsls	r3, r3, #7
 8005798:	4413      	add	r3, r2
 800579a:	3384      	adds	r3, #132	; 0x84
 800579c:	461a      	mov	r2, r3
 800579e:	2300      	movs	r3, #0
 80057a0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80057a8:	461a      	mov	r2, r3
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	431a      	orrs	r2, r3
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	431a      	orrs	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4619      	mov	r1, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	01db      	lsls	r3, r3, #7
 80057bc:	440b      	add	r3, r1
 80057be:	3384      	adds	r3, #132	; 0x84
 80057c0:	4619      	mov	r1, r3
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	461a      	mov	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	01db      	lsls	r3, r3, #7
 80057d2:	4413      	add	r3, r2
 80057d4:	3384      	adds	r3, #132	; 0x84
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	6812      	ldr	r2, [r2, #0]
 80057dc:	4611      	mov	r1, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	01d2      	lsls	r2, r2, #7
 80057e2:	440a      	add	r2, r1
 80057e4:	3284      	adds	r2, #132	; 0x84
 80057e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80057ea:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	461a      	mov	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	01db      	lsls	r3, r3, #7
 80057f6:	4413      	add	r3, r2
 80057f8:	3384      	adds	r3, #132	; 0x84
 80057fa:	461a      	mov	r2, r3
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	01db      	lsls	r3, r3, #7
 800580c:	4413      	add	r3, r2
 800580e:	3384      	adds	r3, #132	; 0x84
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	6812      	ldr	r2, [r2, #0]
 8005816:	4611      	mov	r1, r2
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	01d2      	lsls	r2, r2, #7
 800581c:	440a      	add	r2, r1
 800581e:	3284      	adds	r2, #132	; 0x84
 8005820:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005824:	f023 0307 	bic.w	r3, r3, #7
 8005828:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	69da      	ldr	r2, [r3, #28]
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	68f9      	ldr	r1, [r7, #12]
 8005834:	6809      	ldr	r1, [r1, #0]
 8005836:	4608      	mov	r0, r1
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	01c9      	lsls	r1, r1, #7
 800583c:	4401      	add	r1, r0
 800583e:	3184      	adds	r1, #132	; 0x84
 8005840:	4313      	orrs	r3, r2
 8005842:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	461a      	mov	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	01db      	lsls	r3, r3, #7
 800584e:	4413      	add	r3, r2
 8005850:	3384      	adds	r3, #132	; 0x84
 8005852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	461a      	mov	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	01db      	lsls	r3, r3, #7
 800585e:	4413      	add	r3, r2
 8005860:	3384      	adds	r3, #132	; 0x84
 8005862:	461a      	mov	r2, r3
 8005864:	2300      	movs	r3, #0
 8005866:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	01db      	lsls	r3, r3, #7
 8005872:	4413      	add	r3, r2
 8005874:	3384      	adds	r3, #132	; 0x84
 8005876:	461a      	mov	r2, r3
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587c:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d102      	bne.n	800588c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005886:	2304      	movs	r3, #4
 8005888:	61fb      	str	r3, [r7, #28]
 800588a:	e01b      	b.n	80058c4 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d102      	bne.n	800589a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005894:	2303      	movs	r3, #3
 8005896:	61fb      	str	r3, [r7, #28]
 8005898:	e014      	b.n	80058c4 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	2b04      	cmp	r3, #4
 80058a0:	d00b      	beq.n	80058ba <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d007      	beq.n	80058ba <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	d003      	beq.n	80058ba <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80058b6:	2b07      	cmp	r3, #7
 80058b8:	d102      	bne.n	80058c0 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80058ba:	2302      	movs	r3, #2
 80058bc:	61fb      	str	r3, [r7, #28]
 80058be:	e001      	b.n	80058c4 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80058c0:	2301      	movs	r3, #1
 80058c2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	461a      	mov	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	01db      	lsls	r3, r3, #7
 80058ce:	4413      	add	r3, r2
 80058d0:	3384      	adds	r3, #132	; 0x84
 80058d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	6812      	ldr	r2, [r2, #0]
 80058d8:	4611      	mov	r1, r2
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	01d2      	lsls	r2, r2, #7
 80058de:	440a      	add	r2, r1
 80058e0:	3284      	adds	r2, #132	; 0x84
 80058e2:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80058e6:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ec:	69fa      	ldr	r2, [r7, #28]
 80058ee:	fb02 f303 	mul.w	r3, r2, r3
 80058f2:	041a      	lsls	r2, r3, #16
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	6859      	ldr	r1, [r3, #4]
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	1acb      	subs	r3, r1, r3
 80058fe:	69f9      	ldr	r1, [r7, #28]
 8005900:	fb01 f303 	mul.w	r3, r1, r3
 8005904:	3303      	adds	r3, #3
 8005906:	68f9      	ldr	r1, [r7, #12]
 8005908:	6809      	ldr	r1, [r1, #0]
 800590a:	4608      	mov	r0, r1
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	01c9      	lsls	r1, r1, #7
 8005910:	4401      	add	r1, r0
 8005912:	3184      	adds	r1, #132	; 0x84
 8005914:	4313      	orrs	r3, r2
 8005916:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	461a      	mov	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	01db      	lsls	r3, r3, #7
 8005922:	4413      	add	r3, r2
 8005924:	3384      	adds	r3, #132	; 0x84
 8005926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	6812      	ldr	r2, [r2, #0]
 800592c:	4611      	mov	r1, r2
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	01d2      	lsls	r2, r2, #7
 8005932:	440a      	add	r2, r1
 8005934:	3284      	adds	r2, #132	; 0x84
 8005936:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800593a:	f023 0307 	bic.w	r3, r3, #7
 800593e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	461a      	mov	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	01db      	lsls	r3, r3, #7
 800594a:	4413      	add	r3, r2
 800594c:	3384      	adds	r3, #132	; 0x84
 800594e:	461a      	mov	r2, r3
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005954:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	01db      	lsls	r3, r3, #7
 8005960:	4413      	add	r3, r2
 8005962:	3384      	adds	r3, #132	; 0x84
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	4611      	mov	r1, r2
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	01d2      	lsls	r2, r2, #7
 8005970:	440a      	add	r2, r1
 8005972:	3284      	adds	r2, #132	; 0x84
 8005974:	f043 0301 	orr.w	r3, r3, #1
 8005978:	6013      	str	r3, [r2, #0]
}
 800597a:	bf00      	nop
 800597c:	3724      	adds	r7, #36	; 0x24
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8005986:	b480      	push	{r7}
 8005988:	b083      	sub	sp, #12
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8005998:	2200      	movs	r2, #0
 800599a:	e001      	b.n	80059a0 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 800599c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d102      	bne.n	80059b2 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 80059ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80059b0:	e000      	b.n	80059b4 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 80059b2:	2200      	movs	r2, #0
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d102      	bne.n	80059c6 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 80059c0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80059c4:	e000      	b.n	80059c8 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 80059c6:	2200      	movs	r2, #0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d0:	1e5a      	subs	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	4413      	add	r3, r2
 80059e0:	1e5a      	subs	r2, r3, #1
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ee:	441a      	add	r2, r3
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f4:	4413      	add	r3, r2
 80059f6:	1e5a      	subs	r2, r3, #1
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a04:	441a      	add	r2, r3
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0a:	441a      	add	r2, r3
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a10:	4413      	add	r3, r2
 8005a12:	1e5a      	subs	r2, r3, #1
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	370c      	adds	r7, #12
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
	...

08005a28 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005a32:	2300      	movs	r3, #0
 8005a34:	603b      	str	r3, [r7, #0]
 8005a36:	4b20      	ldr	r3, [pc, #128]	; (8005ab8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3a:	4a1f      	ldr	r2, [pc, #124]	; (8005ab8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a40:	6413      	str	r3, [r2, #64]	; 0x40
 8005a42:	4b1d      	ldr	r3, [pc, #116]	; (8005ab8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a4a:	603b      	str	r3, [r7, #0]
 8005a4c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005a4e:	4b1b      	ldr	r3, [pc, #108]	; (8005abc <HAL_PWREx_EnableOverDrive+0x94>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a54:	f7fb fa7a 	bl	8000f4c <HAL_GetTick>
 8005a58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a5a:	e009      	b.n	8005a70 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a5c:	f7fb fa76 	bl	8000f4c <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a6a:	d901      	bls.n	8005a70 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e01f      	b.n	8005ab0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a70:	4b13      	ldr	r3, [pc, #76]	; (8005ac0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a7c:	d1ee      	bne.n	8005a5c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005a7e:	4b11      	ldr	r3, [pc, #68]	; (8005ac4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a80:	2201      	movs	r2, #1
 8005a82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a84:	f7fb fa62 	bl	8000f4c <HAL_GetTick>
 8005a88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a8a:	e009      	b.n	8005aa0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a8c:	f7fb fa5e 	bl	8000f4c <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a9a:	d901      	bls.n	8005aa0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e007      	b.n	8005ab0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005aa0:	4b07      	ldr	r3, [pc, #28]	; (8005ac0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005aac:	d1ee      	bne.n	8005a8c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	420e0040 	.word	0x420e0040
 8005ac0:	40007000 	.word	0x40007000
 8005ac4:	420e0044 	.word	0x420e0044

08005ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e0cc      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005adc:	4b68      	ldr	r3, [pc, #416]	; (8005c80 <HAL_RCC_ClockConfig+0x1b8>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d90c      	bls.n	8005b04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aea:	4b65      	ldr	r3, [pc, #404]	; (8005c80 <HAL_RCC_ClockConfig+0x1b8>)
 8005aec:	683a      	ldr	r2, [r7, #0]
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af2:	4b63      	ldr	r3, [pc, #396]	; (8005c80 <HAL_RCC_ClockConfig+0x1b8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d001      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e0b8      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d020      	beq.n	8005b52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0304 	and.w	r3, r3, #4
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d005      	beq.n	8005b28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b1c:	4b59      	ldr	r3, [pc, #356]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	4a58      	ldr	r2, [pc, #352]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0308 	and.w	r3, r3, #8
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d005      	beq.n	8005b40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b34:	4b53      	ldr	r3, [pc, #332]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	4a52      	ldr	r2, [pc, #328]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b40:	4b50      	ldr	r3, [pc, #320]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	494d      	ldr	r1, [pc, #308]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d044      	beq.n	8005be8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d107      	bne.n	8005b76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b66:	4b47      	ldr	r3, [pc, #284]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d119      	bne.n	8005ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e07f      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d003      	beq.n	8005b86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b82:	2b03      	cmp	r3, #3
 8005b84:	d107      	bne.n	8005b96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b86:	4b3f      	ldr	r3, [pc, #252]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d109      	bne.n	8005ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e06f      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b96:	4b3b      	ldr	r3, [pc, #236]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e067      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ba6:	4b37      	ldr	r3, [pc, #220]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f023 0203 	bic.w	r2, r3, #3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	4934      	ldr	r1, [pc, #208]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bb8:	f7fb f9c8 	bl	8000f4c <HAL_GetTick>
 8005bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bbe:	e00a      	b.n	8005bd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bc0:	f7fb f9c4 	bl	8000f4c <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e04f      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bd6:	4b2b      	ldr	r3, [pc, #172]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f003 020c 	and.w	r2, r3, #12
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d1eb      	bne.n	8005bc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005be8:	4b25      	ldr	r3, [pc, #148]	; (8005c80 <HAL_RCC_ClockConfig+0x1b8>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 030f 	and.w	r3, r3, #15
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d20c      	bcs.n	8005c10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bf6:	4b22      	ldr	r3, [pc, #136]	; (8005c80 <HAL_RCC_ClockConfig+0x1b8>)
 8005bf8:	683a      	ldr	r2, [r7, #0]
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bfe:	4b20      	ldr	r3, [pc, #128]	; (8005c80 <HAL_RCC_ClockConfig+0x1b8>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 030f 	and.w	r3, r3, #15
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d001      	beq.n	8005c10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e032      	b.n	8005c76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0304 	and.w	r3, r3, #4
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d008      	beq.n	8005c2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c1c:	4b19      	ldr	r3, [pc, #100]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	4916      	ldr	r1, [pc, #88]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d009      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c3a:	4b12      	ldr	r3, [pc, #72]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	691b      	ldr	r3, [r3, #16]
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	490e      	ldr	r1, [pc, #56]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c4e:	f000 f821 	bl	8005c94 <HAL_RCC_GetSysClockFreq>
 8005c52:	4601      	mov	r1, r0
 8005c54:	4b0b      	ldr	r3, [pc, #44]	; (8005c84 <HAL_RCC_ClockConfig+0x1bc>)
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	091b      	lsrs	r3, r3, #4
 8005c5a:	f003 030f 	and.w	r3, r3, #15
 8005c5e:	4a0a      	ldr	r2, [pc, #40]	; (8005c88 <HAL_RCC_ClockConfig+0x1c0>)
 8005c60:	5cd3      	ldrb	r3, [r2, r3]
 8005c62:	fa21 f303 	lsr.w	r3, r1, r3
 8005c66:	4a09      	ldr	r2, [pc, #36]	; (8005c8c <HAL_RCC_ClockConfig+0x1c4>)
 8005c68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c6a:	4b09      	ldr	r3, [pc, #36]	; (8005c90 <HAL_RCC_ClockConfig+0x1c8>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fd fbf2 	bl	8003458 <HAL_InitTick>

  return HAL_OK;
 8005c74:	2300      	movs	r3, #0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	40023c00 	.word	0x40023c00
 8005c84:	40023800 	.word	0x40023800
 8005c88:	080091d8 	.word	0x080091d8
 8005c8c:	20000018 	.word	0x20000018
 8005c90:	2000001c 	.word	0x2000001c

08005c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	607b      	str	r3, [r7, #4]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	60fb      	str	r3, [r7, #12]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005caa:	4b63      	ldr	r3, [pc, #396]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f003 030c 	and.w	r3, r3, #12
 8005cb2:	2b04      	cmp	r3, #4
 8005cb4:	d007      	beq.n	8005cc6 <HAL_RCC_GetSysClockFreq+0x32>
 8005cb6:	2b08      	cmp	r3, #8
 8005cb8:	d008      	beq.n	8005ccc <HAL_RCC_GetSysClockFreq+0x38>
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f040 80b4 	bne.w	8005e28 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cc0:	4b5e      	ldr	r3, [pc, #376]	; (8005e3c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005cc2:	60bb      	str	r3, [r7, #8]
       break;
 8005cc4:	e0b3      	b.n	8005e2e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005cc6:	4b5e      	ldr	r3, [pc, #376]	; (8005e40 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005cc8:	60bb      	str	r3, [r7, #8]
      break;
 8005cca:	e0b0      	b.n	8005e2e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ccc:	4b5a      	ldr	r3, [pc, #360]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cd4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005cd6:	4b58      	ldr	r3, [pc, #352]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d04a      	beq.n	8005d78 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ce2:	4b55      	ldr	r3, [pc, #340]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	099b      	lsrs	r3, r3, #6
 8005ce8:	f04f 0400 	mov.w	r4, #0
 8005cec:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005cf0:	f04f 0200 	mov.w	r2, #0
 8005cf4:	ea03 0501 	and.w	r5, r3, r1
 8005cf8:	ea04 0602 	and.w	r6, r4, r2
 8005cfc:	4629      	mov	r1, r5
 8005cfe:	4632      	mov	r2, r6
 8005d00:	f04f 0300 	mov.w	r3, #0
 8005d04:	f04f 0400 	mov.w	r4, #0
 8005d08:	0154      	lsls	r4, r2, #5
 8005d0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005d0e:	014b      	lsls	r3, r1, #5
 8005d10:	4619      	mov	r1, r3
 8005d12:	4622      	mov	r2, r4
 8005d14:	1b49      	subs	r1, r1, r5
 8005d16:	eb62 0206 	sbc.w	r2, r2, r6
 8005d1a:	f04f 0300 	mov.w	r3, #0
 8005d1e:	f04f 0400 	mov.w	r4, #0
 8005d22:	0194      	lsls	r4, r2, #6
 8005d24:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005d28:	018b      	lsls	r3, r1, #6
 8005d2a:	1a5b      	subs	r3, r3, r1
 8005d2c:	eb64 0402 	sbc.w	r4, r4, r2
 8005d30:	f04f 0100 	mov.w	r1, #0
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	00e2      	lsls	r2, r4, #3
 8005d3a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005d3e:	00d9      	lsls	r1, r3, #3
 8005d40:	460b      	mov	r3, r1
 8005d42:	4614      	mov	r4, r2
 8005d44:	195b      	adds	r3, r3, r5
 8005d46:	eb44 0406 	adc.w	r4, r4, r6
 8005d4a:	f04f 0100 	mov.w	r1, #0
 8005d4e:	f04f 0200 	mov.w	r2, #0
 8005d52:	0262      	lsls	r2, r4, #9
 8005d54:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005d58:	0259      	lsls	r1, r3, #9
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4614      	mov	r4, r2
 8005d5e:	4618      	mov	r0, r3
 8005d60:	4621      	mov	r1, r4
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f04f 0400 	mov.w	r4, #0
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4623      	mov	r3, r4
 8005d6c:	f7fa fa42 	bl	80001f4 <__aeabi_uldivmod>
 8005d70:	4603      	mov	r3, r0
 8005d72:	460c      	mov	r4, r1
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	e049      	b.n	8005e0c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d78:	4b2f      	ldr	r3, [pc, #188]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	099b      	lsrs	r3, r3, #6
 8005d7e:	f04f 0400 	mov.w	r4, #0
 8005d82:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005d86:	f04f 0200 	mov.w	r2, #0
 8005d8a:	ea03 0501 	and.w	r5, r3, r1
 8005d8e:	ea04 0602 	and.w	r6, r4, r2
 8005d92:	4629      	mov	r1, r5
 8005d94:	4632      	mov	r2, r6
 8005d96:	f04f 0300 	mov.w	r3, #0
 8005d9a:	f04f 0400 	mov.w	r4, #0
 8005d9e:	0154      	lsls	r4, r2, #5
 8005da0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005da4:	014b      	lsls	r3, r1, #5
 8005da6:	4619      	mov	r1, r3
 8005da8:	4622      	mov	r2, r4
 8005daa:	1b49      	subs	r1, r1, r5
 8005dac:	eb62 0206 	sbc.w	r2, r2, r6
 8005db0:	f04f 0300 	mov.w	r3, #0
 8005db4:	f04f 0400 	mov.w	r4, #0
 8005db8:	0194      	lsls	r4, r2, #6
 8005dba:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005dbe:	018b      	lsls	r3, r1, #6
 8005dc0:	1a5b      	subs	r3, r3, r1
 8005dc2:	eb64 0402 	sbc.w	r4, r4, r2
 8005dc6:	f04f 0100 	mov.w	r1, #0
 8005dca:	f04f 0200 	mov.w	r2, #0
 8005dce:	00e2      	lsls	r2, r4, #3
 8005dd0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005dd4:	00d9      	lsls	r1, r3, #3
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4614      	mov	r4, r2
 8005dda:	195b      	adds	r3, r3, r5
 8005ddc:	eb44 0406 	adc.w	r4, r4, r6
 8005de0:	f04f 0100 	mov.w	r1, #0
 8005de4:	f04f 0200 	mov.w	r2, #0
 8005de8:	02a2      	lsls	r2, r4, #10
 8005dea:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005dee:	0299      	lsls	r1, r3, #10
 8005df0:	460b      	mov	r3, r1
 8005df2:	4614      	mov	r4, r2
 8005df4:	4618      	mov	r0, r3
 8005df6:	4621      	mov	r1, r4
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f04f 0400 	mov.w	r4, #0
 8005dfe:	461a      	mov	r2, r3
 8005e00:	4623      	mov	r3, r4
 8005e02:	f7fa f9f7 	bl	80001f4 <__aeabi_uldivmod>
 8005e06:	4603      	mov	r3, r0
 8005e08:	460c      	mov	r4, r1
 8005e0a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e0c:	4b0a      	ldr	r3, [pc, #40]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	0c1b      	lsrs	r3, r3, #16
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	3301      	adds	r3, #1
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e24:	60bb      	str	r3, [r7, #8]
      break;
 8005e26:	e002      	b.n	8005e2e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e28:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005e2a:	60bb      	str	r3, [r7, #8]
      break;
 8005e2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e2e:	68bb      	ldr	r3, [r7, #8]
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e38:	40023800 	.word	0x40023800
 8005e3c:	00f42400 	.word	0x00f42400
 8005e40:	007a1200 	.word	0x007a1200

08005e44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8005e50:	2300      	movs	r3, #0
 8005e52:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00a      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005e6c:	4b66      	ldr	r3, [pc, #408]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e72:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e7a:	4963      	ldr	r1, [pc, #396]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00a      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005e8e:	4b5e      	ldr	r3, [pc, #376]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e94:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9c:	495a      	ldr	r1, [pc, #360]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10b      	bne.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d105      	bne.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d075      	beq.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ec8:	4b50      	ldr	r3, [pc, #320]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ece:	f7fb f83d 	bl	8000f4c <HAL_GetTick>
 8005ed2:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ed4:	e008      	b.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005ed6:	f7fb f839 	bl	8000f4c <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d901      	bls.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e1dc      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ee8:	4b47      	ldr	r3, [pc, #284]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1f0      	bne.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d009      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	019a      	lsls	r2, r3, #6
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	071b      	lsls	r3, r3, #28
 8005f0c:	493e      	ldr	r1, [pc, #248]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d01f      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005f20:	4b39      	ldr	r3, [pc, #228]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005f22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f26:	0f1b      	lsrs	r3, r3, #28
 8005f28:	f003 0307 	and.w	r3, r3, #7
 8005f2c:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	019a      	lsls	r2, r3, #6
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	061b      	lsls	r3, r3, #24
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	071b      	lsls	r3, r3, #28
 8005f40:	4931      	ldr	r1, [pc, #196]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005f48:	4b2f      	ldr	r3, [pc, #188]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005f4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f4e:	f023 021f 	bic.w	r2, r3, #31
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	492b      	ldr	r1, [pc, #172]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00d      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	019a      	lsls	r2, r3, #6
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	061b      	lsls	r3, r3, #24
 8005f78:	431a      	orrs	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	071b      	lsls	r3, r3, #28
 8005f80:	4921      	ldr	r1, [pc, #132]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f88:	4b20      	ldr	r3, [pc, #128]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f8e:	f7fa ffdd 	bl	8000f4c <HAL_GetTick>
 8005f92:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f94:	e008      	b.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f96:	f7fa ffd9 	bl	8000f4c <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e17c      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005fa8:	4b17      	ldr	r3, [pc, #92]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d0f0      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d112      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10c      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	f000 80ce 	beq.w	8006176 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8005fde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fe2:	f040 80c8 	bne.w	8006176 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005fe6:	4b0a      	ldr	r3, [pc, #40]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fec:	f7fa ffae 	bl	8000f4c <HAL_GetTick>
 8005ff0:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ff2:	e00f      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005ff4:	f7fa ffaa 	bl	8000f4c <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d908      	bls.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e14d      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006006:	bf00      	nop
 8006008:	40023800 	.word	0x40023800
 800600c:	42470068 	.word	0x42470068
 8006010:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006014:	4ba5      	ldr	r3, [pc, #660]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800601c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006020:	d0e8      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0304 	and.w	r3, r3, #4
 800602a:	2b00      	cmp	r3, #0
 800602c:	d02e      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800602e:	4b9f      	ldr	r3, [pc, #636]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006034:	0c1b      	lsrs	r3, r3, #16
 8006036:	f003 0303 	and.w	r3, r3, #3
 800603a:	3301      	adds	r3, #1
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006040:	4b9a      	ldr	r3, [pc, #616]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006046:	0f1b      	lsrs	r3, r3, #28
 8006048:	f003 0307 	and.w	r3, r3, #7
 800604c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	019a      	lsls	r2, r3, #6
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	085b      	lsrs	r3, r3, #1
 8006058:	3b01      	subs	r3, #1
 800605a:	041b      	lsls	r3, r3, #16
 800605c:	431a      	orrs	r2, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	061b      	lsls	r3, r3, #24
 8006064:	431a      	orrs	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	071b      	lsls	r3, r3, #28
 800606a:	4990      	ldr	r1, [pc, #576]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800606c:	4313      	orrs	r3, r2
 800606e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006072:	4b8e      	ldr	r3, [pc, #568]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006074:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006078:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	3b01      	subs	r3, #1
 8006082:	021b      	lsls	r3, r3, #8
 8006084:	4989      	ldr	r1, [pc, #548]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	2b00      	cmp	r3, #0
 8006096:	d02c      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006098:	4b84      	ldr	r3, [pc, #528]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800609a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800609e:	0c1b      	lsrs	r3, r3, #16
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	3301      	adds	r3, #1
 80060a6:	005b      	lsls	r3, r3, #1
 80060a8:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80060aa:	4b80      	ldr	r3, [pc, #512]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b0:	0e1b      	lsrs	r3, r3, #24
 80060b2:	f003 030f 	and.w	r3, r3, #15
 80060b6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	019a      	lsls	r2, r3, #6
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	085b      	lsrs	r3, r3, #1
 80060c2:	3b01      	subs	r3, #1
 80060c4:	041b      	lsls	r3, r3, #16
 80060c6:	431a      	orrs	r2, r3
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	061b      	lsls	r3, r3, #24
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	69db      	ldr	r3, [r3, #28]
 80060d2:	071b      	lsls	r3, r3, #28
 80060d4:	4975      	ldr	r1, [pc, #468]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060dc:	4b73      	ldr	r3, [pc, #460]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ea:	4970      	ldr	r1, [pc, #448]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d024      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006102:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006106:	d11f      	bne.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006108:	4b68      	ldr	r3, [pc, #416]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800610a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800610e:	0e1b      	lsrs	r3, r3, #24
 8006110:	f003 030f 	and.w	r3, r3, #15
 8006114:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006116:	4b65      	ldr	r3, [pc, #404]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800611c:	0f1b      	lsrs	r3, r3, #28
 800611e:	f003 0307 	and.w	r3, r3, #7
 8006122:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	019a      	lsls	r2, r3, #6
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	085b      	lsrs	r3, r3, #1
 8006130:	3b01      	subs	r3, #1
 8006132:	041b      	lsls	r3, r3, #16
 8006134:	431a      	orrs	r2, r3
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	061b      	lsls	r3, r3, #24
 800613a:	431a      	orrs	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	071b      	lsls	r3, r3, #28
 8006140:	495a      	ldr	r1, [pc, #360]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006148:	4b59      	ldr	r3, [pc, #356]	; (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800614a:	2201      	movs	r2, #1
 800614c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800614e:	f7fa fefd 	bl	8000f4c <HAL_GetTick>
 8006152:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006154:	e008      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006156:	f7fa fef9 	bl	8000f4c <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b02      	cmp	r3, #2
 8006162:	d901      	bls.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e09c      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006168:	4b50      	ldr	r3, [pc, #320]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006170:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006174:	d1ef      	bne.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 0320 	and.w	r3, r3, #32
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 8083 	beq.w	800628a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006184:	2300      	movs	r3, #0
 8006186:	60bb      	str	r3, [r7, #8]
 8006188:	4b48      	ldr	r3, [pc, #288]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800618a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618c:	4a47      	ldr	r2, [pc, #284]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800618e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006192:	6413      	str	r3, [r2, #64]	; 0x40
 8006194:	4b45      	ldr	r3, [pc, #276]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800619c:	60bb      	str	r3, [r7, #8]
 800619e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80061a0:	4b44      	ldr	r3, [pc, #272]	; (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a43      	ldr	r2, [pc, #268]	; (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80061a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061aa:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061ac:	f7fa fece 	bl	8000f4c <HAL_GetTick>
 80061b0:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80061b2:	e008      	b.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80061b4:	f7fa feca 	bl	8000f4c <HAL_GetTick>
 80061b8:	4602      	mov	r2, r0
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d901      	bls.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e06d      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80061c6:	4b3b      	ldr	r3, [pc, #236]	; (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d0f0      	beq.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80061d2:	4b36      	ldr	r3, [pc, #216]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80061d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061da:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d02f      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d028      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061f0:	4b2e      	ldr	r3, [pc, #184]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80061f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061f8:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061fa:	4b2f      	ldr	r3, [pc, #188]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80061fc:	2201      	movs	r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006200:	4b2d      	ldr	r3, [pc, #180]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006202:	2200      	movs	r2, #0
 8006204:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006206:	4a29      	ldr	r2, [pc, #164]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800620c:	4b27      	ldr	r3, [pc, #156]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800620e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b01      	cmp	r3, #1
 8006216:	d114      	bne.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006218:	f7fa fe98 	bl	8000f4c <HAL_GetTick>
 800621c:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800621e:	e00a      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006220:	f7fa fe94 	bl	8000f4c <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	f241 3288 	movw	r2, #5000	; 0x1388
 800622e:	4293      	cmp	r3, r2
 8006230:	d901      	bls.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e035      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006236:	4b1d      	ldr	r3, [pc, #116]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0ee      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800624a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800624e:	d10d      	bne.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006250:	4b16      	ldr	r3, [pc, #88]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006264:	4911      	ldr	r1, [pc, #68]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006266:	4313      	orrs	r3, r2
 8006268:	608b      	str	r3, [r1, #8]
 800626a:	e005      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800626c:	4b0f      	ldr	r3, [pc, #60]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	4a0e      	ldr	r2, [pc, #56]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006272:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006276:	6093      	str	r3, [r2, #8]
 8006278:	4b0c      	ldr	r3, [pc, #48]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800627a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006284:	4909      	ldr	r1, [pc, #36]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006286:	4313      	orrs	r3, r2
 8006288:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0310 	and.w	r3, r3, #16
 8006292:	2b00      	cmp	r3, #0
 8006294:	d004      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800629c:	4b07      	ldr	r3, [pc, #28]	; (80062bc <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800629e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3720      	adds	r7, #32
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	40023800 	.word	0x40023800
 80062b0:	42470070 	.word	0x42470070
 80062b4:	40007000 	.word	0x40007000
 80062b8:	42470e40 	.word	0x42470e40
 80062bc:	424711e0 	.word	0x424711e0

080062c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062c8:	2300      	movs	r3, #0
 80062ca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d075      	beq.n	80063c4 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80062d8:	4ba2      	ldr	r3, [pc, #648]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 030c 	and.w	r3, r3, #12
 80062e0:	2b04      	cmp	r3, #4
 80062e2:	d00c      	beq.n	80062fe <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062e4:	4b9f      	ldr	r3, [pc, #636]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80062ec:	2b08      	cmp	r3, #8
 80062ee:	d112      	bne.n	8006316 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062f0:	4b9c      	ldr	r3, [pc, #624]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062fc:	d10b      	bne.n	8006316 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062fe:	4b99      	ldr	r3, [pc, #612]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d05b      	beq.n	80063c2 <HAL_RCC_OscConfig+0x102>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d157      	bne.n	80063c2 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e20b      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800631e:	d106      	bne.n	800632e <HAL_RCC_OscConfig+0x6e>
 8006320:	4b90      	ldr	r3, [pc, #576]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a8f      	ldr	r2, [pc, #572]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800632a:	6013      	str	r3, [r2, #0]
 800632c:	e01d      	b.n	800636a <HAL_RCC_OscConfig+0xaa>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006336:	d10c      	bne.n	8006352 <HAL_RCC_OscConfig+0x92>
 8006338:	4b8a      	ldr	r3, [pc, #552]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a89      	ldr	r2, [pc, #548]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800633e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006342:	6013      	str	r3, [r2, #0]
 8006344:	4b87      	ldr	r3, [pc, #540]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a86      	ldr	r2, [pc, #536]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800634a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	e00b      	b.n	800636a <HAL_RCC_OscConfig+0xaa>
 8006352:	4b84      	ldr	r3, [pc, #528]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a83      	ldr	r2, [pc, #524]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006358:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	4b81      	ldr	r3, [pc, #516]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a80      	ldr	r2, [pc, #512]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006364:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006368:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d013      	beq.n	800639a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006372:	f7fa fdeb 	bl	8000f4c <HAL_GetTick>
 8006376:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006378:	e008      	b.n	800638c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800637a:	f7fa fde7 	bl	8000f4c <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	2b64      	cmp	r3, #100	; 0x64
 8006386:	d901      	bls.n	800638c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e1d0      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800638c:	4b75      	ldr	r3, [pc, #468]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d0f0      	beq.n	800637a <HAL_RCC_OscConfig+0xba>
 8006398:	e014      	b.n	80063c4 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800639a:	f7fa fdd7 	bl	8000f4c <HAL_GetTick>
 800639e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063a0:	e008      	b.n	80063b4 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063a2:	f7fa fdd3 	bl	8000f4c <HAL_GetTick>
 80063a6:	4602      	mov	r2, r0
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	2b64      	cmp	r3, #100	; 0x64
 80063ae:	d901      	bls.n	80063b4 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80063b0:	2303      	movs	r3, #3
 80063b2:	e1bc      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063b4:	4b6b      	ldr	r3, [pc, #428]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d1f0      	bne.n	80063a2 <HAL_RCC_OscConfig+0xe2>
 80063c0:	e000      	b.n	80063c4 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063c2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0302 	and.w	r3, r3, #2
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d063      	beq.n	8006498 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80063d0:	4b64      	ldr	r3, [pc, #400]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f003 030c 	and.w	r3, r3, #12
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00b      	beq.n	80063f4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063dc:	4b61      	ldr	r3, [pc, #388]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80063e4:	2b08      	cmp	r3, #8
 80063e6:	d11c      	bne.n	8006422 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063e8:	4b5e      	ldr	r3, [pc, #376]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d116      	bne.n	8006422 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063f4:	4b5b      	ldr	r3, [pc, #364]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d005      	beq.n	800640c <HAL_RCC_OscConfig+0x14c>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d001      	beq.n	800640c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e190      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800640c:	4b55      	ldr	r3, [pc, #340]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	4952      	ldr	r1, [pc, #328]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800641c:	4313      	orrs	r3, r2
 800641e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006420:	e03a      	b.n	8006498 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d020      	beq.n	800646c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800642a:	4b4f      	ldr	r3, [pc, #316]	; (8006568 <HAL_RCC_OscConfig+0x2a8>)
 800642c:	2201      	movs	r2, #1
 800642e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006430:	f7fa fd8c 	bl	8000f4c <HAL_GetTick>
 8006434:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006436:	e008      	b.n	800644a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006438:	f7fa fd88 	bl	8000f4c <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	2b02      	cmp	r3, #2
 8006444:	d901      	bls.n	800644a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e171      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800644a:	4b46      	ldr	r3, [pc, #280]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0302 	and.w	r3, r3, #2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d0f0      	beq.n	8006438 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006456:	4b43      	ldr	r3, [pc, #268]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	00db      	lsls	r3, r3, #3
 8006464:	493f      	ldr	r1, [pc, #252]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006466:	4313      	orrs	r3, r2
 8006468:	600b      	str	r3, [r1, #0]
 800646a:	e015      	b.n	8006498 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800646c:	4b3e      	ldr	r3, [pc, #248]	; (8006568 <HAL_RCC_OscConfig+0x2a8>)
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006472:	f7fa fd6b 	bl	8000f4c <HAL_GetTick>
 8006476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006478:	e008      	b.n	800648c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800647a:	f7fa fd67 	bl	8000f4c <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	2b02      	cmp	r3, #2
 8006486:	d901      	bls.n	800648c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e150      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800648c:	4b35      	ldr	r3, [pc, #212]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1f0      	bne.n	800647a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0308 	and.w	r3, r3, #8
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d030      	beq.n	8006506 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	695b      	ldr	r3, [r3, #20]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d016      	beq.n	80064da <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064ac:	4b2f      	ldr	r3, [pc, #188]	; (800656c <HAL_RCC_OscConfig+0x2ac>)
 80064ae:	2201      	movs	r2, #1
 80064b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b2:	f7fa fd4b 	bl	8000f4c <HAL_GetTick>
 80064b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064b8:	e008      	b.n	80064cc <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064ba:	f7fa fd47 	bl	8000f4c <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d901      	bls.n	80064cc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e130      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064cc:	4b25      	ldr	r3, [pc, #148]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80064ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0f0      	beq.n	80064ba <HAL_RCC_OscConfig+0x1fa>
 80064d8:	e015      	b.n	8006506 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064da:	4b24      	ldr	r3, [pc, #144]	; (800656c <HAL_RCC_OscConfig+0x2ac>)
 80064dc:	2200      	movs	r2, #0
 80064de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e0:	f7fa fd34 	bl	8000f4c <HAL_GetTick>
 80064e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064e6:	e008      	b.n	80064fa <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064e8:	f7fa fd30 	bl	8000f4c <HAL_GetTick>
 80064ec:	4602      	mov	r2, r0
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d901      	bls.n	80064fa <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e119      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064fa:	4b1a      	ldr	r3, [pc, #104]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 80064fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1f0      	bne.n	80064e8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 0304 	and.w	r3, r3, #4
 800650e:	2b00      	cmp	r3, #0
 8006510:	f000 809f 	beq.w	8006652 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006514:	2300      	movs	r3, #0
 8006516:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006518:	4b12      	ldr	r3, [pc, #72]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800651a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d10f      	bne.n	8006544 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006524:	2300      	movs	r3, #0
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	4b0e      	ldr	r3, [pc, #56]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800652a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652c:	4a0d      	ldr	r2, [pc, #52]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 800652e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006532:	6413      	str	r3, [r2, #64]	; 0x40
 8006534:	4b0b      	ldr	r3, [pc, #44]	; (8006564 <HAL_RCC_OscConfig+0x2a4>)
 8006536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800653c:	60fb      	str	r3, [r7, #12]
 800653e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006540:	2301      	movs	r3, #1
 8006542:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006544:	4b0a      	ldr	r3, [pc, #40]	; (8006570 <HAL_RCC_OscConfig+0x2b0>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800654c:	2b00      	cmp	r3, #0
 800654e:	d120      	bne.n	8006592 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006550:	4b07      	ldr	r3, [pc, #28]	; (8006570 <HAL_RCC_OscConfig+0x2b0>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a06      	ldr	r2, [pc, #24]	; (8006570 <HAL_RCC_OscConfig+0x2b0>)
 8006556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800655a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800655c:	f7fa fcf6 	bl	8000f4c <HAL_GetTick>
 8006560:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006562:	e010      	b.n	8006586 <HAL_RCC_OscConfig+0x2c6>
 8006564:	40023800 	.word	0x40023800
 8006568:	42470000 	.word	0x42470000
 800656c:	42470e80 	.word	0x42470e80
 8006570:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006574:	f7fa fcea 	bl	8000f4c <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	2b02      	cmp	r3, #2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e0d3      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006586:	4b6c      	ldr	r3, [pc, #432]	; (8006738 <HAL_RCC_OscConfig+0x478>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800658e:	2b00      	cmp	r3, #0
 8006590:	d0f0      	beq.n	8006574 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b01      	cmp	r3, #1
 8006598:	d106      	bne.n	80065a8 <HAL_RCC_OscConfig+0x2e8>
 800659a:	4b68      	ldr	r3, [pc, #416]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 800659c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800659e:	4a67      	ldr	r2, [pc, #412]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065a0:	f043 0301 	orr.w	r3, r3, #1
 80065a4:	6713      	str	r3, [r2, #112]	; 0x70
 80065a6:	e01c      	b.n	80065e2 <HAL_RCC_OscConfig+0x322>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	2b05      	cmp	r3, #5
 80065ae:	d10c      	bne.n	80065ca <HAL_RCC_OscConfig+0x30a>
 80065b0:	4b62      	ldr	r3, [pc, #392]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b4:	4a61      	ldr	r2, [pc, #388]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065b6:	f043 0304 	orr.w	r3, r3, #4
 80065ba:	6713      	str	r3, [r2, #112]	; 0x70
 80065bc:	4b5f      	ldr	r3, [pc, #380]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065c0:	4a5e      	ldr	r2, [pc, #376]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065c2:	f043 0301 	orr.w	r3, r3, #1
 80065c6:	6713      	str	r3, [r2, #112]	; 0x70
 80065c8:	e00b      	b.n	80065e2 <HAL_RCC_OscConfig+0x322>
 80065ca:	4b5c      	ldr	r3, [pc, #368]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ce:	4a5b      	ldr	r2, [pc, #364]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065d0:	f023 0301 	bic.w	r3, r3, #1
 80065d4:	6713      	str	r3, [r2, #112]	; 0x70
 80065d6:	4b59      	ldr	r3, [pc, #356]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065da:	4a58      	ldr	r2, [pc, #352]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80065dc:	f023 0304 	bic.w	r3, r3, #4
 80065e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d015      	beq.n	8006616 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ea:	f7fa fcaf 	bl	8000f4c <HAL_GetTick>
 80065ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065f0:	e00a      	b.n	8006608 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065f2:	f7fa fcab 	bl	8000f4c <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006600:	4293      	cmp	r3, r2
 8006602:	d901      	bls.n	8006608 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e092      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006608:	4b4c      	ldr	r3, [pc, #304]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 800660a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d0ee      	beq.n	80065f2 <HAL_RCC_OscConfig+0x332>
 8006614:	e014      	b.n	8006640 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006616:	f7fa fc99 	bl	8000f4c <HAL_GetTick>
 800661a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800661c:	e00a      	b.n	8006634 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800661e:	f7fa fc95 	bl	8000f4c <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	f241 3288 	movw	r2, #5000	; 0x1388
 800662c:	4293      	cmp	r3, r2
 800662e:	d901      	bls.n	8006634 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8006630:	2303      	movs	r3, #3
 8006632:	e07c      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006634:	4b41      	ldr	r3, [pc, #260]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 8006636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006638:	f003 0302 	and.w	r3, r3, #2
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1ee      	bne.n	800661e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006640:	7dfb      	ldrb	r3, [r7, #23]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d105      	bne.n	8006652 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006646:	4b3d      	ldr	r3, [pc, #244]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 8006648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800664a:	4a3c      	ldr	r2, [pc, #240]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 800664c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006650:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d068      	beq.n	800672c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800665a:	4b38      	ldr	r3, [pc, #224]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f003 030c 	and.w	r3, r3, #12
 8006662:	2b08      	cmp	r3, #8
 8006664:	d060      	beq.n	8006728 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	2b02      	cmp	r3, #2
 800666c:	d145      	bne.n	80066fa <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800666e:	4b34      	ldr	r3, [pc, #208]	; (8006740 <HAL_RCC_OscConfig+0x480>)
 8006670:	2200      	movs	r2, #0
 8006672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006674:	f7fa fc6a 	bl	8000f4c <HAL_GetTick>
 8006678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800667a:	e008      	b.n	800668e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800667c:	f7fa fc66 	bl	8000f4c <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	2b02      	cmp	r3, #2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e04f      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800668e:	4b2b      	ldr	r3, [pc, #172]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1f0      	bne.n	800667c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	69da      	ldr	r2, [r3, #28]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	431a      	orrs	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a8:	019b      	lsls	r3, r3, #6
 80066aa:	431a      	orrs	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b0:	085b      	lsrs	r3, r3, #1
 80066b2:	3b01      	subs	r3, #1
 80066b4:	041b      	lsls	r3, r3, #16
 80066b6:	431a      	orrs	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066bc:	061b      	lsls	r3, r3, #24
 80066be:	431a      	orrs	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c4:	071b      	lsls	r3, r3, #28
 80066c6:	491d      	ldr	r1, [pc, #116]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066cc:	4b1c      	ldr	r3, [pc, #112]	; (8006740 <HAL_RCC_OscConfig+0x480>)
 80066ce:	2201      	movs	r2, #1
 80066d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d2:	f7fa fc3b 	bl	8000f4c <HAL_GetTick>
 80066d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066d8:	e008      	b.n	80066ec <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066da:	f7fa fc37 	bl	8000f4c <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d901      	bls.n	80066ec <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e020      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066ec:	4b13      	ldr	r3, [pc, #76]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d0f0      	beq.n	80066da <HAL_RCC_OscConfig+0x41a>
 80066f8:	e018      	b.n	800672c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066fa:	4b11      	ldr	r3, [pc, #68]	; (8006740 <HAL_RCC_OscConfig+0x480>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006700:	f7fa fc24 	bl	8000f4c <HAL_GetTick>
 8006704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006708:	f7fa fc20 	bl	8000f4c <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b02      	cmp	r3, #2
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e009      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800671a:	4b08      	ldr	r3, [pc, #32]	; (800673c <HAL_RCC_OscConfig+0x47c>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1f0      	bne.n	8006708 <HAL_RCC_OscConfig+0x448>
 8006726:	e001      	b.n	800672c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e000      	b.n	800672e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3718      	adds	r7, #24
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	40007000 	.word	0x40007000
 800673c:	40023800 	.word	0x40023800
 8006740:	42470060 	.word	0x42470060

08006744 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e025      	b.n	80067a4 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b00      	cmp	r3, #0
 8006762:	d106      	bne.n	8006772 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 f81d 	bl	80067ac <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2202      	movs	r2, #2
 8006776:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	3304      	adds	r3, #4
 8006782:	4619      	mov	r1, r3
 8006784:	4610      	mov	r0, r2
 8006786:	f000 f866 	bl	8006856 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6818      	ldr	r0, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	461a      	mov	r2, r3
 8006794:	6839      	ldr	r1, [r7, #0]
 8006796:	f000 f8d1 	bl	800693c <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d101      	bne.n	80067dc <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80067d8:	2302      	movs	r3, #2
 80067da:	e018      	b.n	800680e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	68b9      	ldr	r1, [r7, #8]
 80067ec:	4618      	mov	r0, r3
 80067ee:	f000 f924 	bl	8006a3a <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d104      	bne.n	8006804 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2205      	movs	r2, #5
 80067fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8006802:	e003      	b.n	800680c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}

08006816 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006816:	b580      	push	{r7, lr}
 8006818:	b082      	sub	sp, #8
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
 800681e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b02      	cmp	r3, #2
 800682a:	d101      	bne.n	8006830 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800682c:	2302      	movs	r3, #2
 800682e:	e00e      	b.n	800684e <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6839      	ldr	r1, [r7, #0]
 800683e:	4618      	mov	r0, r3
 8006840:	f000 f937 	bl	8006ab2 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 800684c:	2300      	movs	r3, #0
}
 800684e:	4618      	mov	r0, r3
 8006850:	3708      	adds	r7, #8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}

08006856 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006856:	b480      	push	{r7}
 8006858:	b085      	sub	sp, #20
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
 800685e:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8006864:	2300      	movs	r3, #0
 8006866:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b01      	cmp	r3, #1
 800686e:	d029      	beq.n	80068c4 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800687c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006880:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800688a:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8006890:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8006896:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800689c:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 80068a2:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 80068a8:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80068ae:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80068b4:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	601a      	str	r2, [r3, #0]
 80068c2:	e034      	b.n	800692e <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80068d0:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80068da:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80068e0:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80068f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80068f8:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006902:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8006908:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 800690e:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8006914:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800691a:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	4313      	orrs	r3, r2
 8006920:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	68fa      	ldr	r2, [r7, #12]
 8006926:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3714      	adds	r7, #20
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800693c:	b480      	push	{r7}
 800693e:	b087      	sub	sp, #28
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8006948:	2300      	movs	r3, #0
 800694a:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d02e      	beq.n	80069b4 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006962:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	3b01      	subs	r3, #1
 8006970:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006972:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	3b01      	subs	r3, #1
 800697a:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800697c:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	3b01      	subs	r3, #1
 8006984:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8006986:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	3b01      	subs	r3, #1
 800698e:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006990:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	3b01      	subs	r3, #1
 8006998:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800699a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	3b01      	subs	r3, #1
 80069a2:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80069a4:	4313      	orrs	r3, r2
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	609a      	str	r2, [r3, #8]
 80069b2:	e03b      	b.n	8006a2c <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80069c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069c4:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80069d6:	4313      	orrs	r3, r2
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80069ea:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80069fa:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	3b01      	subs	r3, #1
 8006a02:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8006a04:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8006a0e:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	3b01      	subs	r3, #1
 8006a16:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	693a      	ldr	r2, [r7, #16]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	371c      	adds	r7, #28
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr

08006a3a <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b086      	sub	sp, #24
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	60f8      	str	r0, [r7, #12]
 8006a42:	60b9      	str	r1, [r7, #8]
 8006a44:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006a56:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8006a60:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006a72:	f7fa fa6b 	bl	8000f4c <HAL_GetTick>
 8006a76:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006a78:	e010      	b.n	8006a9c <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a80:	d00c      	beq.n	8006a9c <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d007      	beq.n	8006a98 <FMC_SDRAM_SendCommand+0x5e>
 8006a88:	f7fa fa60 	bl	8000f4c <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d201      	bcs.n	8006a9c <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e006      	b.n	8006aaa <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	f003 0320 	and.w	r3, r3, #32
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	d0e8      	beq.n	8006a7a <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3718      	adds	r7, #24
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	695a      	ldr	r2, [r3, #20]
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	005b      	lsls	r3, r3, #1
 8006ac4:	431a      	orrs	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006adc:	4b04      	ldr	r3, [pc, #16]	; (8006af0 <LL_RCC_GetSysClkSource+0x18>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f003 030c 	and.w	r3, r3, #12
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40023800 	.word	0x40023800

08006af4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006af4:	b480      	push	{r7}
 8006af6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006af8:	4b04      	ldr	r3, [pc, #16]	; (8006b0c <LL_RCC_GetAHBPrescaler+0x18>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	40023800 	.word	0x40023800

08006b10 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006b10:	b480      	push	{r7}
 8006b12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006b14:	4b04      	ldr	r3, [pc, #16]	; (8006b28 <LL_RCC_GetAPB1Prescaler+0x18>)
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	40023800 	.word	0x40023800

08006b2c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006b30:	4b04      	ldr	r3, [pc, #16]	; (8006b44 <LL_RCC_GetAPB2Prescaler+0x18>)
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	40023800 	.word	0x40023800

08006b48 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006b4c:	4b04      	ldr	r3, [pc, #16]	; (8006b60 <LL_RCC_PLL_GetMainSource+0x18>)
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	40023800 	.word	0x40023800

08006b64 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006b68:	4b04      	ldr	r3, [pc, #16]	; (8006b7c <LL_RCC_PLL_GetN+0x18>)
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	099b      	lsrs	r3, r3, #6
 8006b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	40023800 	.word	0x40023800

08006b80 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006b84:	4b04      	ldr	r3, [pc, #16]	; (8006b98 <LL_RCC_PLL_GetP+0x18>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	40023800 	.word	0x40023800

08006b9c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006ba0:	4b04      	ldr	r3, [pc, #16]	; (8006bb4 <LL_RCC_PLL_GetDivider+0x18>)
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	40023800 	.word	0x40023800

08006bb8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006bc0:	f000 f820 	bl	8006c04 <RCC_GetSystemClockFreq>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 f83e 	bl	8006c50 <RCC_GetHCLKClockFreq>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 f84c 	bl	8006c7c <RCC_GetPCLK1ClockFreq>
 8006be4:	4602      	mov	r2, r0
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 f858 	bl	8006ca4 <RCC_GetPCLK2ClockFreq>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	60da      	str	r2, [r3, #12]
}
 8006bfa:	bf00      	nop
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
	...

08006c04 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006c0e:	f7ff ff63 	bl	8006ad8 <LL_RCC_GetSysClkSource>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b04      	cmp	r3, #4
 8006c16:	d006      	beq.n	8006c26 <RCC_GetSystemClockFreq+0x22>
 8006c18:	2b08      	cmp	r3, #8
 8006c1a:	d007      	beq.n	8006c2c <RCC_GetSystemClockFreq+0x28>
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10a      	bne.n	8006c36 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006c20:	4b09      	ldr	r3, [pc, #36]	; (8006c48 <RCC_GetSystemClockFreq+0x44>)
 8006c22:	607b      	str	r3, [r7, #4]
      break;
 8006c24:	e00a      	b.n	8006c3c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006c26:	4b09      	ldr	r3, [pc, #36]	; (8006c4c <RCC_GetSystemClockFreq+0x48>)
 8006c28:	607b      	str	r3, [r7, #4]
      break;
 8006c2a:	e007      	b.n	8006c3c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8006c2c:	2008      	movs	r0, #8
 8006c2e:	f000 f84d 	bl	8006ccc <RCC_PLL_GetFreqDomain_SYS>
 8006c32:	6078      	str	r0, [r7, #4]
      break;
 8006c34:	e002      	b.n	8006c3c <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006c36:	4b04      	ldr	r3, [pc, #16]	; (8006c48 <RCC_GetSystemClockFreq+0x44>)
 8006c38:	607b      	str	r3, [r7, #4]
      break;
 8006c3a:	bf00      	nop
  }

  return frequency;
 8006c3c:	687b      	ldr	r3, [r7, #4]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	00f42400 	.word	0x00f42400
 8006c4c:	007a1200 	.word	0x007a1200

08006c50 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006c58:	f7ff ff4c 	bl	8006af4 <LL_RCC_GetAHBPrescaler>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	091b      	lsrs	r3, r3, #4
 8006c60:	f003 030f 	and.w	r3, r3, #15
 8006c64:	4a04      	ldr	r2, [pc, #16]	; (8006c78 <RCC_GetHCLKClockFreq+0x28>)
 8006c66:	5cd3      	ldrb	r3, [r2, r3]
 8006c68:	461a      	mov	r2, r3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	40d3      	lsrs	r3, r2
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3708      	adds	r7, #8
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	080091d8 	.word	0x080091d8

08006c7c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006c84:	f7ff ff44 	bl	8006b10 <LL_RCC_GetAPB1Prescaler>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	0a9b      	lsrs	r3, r3, #10
 8006c8c:	4a04      	ldr	r2, [pc, #16]	; (8006ca0 <RCC_GetPCLK1ClockFreq+0x24>)
 8006c8e:	5cd3      	ldrb	r3, [r2, r3]
 8006c90:	461a      	mov	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	40d3      	lsrs	r3, r2
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	080091e8 	.word	0x080091e8

08006ca4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006cac:	f7ff ff3e 	bl	8006b2c <LL_RCC_GetAPB2Prescaler>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	0b5b      	lsrs	r3, r3, #13
 8006cb4:	4a04      	ldr	r2, [pc, #16]	; (8006cc8 <RCC_GetPCLK2ClockFreq+0x24>)
 8006cb6:	5cd3      	ldrb	r3, [r2, r3]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	40d3      	lsrs	r3, r2
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	080091e8 	.word	0x080091e8

08006ccc <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8006ccc:	b590      	push	{r4, r7, lr}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	617b      	str	r3, [r7, #20]
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60fb      	str	r3, [r7, #12]
 8006cdc:	2300      	movs	r3, #0
 8006cde:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006ce0:	f7ff ff32 	bl	8006b48 <LL_RCC_PLL_GetMainSource>
 8006ce4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8006cec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cf0:	d003      	beq.n	8006cfa <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8006cf2:	e005      	b.n	8006d00 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006cf4:	4b12      	ldr	r3, [pc, #72]	; (8006d40 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006cf6:	617b      	str	r3, [r7, #20]
      break;
 8006cf8:	e005      	b.n	8006d06 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006cfa:	4b12      	ldr	r3, [pc, #72]	; (8006d44 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8006cfc:	617b      	str	r3, [r7, #20]
      break;
 8006cfe:	e002      	b.n	8006d06 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8006d00:	4b0f      	ldr	r3, [pc, #60]	; (8006d40 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006d02:	617b      	str	r3, [r7, #20]
      break;
 8006d04:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b08      	cmp	r3, #8
 8006d0a:	d113      	bne.n	8006d34 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d0c:	f7ff ff46 	bl	8006b9c <LL_RCC_PLL_GetDivider>
 8006d10:	4602      	mov	r2, r0
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	fbb3 f4f2 	udiv	r4, r3, r2
 8006d18:	f7ff ff24 	bl	8006b64 <LL_RCC_PLL_GetN>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	fb03 f404 	mul.w	r4, r3, r4
 8006d22:	f7ff ff2d 	bl	8006b80 <LL_RCC_PLL_GetP>
 8006d26:	4603      	mov	r3, r0
 8006d28:	0c1b      	lsrs	r3, r3, #16
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	fbb4 f3f3 	udiv	r3, r4, r3
 8006d32:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006d34:	693b      	ldr	r3, [r7, #16]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	371c      	adds	r7, #28
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd90      	pop	{r4, r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	00f42400 	.word	0x00f42400
 8006d44:	007a1200 	.word	0x007a1200

08006d48 <LL_USART_IsEnabled>:
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d5c:	bf0c      	ite	eq
 8006d5e:	2301      	moveq	r3, #1
 8006d60:	2300      	movne	r3, #0
 8006d62:	b2db      	uxtb	r3, r3
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <LL_USART_SetStopBitsLength>:
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	431a      	orrs	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	611a      	str	r2, [r3, #16]
}
 8006d8a:	bf00      	nop
 8006d8c:	370c      	adds	r7, #12
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <LL_USART_SetHWFlowCtrl>:
{
 8006d96:	b480      	push	{r7}
 8006d98:	b083      	sub	sp, #12
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	431a      	orrs	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	615a      	str	r2, [r3, #20]
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <LL_USART_SetBaudRate>:
{
 8006dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc0:	b085      	sub	sp, #20
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	60f8      	str	r0, [r7, #12]
 8006dc6:	60b9      	str	r1, [r7, #8]
 8006dc8:	607a      	str	r2, [r7, #4]
 8006dca:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dd2:	f040 80c1 	bne.w	8006f58 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	461d      	mov	r5, r3
 8006dda:	f04f 0600 	mov.w	r6, #0
 8006dde:	46a8      	mov	r8, r5
 8006de0:	46b1      	mov	r9, r6
 8006de2:	eb18 0308 	adds.w	r3, r8, r8
 8006de6:	eb49 0409 	adc.w	r4, r9, r9
 8006dea:	4698      	mov	r8, r3
 8006dec:	46a1      	mov	r9, r4
 8006dee:	eb18 0805 	adds.w	r8, r8, r5
 8006df2:	eb49 0906 	adc.w	r9, r9, r6
 8006df6:	f04f 0100 	mov.w	r1, #0
 8006dfa:	f04f 0200 	mov.w	r2, #0
 8006dfe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006e02:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006e06:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006e0a:	4688      	mov	r8, r1
 8006e0c:	4691      	mov	r9, r2
 8006e0e:	eb18 0005 	adds.w	r0, r8, r5
 8006e12:	eb49 0106 	adc.w	r1, r9, r6
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	461d      	mov	r5, r3
 8006e1a:	f04f 0600 	mov.w	r6, #0
 8006e1e:	196b      	adds	r3, r5, r5
 8006e20:	eb46 0406 	adc.w	r4, r6, r6
 8006e24:	461a      	mov	r2, r3
 8006e26:	4623      	mov	r3, r4
 8006e28:	f7f9 f9e4 	bl	80001f4 <__aeabi_uldivmod>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	460c      	mov	r4, r1
 8006e30:	461a      	mov	r2, r3
 8006e32:	4bb5      	ldr	r3, [pc, #724]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8006e34:	fba3 2302 	umull	r2, r3, r3, r2
 8006e38:	095b      	lsrs	r3, r3, #5
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	011b      	lsls	r3, r3, #4
 8006e3e:	fa1f f883 	uxth.w	r8, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	461d      	mov	r5, r3
 8006e46:	f04f 0600 	mov.w	r6, #0
 8006e4a:	46a9      	mov	r9, r5
 8006e4c:	46b2      	mov	sl, r6
 8006e4e:	eb19 0309 	adds.w	r3, r9, r9
 8006e52:	eb4a 040a 	adc.w	r4, sl, sl
 8006e56:	4699      	mov	r9, r3
 8006e58:	46a2      	mov	sl, r4
 8006e5a:	eb19 0905 	adds.w	r9, r9, r5
 8006e5e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e62:	f04f 0100 	mov.w	r1, #0
 8006e66:	f04f 0200 	mov.w	r2, #0
 8006e6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e6e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e72:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e76:	4689      	mov	r9, r1
 8006e78:	4692      	mov	sl, r2
 8006e7a:	eb19 0005 	adds.w	r0, r9, r5
 8006e7e:	eb4a 0106 	adc.w	r1, sl, r6
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	461d      	mov	r5, r3
 8006e86:	f04f 0600 	mov.w	r6, #0
 8006e8a:	196b      	adds	r3, r5, r5
 8006e8c:	eb46 0406 	adc.w	r4, r6, r6
 8006e90:	461a      	mov	r2, r3
 8006e92:	4623      	mov	r3, r4
 8006e94:	f7f9 f9ae 	bl	80001f4 <__aeabi_uldivmod>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	4b9a      	ldr	r3, [pc, #616]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8006ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ea4:	095b      	lsrs	r3, r3, #5
 8006ea6:	2164      	movs	r1, #100	; 0x64
 8006ea8:	fb01 f303 	mul.w	r3, r1, r3
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	3332      	adds	r3, #50	; 0x32
 8006eb2:	4a95      	ldr	r2, [pc, #596]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8006eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb8:	095b      	lsrs	r3, r3, #5
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	4443      	add	r3, r8
 8006ec8:	fa1f f883 	uxth.w	r8, r3
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	461d      	mov	r5, r3
 8006ed0:	f04f 0600 	mov.w	r6, #0
 8006ed4:	46a9      	mov	r9, r5
 8006ed6:	46b2      	mov	sl, r6
 8006ed8:	eb19 0309 	adds.w	r3, r9, r9
 8006edc:	eb4a 040a 	adc.w	r4, sl, sl
 8006ee0:	4699      	mov	r9, r3
 8006ee2:	46a2      	mov	sl, r4
 8006ee4:	eb19 0905 	adds.w	r9, r9, r5
 8006ee8:	eb4a 0a06 	adc.w	sl, sl, r6
 8006eec:	f04f 0100 	mov.w	r1, #0
 8006ef0:	f04f 0200 	mov.w	r2, #0
 8006ef4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ef8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006efc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f00:	4689      	mov	r9, r1
 8006f02:	4692      	mov	sl, r2
 8006f04:	eb19 0005 	adds.w	r0, r9, r5
 8006f08:	eb4a 0106 	adc.w	r1, sl, r6
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	461d      	mov	r5, r3
 8006f10:	f04f 0600 	mov.w	r6, #0
 8006f14:	196b      	adds	r3, r5, r5
 8006f16:	eb46 0406 	adc.w	r4, r6, r6
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	4623      	mov	r3, r4
 8006f1e:	f7f9 f969 	bl	80001f4 <__aeabi_uldivmod>
 8006f22:	4603      	mov	r3, r0
 8006f24:	460c      	mov	r4, r1
 8006f26:	461a      	mov	r2, r3
 8006f28:	4b77      	ldr	r3, [pc, #476]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8006f2a:	fba3 1302 	umull	r1, r3, r3, r2
 8006f2e:	095b      	lsrs	r3, r3, #5
 8006f30:	2164      	movs	r1, #100	; 0x64
 8006f32:	fb01 f303 	mul.w	r3, r1, r3
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	00db      	lsls	r3, r3, #3
 8006f3a:	3332      	adds	r3, #50	; 0x32
 8006f3c:	4a72      	ldr	r2, [pc, #456]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8006f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f42:	095b      	lsrs	r3, r3, #5
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f003 0307 	and.w	r3, r3, #7
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	4443      	add	r3, r8
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	461a      	mov	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	609a      	str	r2, [r3, #8]
}
 8006f56:	e0d2      	b.n	80070fe <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	469a      	mov	sl, r3
 8006f5c:	f04f 0b00 	mov.w	fp, #0
 8006f60:	46d0      	mov	r8, sl
 8006f62:	46d9      	mov	r9, fp
 8006f64:	eb18 0308 	adds.w	r3, r8, r8
 8006f68:	eb49 0409 	adc.w	r4, r9, r9
 8006f6c:	4698      	mov	r8, r3
 8006f6e:	46a1      	mov	r9, r4
 8006f70:	eb18 080a 	adds.w	r8, r8, sl
 8006f74:	eb49 090b 	adc.w	r9, r9, fp
 8006f78:	f04f 0100 	mov.w	r1, #0
 8006f7c:	f04f 0200 	mov.w	r2, #0
 8006f80:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006f84:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006f88:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006f8c:	4688      	mov	r8, r1
 8006f8e:	4691      	mov	r9, r2
 8006f90:	eb1a 0508 	adds.w	r5, sl, r8
 8006f94:	eb4b 0609 	adc.w	r6, fp, r9
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	f04f 0200 	mov.w	r2, #0
 8006fa0:	f04f 0300 	mov.w	r3, #0
 8006fa4:	f04f 0400 	mov.w	r4, #0
 8006fa8:	0094      	lsls	r4, r2, #2
 8006faa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006fae:	008b      	lsls	r3, r1, #2
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4623      	mov	r3, r4
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	f7f9 f91c 	bl	80001f4 <__aeabi_uldivmod>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	4b51      	ldr	r3, [pc, #324]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8006fc4:	fba3 2302 	umull	r2, r3, r3, r2
 8006fc8:	095b      	lsrs	r3, r3, #5
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	011b      	lsls	r3, r3, #4
 8006fce:	fa1f f883 	uxth.w	r8, r3
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	469b      	mov	fp, r3
 8006fd6:	f04f 0c00 	mov.w	ip, #0
 8006fda:	46d9      	mov	r9, fp
 8006fdc:	46e2      	mov	sl, ip
 8006fde:	eb19 0309 	adds.w	r3, r9, r9
 8006fe2:	eb4a 040a 	adc.w	r4, sl, sl
 8006fe6:	4699      	mov	r9, r3
 8006fe8:	46a2      	mov	sl, r4
 8006fea:	eb19 090b 	adds.w	r9, r9, fp
 8006fee:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006ff2:	f04f 0100 	mov.w	r1, #0
 8006ff6:	f04f 0200 	mov.w	r2, #0
 8006ffa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ffe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007002:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007006:	4689      	mov	r9, r1
 8007008:	4692      	mov	sl, r2
 800700a:	eb1b 0509 	adds.w	r5, fp, r9
 800700e:	eb4c 060a 	adc.w	r6, ip, sl
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	4619      	mov	r1, r3
 8007016:	f04f 0200 	mov.w	r2, #0
 800701a:	f04f 0300 	mov.w	r3, #0
 800701e:	f04f 0400 	mov.w	r4, #0
 8007022:	0094      	lsls	r4, r2, #2
 8007024:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007028:	008b      	lsls	r3, r1, #2
 800702a:	461a      	mov	r2, r3
 800702c:	4623      	mov	r3, r4
 800702e:	4628      	mov	r0, r5
 8007030:	4631      	mov	r1, r6
 8007032:	f7f9 f8df 	bl	80001f4 <__aeabi_uldivmod>
 8007036:	4603      	mov	r3, r0
 8007038:	460c      	mov	r4, r1
 800703a:	461a      	mov	r2, r3
 800703c:	4b32      	ldr	r3, [pc, #200]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 800703e:	fba3 1302 	umull	r1, r3, r3, r2
 8007042:	095b      	lsrs	r3, r3, #5
 8007044:	2164      	movs	r1, #100	; 0x64
 8007046:	fb01 f303 	mul.w	r3, r1, r3
 800704a:	1ad3      	subs	r3, r2, r3
 800704c:	011b      	lsls	r3, r3, #4
 800704e:	3332      	adds	r3, #50	; 0x32
 8007050:	4a2d      	ldr	r2, [pc, #180]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 8007052:	fba2 2303 	umull	r2, r3, r2, r3
 8007056:	095b      	lsrs	r3, r3, #5
 8007058:	b29b      	uxth	r3, r3
 800705a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800705e:	b29b      	uxth	r3, r3
 8007060:	4443      	add	r3, r8
 8007062:	fa1f f883 	uxth.w	r8, r3
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	469b      	mov	fp, r3
 800706a:	f04f 0c00 	mov.w	ip, #0
 800706e:	46d9      	mov	r9, fp
 8007070:	46e2      	mov	sl, ip
 8007072:	eb19 0309 	adds.w	r3, r9, r9
 8007076:	eb4a 040a 	adc.w	r4, sl, sl
 800707a:	4699      	mov	r9, r3
 800707c:	46a2      	mov	sl, r4
 800707e:	eb19 090b 	adds.w	r9, r9, fp
 8007082:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007086:	f04f 0100 	mov.w	r1, #0
 800708a:	f04f 0200 	mov.w	r2, #0
 800708e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007092:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007096:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800709a:	4689      	mov	r9, r1
 800709c:	4692      	mov	sl, r2
 800709e:	eb1b 0509 	adds.w	r5, fp, r9
 80070a2:	eb4c 060a 	adc.w	r6, ip, sl
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	4619      	mov	r1, r3
 80070aa:	f04f 0200 	mov.w	r2, #0
 80070ae:	f04f 0300 	mov.w	r3, #0
 80070b2:	f04f 0400 	mov.w	r4, #0
 80070b6:	0094      	lsls	r4, r2, #2
 80070b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070bc:	008b      	lsls	r3, r1, #2
 80070be:	461a      	mov	r2, r3
 80070c0:	4623      	mov	r3, r4
 80070c2:	4628      	mov	r0, r5
 80070c4:	4631      	mov	r1, r6
 80070c6:	f7f9 f895 	bl	80001f4 <__aeabi_uldivmod>
 80070ca:	4603      	mov	r3, r0
 80070cc:	460c      	mov	r4, r1
 80070ce:	461a      	mov	r2, r3
 80070d0:	4b0d      	ldr	r3, [pc, #52]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 80070d2:	fba3 1302 	umull	r1, r3, r3, r2
 80070d6:	095b      	lsrs	r3, r3, #5
 80070d8:	2164      	movs	r1, #100	; 0x64
 80070da:	fb01 f303 	mul.w	r3, r1, r3
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	011b      	lsls	r3, r3, #4
 80070e2:	3332      	adds	r3, #50	; 0x32
 80070e4:	4a08      	ldr	r2, [pc, #32]	; (8007108 <LL_USART_SetBaudRate+0x34c>)
 80070e6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ea:	095b      	lsrs	r3, r3, #5
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	f003 030f 	and.w	r3, r3, #15
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	4443      	add	r3, r8
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	461a      	mov	r2, r3
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	609a      	str	r2, [r3, #8]
}
 80070fe:	bf00      	nop
 8007100:	3714      	adds	r7, #20
 8007102:	46bd      	mov	sp, r7
 8007104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007108:	51eb851f 	.word	0x51eb851f

0800710c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b088      	sub	sp, #32
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800711a:	2300      	movs	r3, #0
 800711c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f7ff fe12 	bl	8006d48 <LL_USART_IsEnabled>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d16c      	bne.n	8007204 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007132:	f023 030c 	bic.w	r3, r3, #12
 8007136:	683a      	ldr	r2, [r7, #0]
 8007138:	6851      	ldr	r1, [r2, #4]
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	68d2      	ldr	r2, [r2, #12]
 800713e:	4311      	orrs	r1, r2
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	6912      	ldr	r2, [r2, #16]
 8007144:	4311      	orrs	r1, r2
 8007146:	683a      	ldr	r2, [r7, #0]
 8007148:	6992      	ldr	r2, [r2, #24]
 800714a:	430a      	orrs	r2, r1
 800714c:	431a      	orrs	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	4619      	mov	r1, r3
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f7ff fe09 	bl	8006d70 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	4619      	mov	r1, r3
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f7ff fe16 	bl	8006d96 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800716a:	f107 0308 	add.w	r3, r7, #8
 800716e:	4618      	mov	r0, r3
 8007170:	f7ff fd22 	bl	8006bb8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a26      	ldr	r2, [pc, #152]	; (8007210 <LL_USART_Init+0x104>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d102      	bne.n	8007182 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	61bb      	str	r3, [r7, #24]
 8007180:	e02f      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
    else if (USARTx == USART2)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a23      	ldr	r2, [pc, #140]	; (8007214 <LL_USART_Init+0x108>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d102      	bne.n	8007190 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	61bb      	str	r3, [r7, #24]
 800718e:	e028      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a21      	ldr	r2, [pc, #132]	; (8007218 <LL_USART_Init+0x10c>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d102      	bne.n	800719e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	61bb      	str	r3, [r7, #24]
 800719c:	e021      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a1e      	ldr	r2, [pc, #120]	; (800721c <LL_USART_Init+0x110>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d102      	bne.n	80071ac <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	61bb      	str	r3, [r7, #24]
 80071aa:	e01a      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a1c      	ldr	r2, [pc, #112]	; (8007220 <LL_USART_Init+0x114>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d102      	bne.n	80071ba <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	61bb      	str	r3, [r7, #24]
 80071b8:	e013      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a19      	ldr	r2, [pc, #100]	; (8007224 <LL_USART_Init+0x118>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d102      	bne.n	80071c8 <LL_USART_Init+0xbc>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	61bb      	str	r3, [r7, #24]
 80071c6:	e00c      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
#endif /* UART5 */
#if defined(UART7)
    else if (USARTx == UART7)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a17      	ldr	r2, [pc, #92]	; (8007228 <LL_USART_Init+0x11c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d102      	bne.n	80071d6 <LL_USART_Init+0xca>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	61bb      	str	r3, [r7, #24]
 80071d4:	e005      	b.n	80071e2 <LL_USART_Init+0xd6>
    }
#endif /* UART7 */
#if defined(UART8)
    else if (USARTx == UART8)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a14      	ldr	r2, [pc, #80]	; (800722c <LL_USART_Init+0x120>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d101      	bne.n	80071e2 <LL_USART_Init+0xd6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d00d      	beq.n	8007204 <LL_USART_Init+0xf8>
        && (USART_InitStruct->BaudRate != 0U))
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d009      	beq.n	8007204 <LL_USART_Init+0xf8>
    {
      status = SUCCESS;
 80071f0:	2300      	movs	r3, #0
 80071f2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	699a      	ldr	r2, [r3, #24]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	69b9      	ldr	r1, [r7, #24]
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7ff fddc 	bl	8006dbc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8007204:	7ffb      	ldrb	r3, [r7, #31]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3720      	adds	r7, #32
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	40011000 	.word	0x40011000
 8007214:	40004400 	.word	0x40004400
 8007218:	40004800 	.word	0x40004800
 800721c:	40011400 	.word	0x40011400
 8007220:	40004c00 	.word	0x40004c00
 8007224:	40005000 	.word	0x40005000
 8007228:	40007800 	.word	0x40007800
 800722c:	40007c00 	.word	0x40007c00

08007230 <__libc_init_array>:
 8007230:	b570      	push	{r4, r5, r6, lr}
 8007232:	4e0d      	ldr	r6, [pc, #52]	; (8007268 <__libc_init_array+0x38>)
 8007234:	4c0d      	ldr	r4, [pc, #52]	; (800726c <__libc_init_array+0x3c>)
 8007236:	1ba4      	subs	r4, r4, r6
 8007238:	10a4      	asrs	r4, r4, #2
 800723a:	2500      	movs	r5, #0
 800723c:	42a5      	cmp	r5, r4
 800723e:	d109      	bne.n	8007254 <__libc_init_array+0x24>
 8007240:	4e0b      	ldr	r6, [pc, #44]	; (8007270 <__libc_init_array+0x40>)
 8007242:	4c0c      	ldr	r4, [pc, #48]	; (8007274 <__libc_init_array+0x44>)
 8007244:	f000 f870 	bl	8007328 <_init>
 8007248:	1ba4      	subs	r4, r4, r6
 800724a:	10a4      	asrs	r4, r4, #2
 800724c:	2500      	movs	r5, #0
 800724e:	42a5      	cmp	r5, r4
 8007250:	d105      	bne.n	800725e <__libc_init_array+0x2e>
 8007252:	bd70      	pop	{r4, r5, r6, pc}
 8007254:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007258:	4798      	blx	r3
 800725a:	3501      	adds	r5, #1
 800725c:	e7ee      	b.n	800723c <__libc_init_array+0xc>
 800725e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007262:	4798      	blx	r3
 8007264:	3501      	adds	r5, #1
 8007266:	e7f2      	b.n	800724e <__libc_init_array+0x1e>
 8007268:	08009228 	.word	0x08009228
 800726c:	08009228 	.word	0x08009228
 8007270:	08009228 	.word	0x08009228
 8007274:	0800922c 	.word	0x0800922c

08007278 <__itoa>:
 8007278:	1e93      	subs	r3, r2, #2
 800727a:	2b22      	cmp	r3, #34	; 0x22
 800727c:	b510      	push	{r4, lr}
 800727e:	460c      	mov	r4, r1
 8007280:	d904      	bls.n	800728c <__itoa+0x14>
 8007282:	2300      	movs	r3, #0
 8007284:	700b      	strb	r3, [r1, #0]
 8007286:	461c      	mov	r4, r3
 8007288:	4620      	mov	r0, r4
 800728a:	bd10      	pop	{r4, pc}
 800728c:	2a0a      	cmp	r2, #10
 800728e:	d109      	bne.n	80072a4 <__itoa+0x2c>
 8007290:	2800      	cmp	r0, #0
 8007292:	da07      	bge.n	80072a4 <__itoa+0x2c>
 8007294:	232d      	movs	r3, #45	; 0x2d
 8007296:	700b      	strb	r3, [r1, #0]
 8007298:	4240      	negs	r0, r0
 800729a:	2101      	movs	r1, #1
 800729c:	4421      	add	r1, r4
 800729e:	f000 f805 	bl	80072ac <__utoa>
 80072a2:	e7f1      	b.n	8007288 <__itoa+0x10>
 80072a4:	2100      	movs	r1, #0
 80072a6:	e7f9      	b.n	800729c <__itoa+0x24>

080072a8 <itoa>:
 80072a8:	f7ff bfe6 	b.w	8007278 <__itoa>

080072ac <__utoa>:
 80072ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ae:	4b1d      	ldr	r3, [pc, #116]	; (8007324 <__utoa+0x78>)
 80072b0:	b08b      	sub	sp, #44	; 0x2c
 80072b2:	4605      	mov	r5, r0
 80072b4:	460c      	mov	r4, r1
 80072b6:	466e      	mov	r6, sp
 80072b8:	f103 0c20 	add.w	ip, r3, #32
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	6859      	ldr	r1, [r3, #4]
 80072c0:	4637      	mov	r7, r6
 80072c2:	c703      	stmia	r7!, {r0, r1}
 80072c4:	3308      	adds	r3, #8
 80072c6:	4563      	cmp	r3, ip
 80072c8:	463e      	mov	r6, r7
 80072ca:	d1f7      	bne.n	80072bc <__utoa+0x10>
 80072cc:	6818      	ldr	r0, [r3, #0]
 80072ce:	791b      	ldrb	r3, [r3, #4]
 80072d0:	713b      	strb	r3, [r7, #4]
 80072d2:	1e93      	subs	r3, r2, #2
 80072d4:	2b22      	cmp	r3, #34	; 0x22
 80072d6:	6038      	str	r0, [r7, #0]
 80072d8:	f04f 0300 	mov.w	r3, #0
 80072dc:	d904      	bls.n	80072e8 <__utoa+0x3c>
 80072de:	7023      	strb	r3, [r4, #0]
 80072e0:	461c      	mov	r4, r3
 80072e2:	4620      	mov	r0, r4
 80072e4:	b00b      	add	sp, #44	; 0x2c
 80072e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072e8:	1e66      	subs	r6, r4, #1
 80072ea:	fbb5 f0f2 	udiv	r0, r5, r2
 80072ee:	af0a      	add	r7, sp, #40	; 0x28
 80072f0:	fb02 5510 	mls	r5, r2, r0, r5
 80072f4:	443d      	add	r5, r7
 80072f6:	1c59      	adds	r1, r3, #1
 80072f8:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 80072fc:	f806 5f01 	strb.w	r5, [r6, #1]!
 8007300:	4605      	mov	r5, r0
 8007302:	b968      	cbnz	r0, 8007320 <__utoa+0x74>
 8007304:	5460      	strb	r0, [r4, r1]
 8007306:	4423      	add	r3, r4
 8007308:	4622      	mov	r2, r4
 800730a:	1b19      	subs	r1, r3, r4
 800730c:	1b10      	subs	r0, r2, r4
 800730e:	4281      	cmp	r1, r0
 8007310:	dde7      	ble.n	80072e2 <__utoa+0x36>
 8007312:	7811      	ldrb	r1, [r2, #0]
 8007314:	7818      	ldrb	r0, [r3, #0]
 8007316:	f802 0b01 	strb.w	r0, [r2], #1
 800731a:	f803 1901 	strb.w	r1, [r3], #-1
 800731e:	e7f4      	b.n	800730a <__utoa+0x5e>
 8007320:	460b      	mov	r3, r1
 8007322:	e7e2      	b.n	80072ea <__utoa+0x3e>
 8007324:	080091f8 	.word	0x080091f8

08007328 <_init>:
 8007328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800732a:	bf00      	nop
 800732c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800732e:	bc08      	pop	{r3}
 8007330:	469e      	mov	lr, r3
 8007332:	4770      	bx	lr

08007334 <_fini>:
 8007334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007336:	bf00      	nop
 8007338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800733a:	bc08      	pop	{r3}
 800733c:	469e      	mov	lr, r3
 800733e:	4770      	bx	lr
