set a(0-10577) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-16 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-11118 {}}} SUCCS {{258 0 0 0-10575 {}} {256 0 0 0-11118 {}}} CYCLES {}}
set a(0-10578) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-17 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10579) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-18 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10580) {AREA_SCORE {} NAME s:asn(s(9:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10581) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10582) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-21 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10583) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10584) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-23 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10585) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10586) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-25 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10587) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10588) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10589) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10590) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10591) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{258 0 0 0-10575 {}}} CYCLES {}}
set a(0-10592) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-31 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-10575 {}}} SUCCS {{259 0 0 0-10575 {}}} CYCLES {}}
set a(0-10593) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(9:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-32 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-10576 {}}} SUCCS {{259 0 0 0-10576 {}}} CYCLES {}}
set a(0-10594) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{132 0 0 0-11072 {}} {260 0 0 0-11071 {}} {260 0 0 0-11068 {}} {260 0 0 0-11067 {}}} SUCCS {{256 0 0 0-11067 {}}} CYCLES {}}
set a(0-10595) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-34 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-11021 {}}} CYCLES {}}
set a(0-10596) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-35 LOC {0 1.0 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-11024 {}}} CYCLES {}}
set a(0-10597) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-36 LOC {0 1.0 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-10958 {}}} CYCLES {}}
set a(0-10598) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-37 LOC {0 1.0 6 0.9865047233468286 6 0.9865047233468286 6 0.9865047233468286 8 0.19534412955465585} PREDS {} SUCCS {{258 0 0 0-10948 {}}} CYCLES {}}
set a(0-10599) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-38 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10600) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-39 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10601) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-40 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10602) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-41 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10603) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-42 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10604) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-43 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10605) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-44 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10606) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-45 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10607) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-46 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10608) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-47 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10609) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-48 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10610) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-49 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10611) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-50 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10612) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-51 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10613) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-52 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10614) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-53 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10615) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-54 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10616) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-55 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10617) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-56 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10618) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-57 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10619) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-58 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10620) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-59 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10621) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-60 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10622) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-61 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10623) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-62 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10624) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-63 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10625) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-64 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10626) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-65 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10627) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-66 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10628) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-67 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10629) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-68 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10630) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-69 LOC {0 1.0 7 0.4048582995951417 7 0.4048582995951417 7 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10631) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-70 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.14473684210526316} PREDS {} SUCCS {{259 0 0 0-10632 {}}} CYCLES {}}
set a(0-10632) {AREA_SCORE {} NAME operator-<32,false>:slc(s(9:0))(8-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-71 LOC {0 1.0 1 0.0 1 0.0 3 0.14473684210526316} PREDS {{259 0 0 0-10631 {}}} SUCCS {{259 0 0 0-10633 {}}} CYCLES {}}
set a(0-10633) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,1,1,9) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.02 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-72 LOC {1 0.0 1 0.14473684210526316 1 0.14473684210526316 1 0.31680145074224025 3 0.31680145074224025} PREDS {{259 0 0 0-10632 {}}} SUCCS {{259 0 0 0-10634 {}} {258 0 0 0-10644 {}}} CYCLES {}}
set a(0-10634) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-73 LOC {1 0.17206477732793524 1 0.31680161943319834 1 0.31680161943319834 3 0.31680161943319834} PREDS {{259 0 0 0-10633 {}}} SUCCS {{258 0 0 0-10637 {}}} CYCLES {}}
set a(0-10635) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.31680161943319834} PREDS {{262 0 0 0-11070 {}}} SUCCS {{259 0 0 0-10636 {}} {256 0 0 0-11070 {}}} CYCLES {}}
set a(0-10636) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-75 LOC {0 1.0 1 0.0 1 0.0 3 0.31680161943319834} PREDS {{259 0 0 0-10635 {}}} SUCCS {{259 0 0 0-10637 {}}} CYCLES {}}
set a(0-10637) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(9,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-76 LOC {1 0.17206477732793524 1 0.31680161943319834 1 0.31680161943319834 1 0.4095814777327935 3 0.4095814777327935} PREDS {{259 0 0 0-10636 {}} {258 0 0 0-10634 {}}} SUCCS {{258 0 0 0-10639 {}} {258 0 0 0-10646 {}} {258 0 0 0-10792 {}} {258 0 0 0-10949 {}} {258 0 0 0-10997 {}}} CYCLES {}}
set a(0-10638) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-77 LOC {0 1.0 1 0.40958164642375167 1 0.40958164642375167 1 0.40958164642375167 3 0.40958164642375167} PREDS {} SUCCS {{259 0 0 0-10639 {}}} CYCLES {}}
set a(0-10639) {AREA_SCORE 16.68 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(9,0,4,9) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-78 LOC {1 0.2648448043184885 1 0.40958164642375167 1 0.40958164642375167 1 0.6626179149797571 3 0.6626179149797571} PREDS {{259 0 0 0-10638 {}} {258 0 0 0-10637 {}}} SUCCS {{258 0 0 0-10641 {}}} CYCLES {}}
set a(0-10640) {AREA_SCORE {} NAME for:for:w:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-79 LOC {0 1.0 1 0.6626180836707153 1 0.6626180836707153 1 0.6626180836707153 3 0.6626180836707153} PREDS {} SUCCS {{259 0 0 0-10641 {}}} CYCLES {}}
set a(0-10641) {AREA_SCORE 17.95 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(9,0,4,10) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-80 LOC {1 0.5178812415654521 1 0.6626180836707153 1 0.6626180836707153 1 0.9156543522267206 3 0.9156543522267206} PREDS {{259 0 0 0-10640 {}} {258 0 0 0-10639 {}}} SUCCS {{258 0 0 0-10933 {}} {258 0 0 0-10935 {}}} CYCLES {}}
set a(0-10642) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-81 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.47368421052631576} PREDS {{262 0 0 0-11070 {}}} SUCCS {{259 0 0 0-10643 {}} {256 0 0 0-11070 {}}} CYCLES {}}
set a(0-10643) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-82 LOC {0 1.0 1 0.0 1 0.0 3 0.47368421052631576} PREDS {{259 0 0 0-10642 {}}} SUCCS {{259 0 0 0-10644 {}}} CYCLES {}}
set a(0-10644) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(9,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-83 LOC {1 0.17206477732793524 1 0.47368421052631576 1 0.47368421052631576 1 0.5664640688259109 3 0.5664640688259109} PREDS {{259 0 0 0-10643 {}} {258 0 0 0-10633 {}}} SUCCS {{259 0 0 0-10645 {}} {258 0 0 0-10650 {}} {258 0 0 0-10670 {}} {258 0 0 0-10691 {}} {258 0 0 0-10694 {}} {258 0 0 0-10703 {}} {258 0 0 0-10709 {}} {258 0 0 0-10717 {}} {258 0 0 0-10723 {}} {258 0 0 0-10731 {}} {258 0 0 0-10738 {}} {258 0 0 0-10744 {}} {258 0 0 0-10748 {}} {258 0 0 0-10756 {}} {258 0 0 0-10761 {}} {258 0 0 0-10768 {}} {258 0 0 0-10773 {}} {258 0 0 0-10780 {}} {258 0 0 0-10786 {}} {258 0 0 0-10791 {}} {258 0 0 0-10949 {}} {258 0 0 0-10997 {}}} CYCLES {}}
set a(0-10645) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(8-1) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-84 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 6 0.7435897435897435} PREDS {{259 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10646 {}}} CYCLES {}}
set a(0-10646) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.02 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-85 LOC {1 0.2648448043184885 1 0.7435897435897435 1 0.7435897435897435 1 0.9156543522267206 6 0.9156543522267206} PREDS {{259 0 0 0-10645 {}} {258 0 0 0-10637 {}}} SUCCS {{258 0 0 0-10649 {}} {258 0 0 0-10653 {}} {258 0 0 0-10655 {}} {258 0 0 0-10657 {}} {258 0 0 0-10659 {}} {258 0 0 0-10661 {}} {258 0 0 0-10663 {}} {258 0 0 0-10665 {}} {258 0 0 0-10667 {}} {258 0 0 0-10669 {}} {258 0 0 0-10673 {}} {258 0 0 0-10675 {}} {258 0 0 0-10677 {}} {258 0 0 0-10679 {}} {258 0 0 0-10681 {}} {258 0 0 0-10683 {}} {258 0 0 0-10685 {}} {258 0 0 0-10687 {}} {258 0 0 0-10689 {}} {258 0 0 0-10690 {}} {258 0 0 0-10695 {}} {258 0 0 0-10696 {}} {258 0 0 0-10701 {}} {258 0 0 0-10702 {}} {258 0 0 0-10708 {}} {258 0 0 0-10710 {}} {258 0 0 0-10715 {}} {258 0 0 0-10716 {}} {258 0 0 0-10722 {}} {258 0 0 0-10724 {}} {258 0 0 0-10729 {}} {258 0 0 0-10730 {}} {258 0 0 0-10736 {}} {258 0 0 0-10737 {}} {258 0 0 0-10742 {}} {258 0 0 0-10743 {}} {258 0 0 0-10749 {}} {258 0 0 0-10750 {}} {258 0 0 0-10754 {}} {258 0 0 0-10755 {}} {258 0 0 0-10760 {}} {258 0 0 0-10762 {}} {258 0 0 0-10766 {}} {258 0 0 0-10767 {}} {258 0 0 0-10772 {}} {258 0 0 0-10774 {}} {258 0 0 0-10778 {}} {258 0 0 0-10779 {}} {258 0 0 0-10784 {}} {258 0 0 0-10785 {}}} CYCLES {}}
set a(0-10647) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-86 LOC {0 1.0 0 1.0 0 1.0 0 1.0 6 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-10648 {}}} CYCLES {}}
set a(0-10648) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-87 LOC {0 1.0 0 1.0 0 1.0 6 0.9156545209176788} PREDS {{259 0 0 0-10647 {}}} SUCCS {{146 0 0 0-10649 {}} {146 0 0 0-10650 {}} {146 0 0 0-10651 {}} {130 0 0 0-10652 {}} {146 0 0 0-10669 {}} {146 0 0 0-10670 {}} {146 0 0 0-10671 {}} {130 0 0 0-10672 {}}} CYCLES {}}
set a(0-10649) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-88 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10648 {}} {258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10651 {}}} CYCLES {}}
set a(0-10650) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-89 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 6 0.9156545209176788} PREDS {{146 0 0 0-10648 {}} {258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10651 {}}} CYCLES {}}
set a(0-10651) {AREA_SCORE {} NAME for:for:a:conc#5 TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-90 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-10650 {}} {258 0 0 0-10649 {}} {146 0 0 0-10648 {}}} SUCCS {{259 0 0 0-10652 {}}} CYCLES {}}
set a(0-10652) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-91 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-10651 {}} {130 0 0 0-10648 {}}} SUCCS {{146 0 0 0-10653 {}} {130 0 0 0-10654 {}} {146 0 0 0-10655 {}} {130 0 0 0-10656 {}} {146 0 0 0-10657 {}} {130 0 0 0-10658 {}} {146 0 0 0-10659 {}} {130 0 0 0-10660 {}} {146 0 0 0-10661 {}} {130 0 0 0-10662 {}} {146 0 0 0-10663 {}} {130 0 0 0-10664 {}} {146 0 0 0-10665 {}} {130 0 0 0-10666 {}} {146 0 0 0-10667 {}} {130 0 0 0-10668 {}}} CYCLES {}}
set a(0-10653) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-92 LOC {1 0.43690958164642374 6 0.0 6 0.0 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10654 {}}} CYCLES {}}
set a(0-10654) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-93 LOC {4 1.0 6 0.9325236167341431 6 1.0 7 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10653 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {262 0 0 0-11030 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {262 0 0 0-10964 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}}} SUCCS {{592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {256 0 0 0-10964 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {256 0 0 0-11030 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10655) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#3 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-94 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10656 {}}} CYCLES {}}
set a(0-10656) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-95 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10655 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {256 0 0 0-10966 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {256 0 0 0-11032 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10657) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#4 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-96 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10658 {}}} CYCLES {}}
set a(0-10658) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-97 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10657 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {256 0 0 0-10968 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {256 0 0 0-11034 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10659) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#5 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-98 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10660 {}}} CYCLES {}}
set a(0-10660) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-99 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10659 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {256 0 0 0-10970 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {256 0 0 0-11036 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10661) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-100 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10662 {}}} CYCLES {}}
set a(0-10662) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-101 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10661 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {256 0 0 0-10972 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {256 0 0 0-11038 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10663) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-102 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10664 {}}} CYCLES {}}
set a(0-10664) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-103 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10663 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {256 0 0 0-10974 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {256 0 0 0-11040 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10665) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-104 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10666 {}}} CYCLES {}}
set a(0-10666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-105 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10665 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10668 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {256 0 0 0-10976 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {256 0 0 0-11042 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10667) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-106 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10652 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10668 {}}} CYCLES {}}
set a(0-10668) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-107 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10667 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {130 0 0 0-10652 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {258 0 0 0-10789 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {256 0 0 0-10978 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {256 0 0 0-11044 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10669) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-108 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10648 {}} {258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10671 {}}} CYCLES {}}
set a(0-10670) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-109 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 6 0.9156545209176788} PREDS {{146 0 0 0-10648 {}} {258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10671 {}}} CYCLES {}}
set a(0-10671) {AREA_SCORE {} NAME for:for:a:conc#4 TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-110 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-10670 {}} {258 0 0 0-10669 {}} {146 0 0 0-10648 {}}} SUCCS {{259 0 0 0-10672 {}}} CYCLES {}}
set a(0-10672) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-111 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-10671 {}} {130 0 0 0-10648 {}}} SUCCS {{146 0 0 0-10673 {}} {130 0 0 0-10674 {}} {146 0 0 0-10675 {}} {130 0 0 0-10676 {}} {146 0 0 0-10677 {}} {130 0 0 0-10678 {}} {146 0 0 0-10679 {}} {130 0 0 0-10680 {}} {146 0 0 0-10681 {}} {130 0 0 0-10682 {}} {146 0 0 0-10683 {}} {130 0 0 0-10684 {}} {146 0 0 0-10685 {}} {130 0 0 0-10686 {}} {146 0 0 0-10687 {}} {130 0 0 0-10688 {}}} CYCLES {}}
set a(0-10673) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-112 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10674 {}}} CYCLES {}}
set a(0-10674) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-113 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10673 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10982 {}} {256 0 0 0-11048 {}}} CYCLES {}}
set a(0-10675) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#10 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-114 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10676 {}}} CYCLES {}}
set a(0-10676) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-115 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10675 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10984 {}} {256 0 0 0-11050 {}}} CYCLES {}}
set a(0-10677) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-116 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10678 {}}} CYCLES {}}
set a(0-10678) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-117 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10677 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10986 {}} {256 0 0 0-11052 {}}} CYCLES {}}
set a(0-10679) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#12 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-118 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10680 {}}} CYCLES {}}
set a(0-10680) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-119 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10679 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10988 {}} {256 0 0 0-11054 {}}} CYCLES {}}
set a(0-10681) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-120 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10682 {}}} CYCLES {}}
set a(0-10682) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-121 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10681 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10990 {}} {256 0 0 0-11056 {}}} CYCLES {}}
set a(0-10683) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-122 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10684 {}}} CYCLES {}}
set a(0-10684) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-123 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10683 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10992 {}} {256 0 0 0-11058 {}}} CYCLES {}}
set a(0-10685) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-124 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10686 {}}} CYCLES {}}
set a(0-10686) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-125 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10685 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10994 {}} {256 0 0 0-11060 {}}} CYCLES {}}
set a(0-10687) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-126 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-10672 {}} {258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10688 {}}} CYCLES {}}
set a(0-10688) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-127 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-10687 {}} {130 0 0 0-10672 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10789 {}} {256 0 0 0-10996 {}} {256 0 0 0-11062 {}}} CYCLES {}}
set a(0-10689) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-128 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10693 {}}} CYCLES {}}
set a(0-10690) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-129 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10693 {}}} CYCLES {}}
set a(0-10691) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-130 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10693 {}}} CYCLES {}}
set a(0-10692) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-131 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10693 {}}} CYCLES {}}
set a(0-10693) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-132 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10692 {}} {258 0 0 0-10691 {}} {258 0 0 0-10690 {}} {258 0 0 0-10689 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10694) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-133 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10700 {}}} CYCLES {}}
set a(0-10695) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-134 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10697 {}}} CYCLES {}}
set a(0-10696) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-135 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10697 {}}} CYCLES {}}
set a(0-10697) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-136 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10696 {}} {258 0 0 0-10695 {}}} SUCCS {{258 0 0 0-10700 {}}} CYCLES {}}
set a(0-10698) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-137 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10699 {}}} CYCLES {}}
set a(0-10699) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-138 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10698 {}}} SUCCS {{259 0 0 0-10700 {}}} CYCLES {}}
set a(0-10700) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-139 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10699 {}} {258 0 0 0-10697 {}} {258 0 0 0-10694 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10701) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-140 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10707 {}}} CYCLES {}}
set a(0-10702) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-141 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10704 {}}} CYCLES {}}
set a(0-10703) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-142 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10704 {}}} CYCLES {}}
set a(0-10704) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-143 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10703 {}} {258 0 0 0-10702 {}}} SUCCS {{258 0 0 0-10707 {}}} CYCLES {}}
set a(0-10705) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-144 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10706 {}}} CYCLES {}}
set a(0-10706) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-145 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10705 {}}} SUCCS {{259 0 0 0-10707 {}}} CYCLES {}}
set a(0-10707) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-146 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10706 {}} {258 0 0 0-10704 {}} {258 0 0 0-10701 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10708) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-147 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10714 {}}} CYCLES {}}
set a(0-10709) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-148 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10714 {}}} CYCLES {}}
set a(0-10710) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-149 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10711 {}}} CYCLES {}}
set a(0-10711) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-150 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10710 {}}} SUCCS {{258 0 0 0-10714 {}}} CYCLES {}}
set a(0-10712) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-151 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10713 {}}} CYCLES {}}
set a(0-10713) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-152 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10712 {}}} SUCCS {{259 0 0 0-10714 {}}} CYCLES {}}
set a(0-10714) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-153 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10713 {}} {258 0 0 0-10711 {}} {258 0 0 0-10709 {}} {258 0 0 0-10708 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10715) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-154 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10721 {}}} CYCLES {}}
set a(0-10716) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-155 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10718 {}}} CYCLES {}}
set a(0-10717) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-156 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10718 {}}} CYCLES {}}
set a(0-10718) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-157 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10717 {}} {258 0 0 0-10716 {}}} SUCCS {{258 0 0 0-10721 {}}} CYCLES {}}
set a(0-10719) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-158 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10720 {}}} CYCLES {}}
set a(0-10720) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-159 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10719 {}}} SUCCS {{259 0 0 0-10721 {}}} CYCLES {}}
set a(0-10721) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-160 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10720 {}} {258 0 0 0-10718 {}} {258 0 0 0-10715 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10722) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#17 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-161 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10728 {}}} CYCLES {}}
set a(0-10723) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-162 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10728 {}}} CYCLES {}}
set a(0-10724) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#19 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-163 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10725 {}}} CYCLES {}}
set a(0-10725) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-164 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10724 {}}} SUCCS {{258 0 0 0-10728 {}}} CYCLES {}}
set a(0-10726) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-165 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10727 {}}} CYCLES {}}
set a(0-10727) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-166 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10726 {}}} SUCCS {{259 0 0 0-10728 {}}} CYCLES {}}
set a(0-10728) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-167 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10727 {}} {258 0 0 0-10725 {}} {258 0 0 0-10723 {}} {258 0 0 0-10722 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10729) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-168 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10735 {}}} CYCLES {}}
set a(0-10730) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-169 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10735 {}}} CYCLES {}}
set a(0-10731) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-170 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10732 {}}} CYCLES {}}
set a(0-10732) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-171 LOC {1 0.2648448043184885 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10731 {}}} SUCCS {{258 0 0 0-10735 {}}} CYCLES {}}
set a(0-10733) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-172 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10734 {}}} CYCLES {}}
set a(0-10734) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-173 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10733 {}}} SUCCS {{259 0 0 0-10735 {}}} CYCLES {}}
set a(0-10735) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-174 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10734 {}} {258 0 0 0-10732 {}} {258 0 0 0-10730 {}} {258 0 0 0-10729 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10736) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#23 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-175 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10741 {}}} CYCLES {}}
set a(0-10737) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-176 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10741 {}}} CYCLES {}}
set a(0-10738) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-177 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10741 {}}} CYCLES {}}
set a(0-10739) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-178 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10740 {}}} CYCLES {}}
set a(0-10740) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-179 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10739 {}}} SUCCS {{259 0 0 0-10741 {}}} CYCLES {}}
set a(0-10741) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-180 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10740 {}} {258 0 0 0-10738 {}} {258 0 0 0-10737 {}} {258 0 0 0-10736 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10742) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-181 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10745 {}}} CYCLES {}}
set a(0-10743) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-182 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10745 {}}} CYCLES {}}
set a(0-10744) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-183 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10745 {}}} CYCLES {}}
set a(0-10745) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-184 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10744 {}} {258 0 0 0-10743 {}} {258 0 0 0-10742 {}}} SUCCS {{258 0 0 0-10747 {}}} CYCLES {}}
set a(0-10746) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-185 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10747 {}}} CYCLES {}}
set a(0-10747) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-186 LOC {1 0.43690958164642374 7 0.0 7 0.0 7 0.7469635627530364} PREDS {{259 0 0 0-10746 {}} {258 0 0 0-10745 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10748) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-187 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10753 {}}} CYCLES {}}
set a(0-10749) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-188 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10751 {}}} CYCLES {}}
set a(0-10750) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-189 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10751 {}}} CYCLES {}}
set a(0-10751) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-190 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10750 {}} {258 0 0 0-10749 {}}} SUCCS {{258 0 0 0-10753 {}}} CYCLES {}}
set a(0-10752) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-191 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10753 {}}} CYCLES {}}
set a(0-10753) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-192 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10752 {}} {258 0 0 0-10751 {}} {258 0 0 0-10748 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10754) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-193 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10759 {}}} CYCLES {}}
set a(0-10755) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-194 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10757 {}}} CYCLES {}}
set a(0-10756) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-195 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10757 {}}} CYCLES {}}
set a(0-10757) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-196 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10756 {}} {258 0 0 0-10755 {}}} SUCCS {{258 0 0 0-10759 {}}} CYCLES {}}
set a(0-10758) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-197 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10759 {}}} CYCLES {}}
set a(0-10759) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-198 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10758 {}} {258 0 0 0-10757 {}} {258 0 0 0-10754 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10760) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-199 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10765 {}}} CYCLES {}}
set a(0-10761) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-200 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10765 {}}} CYCLES {}}
set a(0-10762) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-201 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10763 {}}} CYCLES {}}
set a(0-10763) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-202 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10762 {}}} SUCCS {{258 0 0 0-10765 {}}} CYCLES {}}
set a(0-10764) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-203 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10765 {}}} CYCLES {}}
set a(0-10765) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-204 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10764 {}} {258 0 0 0-10763 {}} {258 0 0 0-10761 {}} {258 0 0 0-10760 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10766) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-205 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10771 {}}} CYCLES {}}
set a(0-10767) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-206 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10769 {}}} CYCLES {}}
set a(0-10768) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-207 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10769 {}}} CYCLES {}}
set a(0-10769) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-208 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10768 {}} {258 0 0 0-10767 {}}} SUCCS {{258 0 0 0-10771 {}}} CYCLES {}}
set a(0-10770) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-209 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10771 {}}} CYCLES {}}
set a(0-10771) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-210 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10770 {}} {258 0 0 0-10769 {}} {258 0 0 0-10766 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10772) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#17 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-211 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10777 {}}} CYCLES {}}
set a(0-10773) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-212 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10777 {}}} CYCLES {}}
set a(0-10774) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#19 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-213 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{259 0 0 0-10775 {}}} CYCLES {}}
set a(0-10775) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-214 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10774 {}}} SUCCS {{258 0 0 0-10777 {}}} CYCLES {}}
set a(0-10776) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-215 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10777 {}}} CYCLES {}}
set a(0-10777) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-216 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10776 {}} {258 0 0 0-10775 {}} {258 0 0 0-10773 {}} {258 0 0 0-10772 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10778) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-217 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10783 {}}} CYCLES {}}
set a(0-10779) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-218 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10783 {}}} CYCLES {}}
set a(0-10780) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-219 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{259 0 0 0-10781 {}}} CYCLES {}}
set a(0-10781) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-220 LOC {1 0.2648448043184885 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10780 {}}} SUCCS {{258 0 0 0-10783 {}}} CYCLES {}}
set a(0-10782) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-221 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10783 {}}} CYCLES {}}
set a(0-10783) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-222 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10782 {}} {258 0 0 0-10781 {}} {258 0 0 0-10779 {}} {258 0 0 0-10778 {}}} SUCCS {{258 0 0 0-10789 {}}} CYCLES {}}
set a(0-10784) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#23 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-223 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10788 {}}} CYCLES {}}
set a(0-10785) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-224 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-10646 {}}} SUCCS {{258 0 0 0-10788 {}}} CYCLES {}}
set a(0-10786) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-225 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 7 0.7469635627530364} PREDS {{258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10788 {}}} CYCLES {}}
set a(0-10787) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-226 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10788 {}}} CYCLES {}}
set a(0-10788) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-227 LOC {1 0.43690958164642374 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-10787 {}} {258 0 0 0-10786 {}} {258 0 0 0-10785 {}} {258 0 0 0-10784 {}}} SUCCS {{259 0 0 0-10789 {}}} CYCLES {}}
set a(0-10789) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-228 LOC {5 0.4048582995951417 7 0.5167004048582996 7 0.5167004048582996 7 0.769736673414305 7 0.9999998313090419} PREDS {{259 0 0 0-10788 {}} {258 0 0 0-10783 {}} {258 0 0 0-10777 {}} {258 0 0 0-10771 {}} {258 0 0 0-10765 {}} {258 0 0 0-10759 {}} {258 0 0 0-10753 {}} {258 0 0 0-10747 {}} {258 0 0 0-10741 {}} {258 0 0 0-10735 {}} {258 0 0 0-10728 {}} {258 0 0 0-10721 {}} {258 0 0 0-10714 {}} {258 0 0 0-10707 {}} {258 0 0 0-10700 {}} {258 0 0 0-10693 {}} {258 0 0 0-10688 {}} {258 0 0 0-10686 {}} {258 0 0 0-10684 {}} {258 0 0 0-10682 {}} {258 0 0 0-10680 {}} {258 0 0 0-10678 {}} {258 0 0 0-10676 {}} {258 0 0 0-10674 {}} {258 0 0 0-10668 {}} {258 0 0 0-10666 {}} {258 0 0 0-10664 {}} {258 0 0 0-10662 {}} {258 0 0 0-10660 {}} {258 0 0 0-10658 {}} {258 0 0 0-10656 {}} {258 0 0 0-10654 {}} {258 0 0 0-10630 {}} {258 0 0 0-10629 {}} {258 0 0 0-10628 {}} {258 0 0 0-10627 {}} {258 0 0 0-10626 {}} {258 0 0 0-10625 {}} {258 0 0 0-10624 {}} {258 0 0 0-10623 {}} {258 0 0 0-10622 {}} {258 0 0 0-10621 {}} {258 0 0 0-10620 {}} {258 0 0 0-10619 {}} {258 0 0 0-10618 {}} {258 0 0 0-10617 {}} {258 0 0 0-10616 {}} {258 0 0 0-10615 {}}} SUCCS {{258 0 0 0-10950 {}} {258 0 0 0-11013 {}}} CYCLES {}}
set a(0-10790) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-229 LOC {0 1.0 1 0.566464237516869 1 0.566464237516869 1 0.566464237516869 3 0.566464237516869} PREDS {} SUCCS {{259 0 0 0-10791 {}}} CYCLES {}}
set a(0-10791) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.03 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-230 LOC {1 0.2648448043184885 1 0.566464237516869 1 0.566464237516869 1 0.7410592105263157 3 0.7410592105263157} PREDS {{259 0 0 0-10790 {}} {258 0 0 0-10644 {}}} SUCCS {{258 0 0 0-10793 {}}} CYCLES {}}
set a(0-10792) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-231 LOC {1 0.2648448043184885 1 0.7410593792172739 1 0.7410593792172739 3 0.7410593792172739} PREDS {{258 0 0 0-10637 {}}} SUCCS {{259 0 0 0-10793 {}}} CYCLES {}}
set a(0-10793) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.03 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-232 LOC {1 0.4394399460188934 1 0.7410593792172739 1 0.7410593792172739 1 0.9156543522267206 3 0.9156543522267206} PREDS {{259 0 0 0-10792 {}} {258 0 0 0-10791 {}}} SUCCS {{258 0 0 0-10796 {}} {258 0 0 0-10798 {}} {258 0 0 0-10800 {}} {258 0 0 0-10802 {}} {258 0 0 0-10804 {}} {258 0 0 0-10806 {}} {258 0 0 0-10808 {}} {258 0 0 0-10810 {}} {258 0 0 0-10812 {}} {258 0 0 0-10814 {}} {258 0 0 0-10816 {}} {258 0 0 0-10818 {}} {258 0 0 0-10820 {}} {258 0 0 0-10822 {}} {258 0 0 0-10824 {}} {258 0 0 0-10826 {}} {258 0 0 0-10828 {}} {258 0 0 0-10830 {}} {258 0 0 0-10832 {}} {258 0 0 0-10833 {}} {258 0 0 0-10834 {}} {258 0 0 0-10837 {}} {258 0 0 0-10838 {}} {258 0 0 0-10839 {}} {258 0 0 0-10844 {}} {258 0 0 0-10845 {}} {258 0 0 0-10846 {}} {258 0 0 0-10851 {}} {258 0 0 0-10852 {}} {258 0 0 0-10853 {}} {258 0 0 0-10858 {}} {258 0 0 0-10859 {}} {258 0 0 0-10860 {}} {258 0 0 0-10865 {}} {258 0 0 0-10866 {}} {258 0 0 0-10867 {}} {258 0 0 0-10872 {}} {258 0 0 0-10873 {}} {258 0 0 0-10874 {}} {258 0 0 0-10879 {}} {258 0 0 0-10880 {}} {258 0 0 0-10881 {}} {258 0 0 0-10885 {}} {258 0 0 0-10886 {}} {258 0 0 0-10887 {}} {258 0 0 0-10891 {}} {258 0 0 0-10892 {}} {258 0 0 0-10893 {}} {258 0 0 0-10897 {}} {258 0 0 0-10898 {}} {258 0 0 0-10899 {}} {258 0 0 0-10903 {}} {258 0 0 0-10904 {}} {258 0 0 0-10905 {}} {258 0 0 0-10909 {}} {258 0 0 0-10910 {}} {258 0 0 0-10911 {}} {258 0 0 0-10915 {}} {258 0 0 0-10916 {}} {258 0 0 0-10917 {}} {258 0 0 0-10921 {}} {258 0 0 0-10922 {}} {258 0 0 0-10923 {}} {258 0 0 0-10927 {}} {258 0 0 0-10928 {}} {258 0 0 0-10929 {}}} CYCLES {}}
set a(0-10794) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-233 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-10795 {}}} CYCLES {}}
set a(0-10795) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-234 LOC {0 1.0 0 1.0 0 1.0 3 0.9156545209176788} PREDS {{259 0 0 0-10794 {}}} SUCCS {{146 0 0 0-10796 {}} {130 0 0 0-10797 {}} {146 0 0 0-10814 {}} {130 0 0 0-10815 {}}} CYCLES {}}
set a(0-10796) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-235 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10795 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10797 {}}} CYCLES {}}
set a(0-10797) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-236 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{259 0 0 0-10796 {}} {130 0 0 0-10795 {}}} SUCCS {{146 0 0 0-10798 {}} {130 0 0 0-10799 {}} {146 0 0 0-10800 {}} {130 0 0 0-10801 {}} {146 0 0 0-10802 {}} {130 0 0 0-10803 {}} {146 0 0 0-10804 {}} {130 0 0 0-10805 {}} {146 0 0 0-10806 {}} {130 0 0 0-10807 {}} {146 0 0 0-10808 {}} {130 0 0 0-10809 {}} {146 0 0 0-10810 {}} {130 0 0 0-10811 {}} {146 0 0 0-10812 {}} {130 0 0 0-10813 {}}} CYCLES {}}
set a(0-10798) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-237 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10799 {}}} CYCLES {}}
set a(0-10799) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-238 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10798 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {256 0 0 0-10964 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {256 0 0 0-11030 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10800) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#3 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-239 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10801 {}}} CYCLES {}}
set a(0-10801) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-240 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10800 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {256 0 0 0-10966 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {256 0 0 0-11032 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10802) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#4 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-241 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10803 {}}} CYCLES {}}
set a(0-10803) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-242 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10802 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {256 0 0 0-10968 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {256 0 0 0-11034 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10804) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#5 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-243 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10805 {}}} CYCLES {}}
set a(0-10805) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-244 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10804 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {256 0 0 0-10970 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {256 0 0 0-11036 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10806) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-245 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10807 {}}} CYCLES {}}
set a(0-10807) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-246 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10806 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {256 0 0 0-10972 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {256 0 0 0-11038 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10808) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-247 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10809 {}}} CYCLES {}}
set a(0-10809) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-248 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10808 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {256 0 0 0-10974 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {256 0 0 0-11040 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10810) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-249 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10811 {}}} CYCLES {}}
set a(0-10811) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-250 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10810 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {592 -2 0 0-10813 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10813 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {256 0 0 0-10976 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {256 0 0 0-11042 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10812) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-251 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10797 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10813 {}}} CYCLES {}}
set a(0-10813) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-252 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10812 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {130 0 0 0-10797 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {258 0 0 0-10932 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {256 0 0 0-10978 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {256 0 0 0-11044 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10814) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-253 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10795 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10815 {}}} CYCLES {}}
set a(0-10815) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-254 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{259 0 0 0-10814 {}} {130 0 0 0-10795 {}}} SUCCS {{146 0 0 0-10816 {}} {130 0 0 0-10817 {}} {146 0 0 0-10818 {}} {130 0 0 0-10819 {}} {146 0 0 0-10820 {}} {130 0 0 0-10821 {}} {146 0 0 0-10822 {}} {130 0 0 0-10823 {}} {146 0 0 0-10824 {}} {130 0 0 0-10825 {}} {146 0 0 0-10826 {}} {130 0 0 0-10827 {}} {146 0 0 0-10828 {}} {130 0 0 0-10829 {}} {146 0 0 0-10830 {}} {130 0 0 0-10831 {}}} CYCLES {}}
set a(0-10816) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-255 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10817 {}}} CYCLES {}}
set a(0-10817) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-256 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10816 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10982 {}} {256 0 0 0-11048 {}}} CYCLES {}}
set a(0-10818) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#10 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-257 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10819 {}}} CYCLES {}}
set a(0-10819) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-258 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10818 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10984 {}} {256 0 0 0-11050 {}}} CYCLES {}}
set a(0-10820) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-259 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10821 {}}} CYCLES {}}
set a(0-10821) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-260 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10820 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10986 {}} {256 0 0 0-11052 {}}} CYCLES {}}
set a(0-10822) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#12 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-261 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10823 {}}} CYCLES {}}
set a(0-10823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-262 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10822 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10988 {}} {256 0 0 0-11054 {}}} CYCLES {}}
set a(0-10824) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-263 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10825 {}}} CYCLES {}}
set a(0-10825) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-264 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10824 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10990 {}} {256 0 0 0-11056 {}}} CYCLES {}}
set a(0-10826) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-265 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10827 {}}} CYCLES {}}
set a(0-10827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-266 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10826 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10992 {}} {256 0 0 0-11058 {}}} CYCLES {}}
set a(0-10828) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-267 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10829 {}}} CYCLES {}}
set a(0-10829) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-268 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10828 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10994 {}} {256 0 0 0-11060 {}}} CYCLES {}}
set a(0-10830) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-269 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-10815 {}} {258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10831 {}}} CYCLES {}}
set a(0-10831) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-270 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-10830 {}} {130 0 0 0-10815 {}} {132 0 0 0-11072 {}}} SUCCS {{258 0 0 0-10932 {}} {256 0 0 0-10996 {}} {256 0 0 0-11062 {}}} CYCLES {}}
set a(0-10832) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#4 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-271 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10836 {}}} CYCLES {}}
set a(0-10833) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#5 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-272 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10836 {}}} CYCLES {}}
set a(0-10834) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-273 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10836 {}}} CYCLES {}}
set a(0-10835) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-274 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10836 {}}} CYCLES {}}
set a(0-10836) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-275 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10835 {}} {258 0 0 0-10834 {}} {258 0 0 0-10833 {}} {258 0 0 0-10832 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10837) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-276 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10843 {}}} CYCLES {}}
set a(0-10838) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-277 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10840 {}}} CYCLES {}}
set a(0-10839) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-278 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10840 {}}} CYCLES {}}
set a(0-10840) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-279 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10839 {}} {258 0 0 0-10838 {}}} SUCCS {{258 0 0 0-10843 {}}} CYCLES {}}
set a(0-10841) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-280 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10842 {}}} CYCLES {}}
set a(0-10842) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-281 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10841 {}}} SUCCS {{259 0 0 0-10843 {}}} CYCLES {}}
set a(0-10843) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-282 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10842 {}} {258 0 0 0-10840 {}} {258 0 0 0-10837 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10844) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#10 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-283 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10850 {}}} CYCLES {}}
set a(0-10845) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-284 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10847 {}}} CYCLES {}}
set a(0-10846) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#12 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-285 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10847 {}}} CYCLES {}}
set a(0-10847) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-286 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10846 {}} {258 0 0 0-10845 {}}} SUCCS {{258 0 0 0-10850 {}}} CYCLES {}}
set a(0-10848) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-287 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10849 {}}} CYCLES {}}
set a(0-10849) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-288 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10848 {}}} SUCCS {{259 0 0 0-10850 {}}} CYCLES {}}
set a(0-10850) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-289 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10849 {}} {258 0 0 0-10847 {}} {258 0 0 0-10844 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10851) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-290 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10857 {}}} CYCLES {}}
set a(0-10852) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-291 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10857 {}}} CYCLES {}}
set a(0-10853) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-292 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10854 {}}} CYCLES {}}
set a(0-10854) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-293 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10853 {}}} SUCCS {{258 0 0 0-10857 {}}} CYCLES {}}
set a(0-10855) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-294 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10856 {}}} CYCLES {}}
set a(0-10856) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-295 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10855 {}}} SUCCS {{259 0 0 0-10857 {}}} CYCLES {}}
set a(0-10857) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-296 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10856 {}} {258 0 0 0-10854 {}} {258 0 0 0-10852 {}} {258 0 0 0-10851 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10858) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#16 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-297 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10864 {}}} CYCLES {}}
set a(0-10859) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#17 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-298 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10861 {}}} CYCLES {}}
set a(0-10860) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#18 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-299 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10861 {}}} CYCLES {}}
set a(0-10861) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-300 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10860 {}} {258 0 0 0-10859 {}}} SUCCS {{258 0 0 0-10864 {}}} CYCLES {}}
set a(0-10862) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-301 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10863 {}}} CYCLES {}}
set a(0-10863) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-302 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10862 {}}} SUCCS {{259 0 0 0-10864 {}}} CYCLES {}}
set a(0-10864) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-303 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10863 {}} {258 0 0 0-10861 {}} {258 0 0 0-10858 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10865) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#19 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-304 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10871 {}}} CYCLES {}}
set a(0-10866) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#20 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-305 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10871 {}}} CYCLES {}}
set a(0-10867) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#21 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-306 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10868 {}}} CYCLES {}}
set a(0-10868) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-307 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10867 {}}} SUCCS {{258 0 0 0-10871 {}}} CYCLES {}}
set a(0-10869) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-308 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10870 {}}} CYCLES {}}
set a(0-10870) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-309 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10869 {}}} SUCCS {{259 0 0 0-10871 {}}} CYCLES {}}
set a(0-10871) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-310 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10870 {}} {258 0 0 0-10868 {}} {258 0 0 0-10866 {}} {258 0 0 0-10865 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10872) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#22 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-311 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10878 {}}} CYCLES {}}
set a(0-10873) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#23 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-312 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10878 {}}} CYCLES {}}
set a(0-10874) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#24 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-313 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10875 {}}} CYCLES {}}
set a(0-10875) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-314 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10874 {}}} SUCCS {{258 0 0 0-10878 {}}} CYCLES {}}
set a(0-10876) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-315 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10877 {}}} CYCLES {}}
set a(0-10877) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-316 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10876 {}}} SUCCS {{259 0 0 0-10878 {}}} CYCLES {}}
set a(0-10878) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-317 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10877 {}} {258 0 0 0-10875 {}} {258 0 0 0-10873 {}} {258 0 0 0-10872 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10879) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#25 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-318 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10884 {}}} CYCLES {}}
set a(0-10880) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#26 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-319 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10884 {}}} CYCLES {}}
set a(0-10881) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#27 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-320 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10884 {}}} CYCLES {}}
set a(0-10882) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-321 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10883 {}}} CYCLES {}}
set a(0-10883) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-322 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10882 {}}} SUCCS {{259 0 0 0-10884 {}}} CYCLES {}}
set a(0-10884) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-323 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10883 {}} {258 0 0 0-10881 {}} {258 0 0 0-10880 {}} {258 0 0 0-10879 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10885) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#28 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-324 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10888 {}}} CYCLES {}}
set a(0-10886) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#29 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-325 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10888 {}}} CYCLES {}}
set a(0-10887) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#30 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-326 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10888 {}}} CYCLES {}}
set a(0-10888) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-327 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10887 {}} {258 0 0 0-10886 {}} {258 0 0 0-10885 {}}} SUCCS {{258 0 0 0-10890 {}}} CYCLES {}}
set a(0-10889) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-328 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10890 {}}} CYCLES {}}
set a(0-10890) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-329 LOC {1 0.6140350877192982 2 0.0 2 0.0 4 0.7469635627530364} PREDS {{259 0 0 0-10889 {}} {258 0 0 0-10888 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10891) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#31 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-330 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10896 {}}} CYCLES {}}
set a(0-10892) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#32 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-331 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10894 {}}} CYCLES {}}
set a(0-10893) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#33 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-332 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10894 {}}} CYCLES {}}
set a(0-10894) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-333 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10893 {}} {258 0 0 0-10892 {}}} SUCCS {{258 0 0 0-10896 {}}} CYCLES {}}
set a(0-10895) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-334 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10896 {}}} CYCLES {}}
set a(0-10896) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-335 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10895 {}} {258 0 0 0-10894 {}} {258 0 0 0-10891 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10897) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#34 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-336 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10902 {}}} CYCLES {}}
set a(0-10898) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#35 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-337 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10900 {}}} CYCLES {}}
set a(0-10899) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#36 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-338 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10900 {}}} CYCLES {}}
set a(0-10900) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-339 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10899 {}} {258 0 0 0-10898 {}}} SUCCS {{258 0 0 0-10902 {}}} CYCLES {}}
set a(0-10901) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-340 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10902 {}}} CYCLES {}}
set a(0-10902) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-341 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10901 {}} {258 0 0 0-10900 {}} {258 0 0 0-10897 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10903) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#37 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-342 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10908 {}}} CYCLES {}}
set a(0-10904) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#38 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-343 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10908 {}}} CYCLES {}}
set a(0-10905) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#39 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-344 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10906 {}}} CYCLES {}}
set a(0-10906) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-345 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10905 {}}} SUCCS {{258 0 0 0-10908 {}}} CYCLES {}}
set a(0-10907) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-346 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10908 {}}} CYCLES {}}
set a(0-10908) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-347 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10907 {}} {258 0 0 0-10906 {}} {258 0 0 0-10904 {}} {258 0 0 0-10903 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10909) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#40 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-348 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10914 {}}} CYCLES {}}
set a(0-10910) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#41 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-349 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10912 {}}} CYCLES {}}
set a(0-10911) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#42 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-350 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10912 {}}} CYCLES {}}
set a(0-10912) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-351 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10911 {}} {258 0 0 0-10910 {}}} SUCCS {{258 0 0 0-10914 {}}} CYCLES {}}
set a(0-10913) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-352 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10914 {}}} CYCLES {}}
set a(0-10914) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-353 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10913 {}} {258 0 0 0-10912 {}} {258 0 0 0-10909 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10915) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#43 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-354 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10920 {}}} CYCLES {}}
set a(0-10916) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#44 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-355 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10920 {}}} CYCLES {}}
set a(0-10917) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#45 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-356 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10918 {}}} CYCLES {}}
set a(0-10918) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-357 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10917 {}}} SUCCS {{258 0 0 0-10920 {}}} CYCLES {}}
set a(0-10919) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-358 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10920 {}}} CYCLES {}}
set a(0-10920) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-359 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10919 {}} {258 0 0 0-10918 {}} {258 0 0 0-10916 {}} {258 0 0 0-10915 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10921) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#46 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-360 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10926 {}}} CYCLES {}}
set a(0-10922) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#47 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-361 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10926 {}}} CYCLES {}}
set a(0-10923) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#48 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-362 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{259 0 0 0-10924 {}}} CYCLES {}}
set a(0-10924) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-363 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10923 {}}} SUCCS {{258 0 0 0-10926 {}}} CYCLES {}}
set a(0-10925) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-364 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10926 {}}} CYCLES {}}
set a(0-10926) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-365 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10925 {}} {258 0 0 0-10924 {}} {258 0 0 0-10922 {}} {258 0 0 0-10921 {}}} SUCCS {{258 0 0 0-10932 {}}} CYCLES {}}
set a(0-10927) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#49 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-366 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10931 {}}} CYCLES {}}
set a(0-10928) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#50 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-367 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10931 {}}} CYCLES {}}
set a(0-10929) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#51 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-368 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-10793 {}}} SUCCS {{258 0 0 0-10931 {}}} CYCLES {}}
set a(0-10930) {AREA_SCORE {} NAME for:for:b:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-369 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-10931 {}}} CYCLES {}}
set a(0-10931) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-370 LOC {1 0.6140350877192982 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-10930 {}} {258 0 0 0-10929 {}} {258 0 0 0-10928 {}} {258 0 0 0-10927 {}}} SUCCS {{259 0 0 0-10932 {}}} CYCLES {}}
set a(0-10932) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-371 LOC {2 0.4048582995951417 2 0.7469635627530364 2 0.7469635627530364 2 0.9999998313090419 4 0.9999998313090419} PREDS {{259 0 0 0-10931 {}} {258 0 0 0-10926 {}} {258 0 0 0-10920 {}} {258 0 0 0-10914 {}} {258 0 0 0-10908 {}} {258 0 0 0-10902 {}} {258 0 0 0-10896 {}} {258 0 0 0-10890 {}} {258 0 0 0-10884 {}} {258 0 0 0-10878 {}} {258 0 0 0-10871 {}} {258 0 0 0-10864 {}} {258 0 0 0-10857 {}} {258 0 0 0-10850 {}} {258 0 0 0-10843 {}} {258 0 0 0-10836 {}} {258 0 0 0-10831 {}} {258 0 0 0-10829 {}} {258 0 0 0-10827 {}} {258 0 0 0-10825 {}} {258 0 0 0-10823 {}} {258 0 0 0-10821 {}} {258 0 0 0-10819 {}} {258 0 0 0-10817 {}} {258 0 0 0-10813 {}} {258 0 0 0-10811 {}} {258 0 0 0-10809 {}} {258 0 0 0-10807 {}} {258 0 0 0-10805 {}} {258 0 0 0-10803 {}} {258 0 0 0-10801 {}} {258 0 0 0-10799 {}} {258 0 0 0-10614 {}} {258 0 0 0-10613 {}} {258 0 0 0-10612 {}} {258 0 0 0-10611 {}} {258 0 0 0-10610 {}} {258 0 0 0-10609 {}} {258 0 0 0-10608 {}} {258 0 0 0-10607 {}} {258 0 0 0-10606 {}} {258 0 0 0-10605 {}} {258 0 0 0-10604 {}} {258 0 0 0-10603 {}} {258 0 0 0-10602 {}} {258 0 0 0-10601 {}} {258 0 0 0-10600 {}} {258 0 0 0-10599 {}}} SUCCS {{258 0 0 0-10934 {}} {258 0 0 0-10936 {}}} CYCLES {}}
set a(0-10933) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-372 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 5 0.40485813090418343} PREDS {{258 0 0 0-10641 {}} {80 -2 0 0-10935 {}}} SUCCS {{259 0 0 0-10934 {}} {80 -2 0 0-10935 {}}} CYCLES {}}
set a(0-10934) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {4.77 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-373 LOC {3 0.0 3 0.19575904183535764 3 0.19575904183535764 3 0.9999998859649123 6 0.9999998859649123} PREDS {{259 0 0 0-10933 {}} {258 0 0 0-10932 {}}} SUCCS {{258 0 0 0-10940 {}}} CYCLES {}}
set a(0-10935) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-374 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{80 -2 0 0-10933 {}} {258 0 0 0-10641 {}}} SUCCS {{80 -2 0 0-10933 {}} {259 0 0 0-10936 {}}} CYCLES {}}
set a(0-10936) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-375 LOC {2 1.0 2 1.0 2 1.0 3 0.9999 5 0.9999} PREDS {{259 0 0 0-10935 {}} {258 0 0 0-10932 {}}} SUCCS {{259 0 0 0-10937 {}}} CYCLES {}}
set a(0-10937) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-376 LOC {4 0.0 4 0.0 4 0.0 6 0.19575904183535764} PREDS {{259 0 0 0-10936 {}}} SUCCS {{259 0 0 0-10938 {}}} CYCLES {}}
set a(0-10938) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {4.77 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-377 LOC {4 0.0 5 0.19575904183535764 5 0.19575904183535764 5 0.9999998859649123 6 0.9999998859649123} PREDS {{259 0 0 0-10937 {}}} SUCCS {{259 0 0 0-10939 {}}} CYCLES {}}
set a(0-10939) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-378 LOC {4 0.8042409581646424 6 0.29318488529014847 6 0.29318488529014847 7 0.3066801619433198} PREDS {{259 0 0 0-10938 {}}} SUCCS {{259 0 0 0-10940 {}}} CYCLES {}}
set a(0-10940) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-379 LOC {5 0.0 6 0.29318488529014847 6 0.29318488529014847 6 0.5234478744939272 7 0.5369431511470986} PREDS {{259 0 0 0-10939 {}} {258 0 0 0-10934 {}}} SUCCS {{259 0 0 0-10941 {}} {258 0 0 0-10947 {}} {258 0 0 0-10948 {}}} CYCLES {}}
set a(0-10941) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-380 LOC {5 0.23026315789473684 6 0.5234480431848852 6 0.5234480431848852 7 0.5369433198380567} PREDS {{259 0 0 0-10940 {}}} SUCCS {{258 0 0 0-10943 {}}} CYCLES {}}
set a(0-10942) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-381 LOC {0 1.0 6 0.5234480431848852 6 0.5234480431848852 7 0.5369433198380567} PREDS {} SUCCS {{259 0 0 0-10943 {}}} CYCLES {}}
set a(0-10943) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-382 LOC {5 0.23026315789473684 6 0.5234480431848852 6 0.5234480431848852 6 0.7562413967611336 7 0.769736673414305} PREDS {{259 0 0 0-10942 {}} {258 0 0 0-10941 {}}} SUCCS {{259 0 0 0-10944 {}}} CYCLES {}}
set a(0-10944) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-383 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{259 0 0 0-10943 {}}} SUCCS {{259 0 0 0-10945 {}} {258 0 0 0-10948 {}}} CYCLES {}}
set a(0-10945) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-384 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{259 0 0 0-10944 {}}} SUCCS {{146 0 0 0-10946 {}} {146 0 0 0-10947 {}}} CYCLES {}}
set a(0-10946) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-385 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{146 0 0 0-10945 {}}} SUCCS {{259 0 0 0-10947 {}}} CYCLES {}}
set a(0-10947) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-386 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 6 0.9865045546558704 7 0.9999998313090419} PREDS {{259 0 0 0-10946 {}} {146 0 0 0-10945 {}} {258 0 0 0-10940 {}}} SUCCS {{259 0 0 0-10948 {}}} CYCLES {}}
set a(0-10948) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-387 LOC {5 0.6933198380566801 6 0.9865047233468286 6 0.9865047233468286 6 0.9999998313090418 8 0.2088392375168691} PREDS {{259 0 0 0-10947 {}} {258 0 0 0-10944 {}} {258 0 0 0-10940 {}} {258 0 0 0-10598 {}}} SUCCS {{258 0 0 0-10950 {}} {258 0 0 0-11012 {}}} CYCLES {}}
set a(0-10949) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.02 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-388 LOC {1 0.2648448043184885 1 0.8279352226720647 1 0.8279352226720647 1 0.9999998313090417 8 0.9156543522267206} PREDS {{258 0 0 0-10644 {}} {258 0 0 0-10637 {}}} SUCCS {{258 0 0 0-10961 {}} {258 0 0 0-10963 {}} {258 0 0 0-10965 {}} {258 0 0 0-10967 {}} {258 0 0 0-10969 {}} {258 0 0 0-10971 {}} {258 0 0 0-10973 {}} {258 0 0 0-10975 {}} {258 0 0 0-10977 {}} {258 0 0 0-10979 {}} {258 0 0 0-10981 {}} {258 0 0 0-10983 {}} {258 0 0 0-10985 {}} {258 0 0 0-10987 {}} {258 0 0 0-10989 {}} {258 0 0 0-10991 {}} {258 0 0 0-10993 {}} {258 0 0 0-10995 {}}} CYCLES {}}
set a(0-10950) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-389 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 7 0.9999998313090419 8 0.43910239541160595} PREDS {{258 0 0 0-10948 {}} {258 0 0 0-10789 {}}} SUCCS {{258 0 0 0-10952 {}} {258 0 0 0-10957 {}} {258 0 0 0-10958 {}}} CYCLES {}}
set a(0-10951) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-390 LOC {0 1.0 8 0.43910256410256404 8 0.43910256410256404 8 0.43910256410256404} PREDS {} SUCCS {{258 0 0 0-10953 {}}} CYCLES {}}
set a(0-10952) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-391 LOC {5 0.9370782726045883 8 0.43910256410256404 8 0.43910256410256404 8 0.43910256410256404} PREDS {{258 0 0 0-10950 {}}} SUCCS {{259 0 0 0-10953 {}}} CYCLES {}}
set a(0-10953) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-392 LOC {6 0.0 8 0.43910256410256404 8 0.43910256410256404 8 0.6718959176788124 8 0.6718959176788124} PREDS {{259 0 0 0-10952 {}} {258 0 0 0-10951 {}}} SUCCS {{259 0 0 0-10954 {}}} CYCLES {}}
set a(0-10954) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-393 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-10953 {}}} SUCCS {{259 0 0 0-10955 {}} {258 0 0 0-10958 {}}} CYCLES {}}
set a(0-10955) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-394 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-10954 {}}} SUCCS {{146 0 0 0-10956 {}} {146 0 0 0-10957 {}}} CYCLES {}}
set a(0-10956) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-395 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{146 0 0 0-10955 {}}} SUCCS {{259 0 0 0-10957 {}}} CYCLES {}}
set a(0-10957) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-396 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.9021590755735491 8 0.9021590755735491} PREDS {{259 0 0 0-10956 {}} {146 0 0 0-10955 {}} {258 0 0 0-10950 {}}} SUCCS {{259 0 0 0-10958 {}}} CYCLES {}}
set a(0-10958) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-397 LOC {6 0.4630566801619433 8 0.9021592442645074 8 0.9021592442645074 8 0.9156543522267206 8 0.9156543522267206} PREDS {{259 0 0 0-10957 {}} {258 0 0 0-10954 {}} {258 0 0 0-10950 {}} {258 0 0 0-10597 {}}} SUCCS {{258 0 0 0-10964 {}} {258 0 0 0-10966 {}} {258 0 0 0-10968 {}} {258 0 0 0-10970 {}} {258 0 0 0-10972 {}} {258 0 0 0-10974 {}} {258 0 0 0-10976 {}} {258 0 0 0-10978 {}} {258 0 0 0-10982 {}} {258 0 0 0-10984 {}} {258 0 0 0-10986 {}} {258 0 0 0-10988 {}} {258 0 0 0-10990 {}} {258 0 0 0-10992 {}} {258 0 0 0-10994 {}} {258 0 0 0-10996 {}}} CYCLES {}}
set a(0-10959) {AREA_SCORE {} NAME for:for:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-398 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-10960 {}}} CYCLES {}}
set a(0-10960) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-399 LOC {0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10959 {}}} SUCCS {{146 0 0 0-10961 {}} {130 0 0 0-10962 {}} {146 0 0 0-10979 {}} {130 0 0 0-10980 {}}} CYCLES {}}
set a(0-10961) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(9:0))(2-0)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-400 LOC {1 0.43690958164642374 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-10960 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10962 {}}} CYCLES {}}
set a(0-10962) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-401 LOC {1 0.43690958164642374 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10961 {}} {130 0 0 0-10960 {}}} SUCCS {{146 0 0 0-10963 {}} {130 0 0 0-10964 {}} {146 0 0 0-10965 {}} {130 0 0 0-10966 {}} {146 0 0 0-10967 {}} {130 0 0 0-10968 {}} {146 0 0 0-10969 {}} {130 0 0 0-10970 {}} {146 0 0 0-10971 {}} {130 0 0 0-10972 {}} {146 0 0 0-10973 {}} {130 0 0 0-10974 {}} {146 0 0 0-10975 {}} {130 0 0 0-10976 {}} {146 0 0 0-10977 {}} {130 0 0 0-10978 {}}} CYCLES {}}
set a(0-10963) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-402 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10964 {}}} CYCLES {}}
set a(0-10964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-403 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10964 {}} {259 0 0 0-10963 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {256 0 0 0-10799 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {256 0 0 0-10654 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}}} SUCCS {{262 0 0 0-10654 {}} {592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {262 0 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10965) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#3 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-404 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10966 {}}} CYCLES {}}
set a(0-10966) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-405 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10966 {}} {259 0 0 0-10965 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {256 0 0 0-10801 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {256 0 0 0-10656 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {262 0 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10967) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#4 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-406 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10968 {}}} CYCLES {}}
set a(0-10968) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-407 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10968 {}} {259 0 0 0-10967 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {256 0 0 0-10803 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {256 0 0 0-10658 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {262 0 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10969) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#5 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-408 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10970 {}}} CYCLES {}}
set a(0-10970) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-409 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10970 {}} {259 0 0 0-10969 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {256 0 0 0-10805 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {256 0 0 0-10660 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {262 0 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10971) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-410 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10972 {}}} CYCLES {}}
set a(0-10972) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-411 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10972 {}} {259 0 0 0-10971 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {256 0 0 0-10807 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {256 0 0 0-10662 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {262 0 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10973) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-412 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10974 {}}} CYCLES {}}
set a(0-10974) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-413 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10974 {}} {259 0 0 0-10973 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {256 0 0 0-10809 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {256 0 0 0-10664 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}} {592 -2 0 0-10976 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {262 0 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10975) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-414 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10976 {}}} CYCLES {}}
set a(0-10976) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-415 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10976 {}} {259 0 0 0-10975 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {592 -2 0 0-10813 {}} {256 0 0 0-10811 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10668 {}} {256 0 0 0-10666 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}} {592 -2 0 0-10978 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {262 0 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10977) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-416 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10962 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10978 {}}} CYCLES {}}
set a(0-10978) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-417 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10978 {}} {259 0 0 0-10977 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10964 {}} {130 0 0 0-10962 {}} {258 0 0 0-10958 {}} {256 0 0 0-10813 {}} {592 -2 0 0-10813 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10799 {}} {256 0 0 0-10668 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {592 -2 0 0-11044 {}} {592 -2 0 0-11042 {}} {592 -2 0 0-11040 {}} {592 -2 0 0-11038 {}} {592 -2 0 0-11036 {}} {592 -2 0 0-11034 {}} {592 -2 0 0-11032 {}} {592 -2 0 0-11030 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {262 0 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-10979) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(9:0))(2-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-418 LOC {1 0.43690958164642374 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-10960 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10980 {}}} CYCLES {}}
set a(0-10980) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-419 LOC {1 0.43690958164642374 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-10979 {}} {130 0 0 0-10960 {}}} SUCCS {{146 0 0 0-10981 {}} {130 0 0 0-10982 {}} {146 0 0 0-10983 {}} {130 0 0 0-10984 {}} {146 0 0 0-10985 {}} {130 0 0 0-10986 {}} {146 0 0 0-10987 {}} {130 0 0 0-10988 {}} {146 0 0 0-10989 {}} {130 0 0 0-10990 {}} {146 0 0 0-10991 {}} {130 0 0 0-10992 {}} {146 0 0 0-10993 {}} {130 0 0 0-10994 {}} {146 0 0 0-10995 {}} {130 0 0 0-10996 {}}} CYCLES {}}
set a(0-10981) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-420 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10982 {}}} CYCLES {}}
set a(0-10982) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-421 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10982 {}} {259 0 0 0-10981 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10817 {}} {256 0 0 0-10674 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10982 {}}} CYCLES {}}
set a(0-10983) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#10 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-422 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10984 {}}} CYCLES {}}
set a(0-10984) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-423 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10984 {}} {259 0 0 0-10983 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10819 {}} {256 0 0 0-10676 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10984 {}}} CYCLES {}}
set a(0-10985) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-424 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10986 {}}} CYCLES {}}
set a(0-10986) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-425 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10986 {}} {259 0 0 0-10985 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10821 {}} {256 0 0 0-10678 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10986 {}}} CYCLES {}}
set a(0-10987) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#12 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-426 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10988 {}}} CYCLES {}}
set a(0-10988) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-427 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10988 {}} {259 0 0 0-10987 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10823 {}} {256 0 0 0-10680 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10988 {}}} CYCLES {}}
set a(0-10989) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-428 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10990 {}}} CYCLES {}}
set a(0-10990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-429 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10990 {}} {259 0 0 0-10989 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10825 {}} {256 0 0 0-10682 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10990 {}}} CYCLES {}}
set a(0-10991) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-430 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10992 {}}} CYCLES {}}
set a(0-10992) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-431 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10992 {}} {259 0 0 0-10991 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10827 {}} {256 0 0 0-10684 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10992 {}}} CYCLES {}}
set a(0-10993) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-432 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10994 {}}} CYCLES {}}
set a(0-10994) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-433 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10994 {}} {259 0 0 0-10993 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10829 {}} {256 0 0 0-10686 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10994 {}}} CYCLES {}}
set a(0-10995) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-434 LOC {1 0.43690958164642374 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-10980 {}} {258 0 0 0-10949 {}}} SUCCS {{259 0 0 0-10996 {}}} CYCLES {}}
set a(0-10996) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-435 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-10996 {}} {259 0 0 0-10995 {}} {130 0 0 0-10980 {}} {258 0 0 0-10958 {}} {256 0 0 0-10831 {}} {256 0 0 0-10688 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10996 {}}} CYCLES {}}
set a(0-10997) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.02 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-436 LOC {1 0.2648448043184885 1 0.6533400809716599 1 0.6533400809716599 1 0.8254046896086369 8 0.7410592105263158} PREDS {{258 0 0 0-10644 {}} {258 0 0 0-10637 {}}} SUCCS {{258 0 0 0-11011 {}}} CYCLES {}}
set a(0-10998) {AREA_SCORE {} NAME for:for:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-437 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11010 {}}} CYCLES {}}
set a(0-10999) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-438 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11000) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-439 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11001) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-440 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11002) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-441 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11003) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-442 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11004) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-443 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11005) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-444 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11006) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-445 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11007) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-446 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-11009 {}}} CYCLES {}}
set a(0-11008) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-447 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {} SUCCS {{259 0 0 0-11009 {}}} CYCLES {}}
set a(0-11009) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-448 LOC {0 1.0 1 0.021163900134952767 1 0.021163900134952767 7 0.19575904183535764} PREDS {{259 0 0 0-11008 {}} {258 0 0 0-11007 {}} {258 0 0 0-11006 {}} {258 0 0 0-11005 {}} {258 0 0 0-11004 {}} {258 0 0 0-11003 {}} {258 0 0 0-11002 {}} {258 0 0 0-11001 {}} {258 0 0 0-11000 {}} {258 0 0 0-10999 {}}} SUCCS {{259 0 0 0-11010 {}}} CYCLES {}}
set a(0-11010) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {4.77 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-449 LOC {1 0.0 1 0.021163900134952767 1 0.021163900134952767 1 0.8254047442645074 7 0.9999998859649123} PREDS {{259 0 0 0-11009 {}} {258 0 0 0-10998 {}}} SUCCS {{259 0 0 0-11011 {}}} CYCLES {}}
set a(0-11011) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-450 LOC {1 0.8042409581646424 1 0.8254048582995951 1 0.8254048582995951 1 0.9999998313090418 8 0.9156543522267206} PREDS {{259 0 0 0-11010 {}} {258 0 0 0-10997 {}}} SUCCS {{258 0 0 0-11027 {}} {258 0 0 0-11029 {}} {258 0 0 0-11031 {}} {258 0 0 0-11033 {}} {258 0 0 0-11035 {}} {258 0 0 0-11037 {}} {258 0 0 0-11039 {}} {258 0 0 0-11041 {}} {258 0 0 0-11043 {}} {258 0 0 0-11045 {}} {258 0 0 0-11047 {}} {258 0 0 0-11049 {}} {258 0 0 0-11051 {}} {258 0 0 0-11053 {}} {258 0 0 0-11055 {}} {258 0 0 0-11057 {}} {258 0 0 0-11059 {}} {258 0 0 0-11061 {}}} CYCLES {}}
set a(0-11012) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-451 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 8 0.4416329284750337} PREDS {{258 0 0 0-10948 {}}} SUCCS {{259 0 0 0-11013 {}}} CYCLES {}}
set a(0-11013) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-452 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 7 0.9999998313090419 8 0.6718959176788124} PREDS {{259 0 0 0-11012 {}} {258 0 0 0-10789 {}}} SUCCS {{259 0 0 0-11014 {}} {258 0 0 0-11016 {}} {258 0 0 0-11019 {}} {258 0 0 0-11023 {}}} CYCLES {}}
set a(0-11014) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-453 LOC {5 0.9370782726045883 7 1.0 7 1.0 8 0.6718960863697705} PREDS {{259 0 0 0-11013 {}}} SUCCS {{259 0 0 0-11015 {}}} CYCLES {}}
set a(0-11015) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-454 LOC {5 0.9370782726045883 7 1.0 7 1.0 8 0.6718960863697705} PREDS {{259 0 0 0-11014 {}}} SUCCS {{146 0 0 0-11016 {}} {146 0 0 0-11017 {}} {146 0 0 0-11018 {}} {146 0 0 0-11019 {}} {146 0 0 0-11020 {}}} CYCLES {}}
set a(0-11016) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-455 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.6718960863697705} PREDS {{146 0 0 0-11015 {}} {258 0 0 0-11013 {}}} SUCCS {{259 0 0 0-11017 {}}} CYCLES {}}
set a(0-11017) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-456 LOC {5 0.9370782726045883 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-11016 {}} {146 0 0 0-11015 {}}} SUCCS {{259 0 0 0-11018 {}}} CYCLES {}}
set a(0-11018) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-457 LOC {6 0.0 8 0.6718960863697705 8 0.6718960863697705 8 0.9021590755735491 8 0.9021590755735491} PREDS {{259 0 0 0-11017 {}} {146 0 0 0-11015 {}}} SUCCS {{258 0 0 0-11024 {}}} CYCLES {}}
set a(0-11019) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-458 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{146 0 0 0-11015 {}} {258 0 0 0-11013 {}}} SUCCS {{259 0 0 0-11020 {}}} CYCLES {}}
set a(0-11020) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-459 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{259 0 0 0-11019 {}} {146 0 0 0-11015 {}}} SUCCS {{259 0 0 0-11021 {}}} CYCLES {}}
set a(0-11021) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-460 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{259 0 0 0-11020 {}} {258 0 0 0-10595 {}}} SUCCS {{259 0 0 0-11022 {}}} CYCLES {}}
set a(0-11022) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-461 LOC {5 0.9370782726045883 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {{259 0 0 0-11021 {}}} SUCCS {{258 0 0 0-11024 {}}} CYCLES {}}
set a(0-11023) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-462 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{258 0 0 0-11013 {}}} SUCCS {{259 0 0 0-11024 {}}} CYCLES {}}
set a(0-11024) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-463 LOC {6 0.23026315789473684 8 0.9021592442645074 8 0.9021592442645074 8 0.9156543522267206 8 0.9156543522267206} PREDS {{259 0 0 0-11023 {}} {258 0 0 0-11022 {}} {258 0 0 0-11018 {}} {258 0 0 0-10596 {}}} SUCCS {{258 0 0 0-11030 {}} {258 0 0 0-11032 {}} {258 0 0 0-11034 {}} {258 0 0 0-11036 {}} {258 0 0 0-11038 {}} {258 0 0 0-11040 {}} {258 0 0 0-11042 {}} {258 0 0 0-11044 {}} {258 0 0 0-11048 {}} {258 0 0 0-11050 {}} {258 0 0 0-11052 {}} {258 0 0 0-11054 {}} {258 0 0 0-11056 {}} {258 0 0 0-11058 {}} {258 0 0 0-11060 {}} {258 0 0 0-11062 {}}} CYCLES {}}
set a(0-11025) {AREA_SCORE {} NAME for:for:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-464 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-11026 {}}} CYCLES {}}
set a(0-11026) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-465 LOC {0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-11025 {}}} SUCCS {{146 0 0 0-11027 {}} {130 0 0 0-11028 {}} {146 0 0 0-11045 {}} {130 0 0 0-11046 {}}} CYCLES {}}
set a(0-11027) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-466 LOC {1 0.9788360998650472 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-11026 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11028 {}}} CYCLES {}}
set a(0-11028) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-467 LOC {1 0.9788360998650472 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-11027 {}} {130 0 0 0-11026 {}}} SUCCS {{146 0 0 0-11029 {}} {130 0 0 0-11030 {}} {146 0 0 0-11031 {}} {130 0 0 0-11032 {}} {146 0 0 0-11033 {}} {130 0 0 0-11034 {}} {146 0 0 0-11035 {}} {130 0 0 0-11036 {}} {146 0 0 0-11037 {}} {130 0 0 0-11038 {}} {146 0 0 0-11039 {}} {130 0 0 0-11040 {}} {146 0 0 0-11041 {}} {130 0 0 0-11042 {}} {146 0 0 0-11043 {}} {130 0 0 0-11044 {}}} CYCLES {}}
set a(0-11029) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#2 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-468 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11030 {}}} CYCLES {}}
set a(0-11030) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-469 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11030 {}} {259 0 0 0-11029 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {256 0 0 0-10799 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {256 0 0 0-10654 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}}} SUCCS {{262 0 0 0-10654 {}} {592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {262 0 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11031) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#3 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-470 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11032 {}}} CYCLES {}}
set a(0-11032) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-471 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11032 {}} {259 0 0 0-11031 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {256 0 0 0-10801 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {256 0 0 0-10656 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {262 0 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11033) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#4 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-472 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11034 {}}} CYCLES {}}
set a(0-11034) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-473 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11034 {}} {259 0 0 0-11033 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {256 0 0 0-10803 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {256 0 0 0-10658 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {262 0 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11035) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#5 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-474 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11036 {}}} CYCLES {}}
set a(0-11036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-475 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11036 {}} {259 0 0 0-11035 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {256 0 0 0-10805 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {256 0 0 0-10660 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {262 0 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11037) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#6 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-476 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11038 {}}} CYCLES {}}
set a(0-11038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-477 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11038 {}} {259 0 0 0-11037 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {256 0 0 0-10807 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {256 0 0 0-10662 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {262 0 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11039) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#7 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-478 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11040 {}}} CYCLES {}}
set a(0-11040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-479 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11040 {}} {259 0 0 0-11039 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {256 0 0 0-10809 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {256 0 0 0-10664 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}} {80 -2 0 0-11042 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {262 0 0 0-11040 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11041) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#8 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-480 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11042 {}}} CYCLES {}}
set a(0-11042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-481 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11042 {}} {259 0 0 0-11041 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {80 -2 0 0-10813 {}} {256 0 0 0-10811 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {80 -2 0 0-10668 {}} {256 0 0 0-10666 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}} {80 -2 0 0-11044 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {262 0 0 0-11042 {}} {80 -2 0 0-11044 {}}} CYCLES {}}
set a(0-11043) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-482 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11028 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11044 {}}} CYCLES {}}
set a(0-11044) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-483 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11044 {}} {259 0 0 0-11043 {}} {80 -2 0 0-11042 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11030 {}} {130 0 0 0-11028 {}} {258 0 0 0-11024 {}} {80 -2 0 0-10978 {}} {80 -2 0 0-10976 {}} {80 -2 0 0-10974 {}} {80 -2 0 0-10972 {}} {80 -2 0 0-10970 {}} {80 -2 0 0-10968 {}} {80 -2 0 0-10966 {}} {80 -2 0 0-10964 {}} {256 0 0 0-10813 {}} {80 -2 0 0-10813 {}} {80 -2 0 0-10811 {}} {80 -2 0 0-10809 {}} {80 -2 0 0-10807 {}} {80 -2 0 0-10805 {}} {80 -2 0 0-10803 {}} {80 -2 0 0-10801 {}} {80 -2 0 0-10799 {}} {256 0 0 0-10668 {}} {80 -2 0 0-10668 {}} {80 -2 0 0-10666 {}} {80 -2 0 0-10664 {}} {80 -2 0 0-10662 {}} {80 -2 0 0-10660 {}} {80 -2 0 0-10658 {}} {80 -2 0 0-10656 {}} {80 -2 0 0-10654 {}} {132 0 0 0-11072 {}}} SUCCS {{592 -2 0 0-10654 {}} {592 -2 0 0-10656 {}} {592 -2 0 0-10658 {}} {592 -2 0 0-10660 {}} {592 -2 0 0-10662 {}} {592 -2 0 0-10664 {}} {592 -2 0 0-10666 {}} {592 -2 0 0-10668 {}} {592 -2 0 0-10799 {}} {592 -2 0 0-10801 {}} {592 -2 0 0-10803 {}} {592 -2 0 0-10805 {}} {592 -2 0 0-10807 {}} {592 -2 0 0-10809 {}} {592 -2 0 0-10811 {}} {592 -2 0 0-10813 {}} {80 -2 0 0-10964 {}} {592 -2 0 0-10966 {}} {592 -2 0 0-10968 {}} {592 -2 0 0-10970 {}} {592 -2 0 0-10972 {}} {592 -2 0 0-10974 {}} {592 -2 0 0-10976 {}} {592 -2 0 0-10978 {}} {80 -2 0 0-11030 {}} {80 -2 0 0-11032 {}} {80 -2 0 0-11034 {}} {80 -2 0 0-11036 {}} {80 -2 0 0-11038 {}} {80 -2 0 0-11040 {}} {80 -2 0 0-11042 {}} {262 0 0 0-11044 {}}} CYCLES {}}
set a(0-11045) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(9:0))(2-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-484 LOC {1 0.9788360998650472 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-11026 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11046 {}}} CYCLES {}}
set a(0-11046) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-485 LOC {1 0.9788360998650472 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-11045 {}} {130 0 0 0-11026 {}}} SUCCS {{146 0 0 0-11047 {}} {130 0 0 0-11048 {}} {146 0 0 0-11049 {}} {130 0 0 0-11050 {}} {146 0 0 0-11051 {}} {130 0 0 0-11052 {}} {146 0 0 0-11053 {}} {130 0 0 0-11054 {}} {146 0 0 0-11055 {}} {130 0 0 0-11056 {}} {146 0 0 0-11057 {}} {130 0 0 0-11058 {}} {146 0 0 0-11059 {}} {130 0 0 0-11060 {}} {146 0 0 0-11061 {}} {130 0 0 0-11062 {}}} CYCLES {}}
set a(0-11047) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#9 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-486 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11048 {}}} CYCLES {}}
set a(0-11048) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-487 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11048 {}} {259 0 0 0-11047 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10817 {}} {256 0 0 0-10674 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11048 {}}} CYCLES {}}
set a(0-11049) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#10 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-488 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11050 {}}} CYCLES {}}
set a(0-11050) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-489 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11050 {}} {259 0 0 0-11049 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10819 {}} {256 0 0 0-10676 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11050 {}}} CYCLES {}}
set a(0-11051) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#11 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-490 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11052 {}}} CYCLES {}}
set a(0-11052) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-491 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11052 {}} {259 0 0 0-11051 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10821 {}} {256 0 0 0-10678 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11052 {}}} CYCLES {}}
set a(0-11053) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#12 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-492 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11054 {}}} CYCLES {}}
set a(0-11054) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-493 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11054 {}} {259 0 0 0-11053 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10823 {}} {256 0 0 0-10680 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11054 {}}} CYCLES {}}
set a(0-11055) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#13 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-494 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11056 {}}} CYCLES {}}
set a(0-11056) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-495 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11056 {}} {259 0 0 0-11055 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10825 {}} {256 0 0 0-10682 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11056 {}}} CYCLES {}}
set a(0-11057) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#14 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-496 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11058 {}}} CYCLES {}}
set a(0-11058) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-497 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11058 {}} {259 0 0 0-11057 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10827 {}} {256 0 0 0-10684 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11058 {}}} CYCLES {}}
set a(0-11059) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#15 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-498 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11060 {}}} CYCLES {}}
set a(0-11060) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-499 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11060 {}} {259 0 0 0-11059 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10829 {}} {256 0 0 0-10686 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11060 {}}} CYCLES {}}
set a(0-11061) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#1 TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-500 LOC {1 0.9788360998650472 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-11046 {}} {258 0 0 0-11011 {}}} SUCCS {{259 0 0 0-11062 {}}} CYCLES {}}
set a(0-11062) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-501 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-11062 {}} {259 0 0 0-11061 {}} {130 0 0 0-11046 {}} {258 0 0 0-11024 {}} {256 0 0 0-10831 {}} {256 0 0 0-10688 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-11062 {}}} CYCLES {}}
set a(0-11063) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-502 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.14473684210526316} PREDS {{262 0 0 0-11070 {}}} SUCCS {{259 0 0 0-11064 {}} {256 0 0 0-11070 {}}} CYCLES {}}
set a(0-11064) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-503 LOC {0 1.0 1 0.0 1 0.0 6 0.14473684210526316} PREDS {{259 0 0 0-11063 {}}} SUCCS {{259 0 0 0-11065 {}}} CYCLES {}}
set a(0-11065) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.02 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-504 LOC {1 0.0 1 0.8279352226720647 1 0.8279352226720647 1 0.9999998313090417 6 0.31680145074224025} PREDS {{259 0 0 0-11064 {}}} SUCCS {{259 0 0 0-11066 {}} {258 0 0 0-11070 {}}} CYCLES {}}
set a(0-11066) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(9) TYPE READSLICE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-505 LOC {1 0.17206477732793524 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-11065 {}}} SUCCS {{259 0 0 0-11067 {}}} CYCLES {}}
set a(0-11067) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-506 LOC {1 0.17206477732793524 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-11066 {}} {256 0 0 0-10594 {}} {132 0 0 0-11072 {}}} SUCCS {{260 0 0 0-10594 {}} {259 0 0 0-11068 {}} {258 0 0 0-11071 {}}} CYCLES {}}
set a(0-11068) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-507 LOC {1 0.17206477732793524 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-11067 {}}} SUCCS {{260 0 0 0-10594 {}} {259 0 0 0-11069 {}}} CYCLES {}}
set a(0-11069) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-508 LOC {1 0.17206477732793524 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-11068 {}}} SUCCS {{131 0 0 0-11070 {}}} CYCLES {}}
set a(0-11070) {AREA_SCORE {} NAME asn(for:for:t(9:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 LOC {1 0.17206477732793524 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{260 0 0 0-11070 {}} {131 0 0 0-11069 {}} {258 0 0 0-11065 {}} {256 0 0 0-11063 {}} {256 0 0 0-10642 {}} {256 0 0 0-10635 {}} {132 0 0 0-11072 {}}} SUCCS {{262 0 0 0-10635 {}} {262 0 0 0-10642 {}} {262 0 0 0-11063 {}} {260 0 0 0-11070 {}}} CYCLES {}}
set a(0-11071) {AREA_SCORE {} NAME for:for:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-509 LOC {1 0.17206477732793524 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{258 0 0 0-11067 {}}} SUCCS {{260 0 0 0-10594 {}} {259 0 0 0-11072 {}}} CYCLES {}}
set a(0-11072) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-10576 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-510 LOC {1 0.17206477732793524 1 1.0 1 1.0 6 1.0} PREDS {{259 0 0 0-11071 {}}} SUCCS {{132 0 0 0-10594 {}} {132 0 0 0-10654 {}} {132 0 0 0-10656 {}} {132 0 0 0-10658 {}} {132 0 0 0-10660 {}} {132 0 0 0-10662 {}} {132 0 0 0-10664 {}} {132 0 0 0-10666 {}} {132 0 0 0-10668 {}} {132 0 0 0-10674 {}} {132 0 0 0-10676 {}} {132 0 0 0-10678 {}} {132 0 0 0-10680 {}} {132 0 0 0-10682 {}} {132 0 0 0-10684 {}} {132 0 0 0-10686 {}} {132 0 0 0-10688 {}} {132 0 0 0-10799 {}} {132 0 0 0-10801 {}} {132 0 0 0-10803 {}} {132 0 0 0-10805 {}} {132 0 0 0-10807 {}} {132 0 0 0-10809 {}} {132 0 0 0-10811 {}} {132 0 0 0-10813 {}} {132 0 0 0-10817 {}} {132 0 0 0-10819 {}} {132 0 0 0-10821 {}} {132 0 0 0-10823 {}} {132 0 0 0-10825 {}} {132 0 0 0-10827 {}} {132 0 0 0-10829 {}} {132 0 0 0-10831 {}} {132 0 0 0-10964 {}} {132 0 0 0-10966 {}} {132 0 0 0-10968 {}} {132 0 0 0-10970 {}} {132 0 0 0-10972 {}} {132 0 0 0-10974 {}} {132 0 0 0-10976 {}} {132 0 0 0-10978 {}} {132 0 0 0-10982 {}} {132 0 0 0-10984 {}} {132 0 0 0-10986 {}} {132 0 0 0-10988 {}} {132 0 0 0-10990 {}} {132 0 0 0-10992 {}} {132 0 0 0-10994 {}} {132 0 0 0-10996 {}} {132 0 0 0-11030 {}} {132 0 0 0-11032 {}} {132 0 0 0-11034 {}} {132 0 0 0-11036 {}} {132 0 0 0-11038 {}} {132 0 0 0-11040 {}} {132 0 0 0-11042 {}} {132 0 0 0-11044 {}} {132 0 0 0-11048 {}} {132 0 0 0-11050 {}} {132 0 0 0-11052 {}} {132 0 0 0-11054 {}} {132 0 0 0-11056 {}} {132 0 0 0-11058 {}} {132 0 0 0-11060 {}} {132 0 0 0-11062 {}} {132 0 0 0-11067 {}} {132 0 0 0-11070 {}}} CYCLES {}}
set a(0-10576) {CHI {0-10594 0-10595 0-10596 0-10597 0-10598 0-10599 0-10600 0-10601 0-10602 0-10603 0-10604 0-10605 0-10606 0-10607 0-10608 0-10609 0-10610 0-10611 0-10612 0-10613 0-10614 0-10615 0-10616 0-10617 0-10618 0-10619 0-10620 0-10621 0-10622 0-10623 0-10624 0-10625 0-10626 0-10627 0-10628 0-10629 0-10630 0-10631 0-10632 0-10633 0-10634 0-10635 0-10636 0-10637 0-10638 0-10639 0-10640 0-10641 0-10642 0-10643 0-10644 0-10645 0-10646 0-10647 0-10648 0-10649 0-10650 0-10651 0-10652 0-10653 0-10654 0-10655 0-10656 0-10657 0-10658 0-10659 0-10660 0-10661 0-10662 0-10663 0-10664 0-10665 0-10666 0-10667 0-10668 0-10669 0-10670 0-10671 0-10672 0-10673 0-10674 0-10675 0-10676 0-10677 0-10678 0-10679 0-10680 0-10681 0-10682 0-10683 0-10684 0-10685 0-10686 0-10687 0-10688 0-10689 0-10690 0-10691 0-10692 0-10693 0-10694 0-10695 0-10696 0-10697 0-10698 0-10699 0-10700 0-10701 0-10702 0-10703 0-10704 0-10705 0-10706 0-10707 0-10708 0-10709 0-10710 0-10711 0-10712 0-10713 0-10714 0-10715 0-10716 0-10717 0-10718 0-10719 0-10720 0-10721 0-10722 0-10723 0-10724 0-10725 0-10726 0-10727 0-10728 0-10729 0-10730 0-10731 0-10732 0-10733 0-10734 0-10735 0-10736 0-10737 0-10738 0-10739 0-10740 0-10741 0-10742 0-10743 0-10744 0-10745 0-10746 0-10747 0-10748 0-10749 0-10750 0-10751 0-10752 0-10753 0-10754 0-10755 0-10756 0-10757 0-10758 0-10759 0-10760 0-10761 0-10762 0-10763 0-10764 0-10765 0-10766 0-10767 0-10768 0-10769 0-10770 0-10771 0-10772 0-10773 0-10774 0-10775 0-10776 0-10777 0-10778 0-10779 0-10780 0-10781 0-10782 0-10783 0-10784 0-10785 0-10786 0-10787 0-10788 0-10789 0-10790 0-10791 0-10792 0-10793 0-10794 0-10795 0-10796 0-10797 0-10798 0-10799 0-10800 0-10801 0-10802 0-10803 0-10804 0-10805 0-10806 0-10807 0-10808 0-10809 0-10810 0-10811 0-10812 0-10813 0-10814 0-10815 0-10816 0-10817 0-10818 0-10819 0-10820 0-10821 0-10822 0-10823 0-10824 0-10825 0-10826 0-10827 0-10828 0-10829 0-10830 0-10831 0-10832 0-10833 0-10834 0-10835 0-10836 0-10837 0-10838 0-10839 0-10840 0-10841 0-10842 0-10843 0-10844 0-10845 0-10846 0-10847 0-10848 0-10849 0-10850 0-10851 0-10852 0-10853 0-10854 0-10855 0-10856 0-10857 0-10858 0-10859 0-10860 0-10861 0-10862 0-10863 0-10864 0-10865 0-10866 0-10867 0-10868 0-10869 0-10870 0-10871 0-10872 0-10873 0-10874 0-10875 0-10876 0-10877 0-10878 0-10879 0-10880 0-10881 0-10882 0-10883 0-10884 0-10885 0-10886 0-10887 0-10888 0-10889 0-10890 0-10891 0-10892 0-10893 0-10894 0-10895 0-10896 0-10897 0-10898 0-10899 0-10900 0-10901 0-10902 0-10903 0-10904 0-10905 0-10906 0-10907 0-10908 0-10909 0-10910 0-10911 0-10912 0-10913 0-10914 0-10915 0-10916 0-10917 0-10918 0-10919 0-10920 0-10921 0-10922 0-10923 0-10924 0-10925 0-10926 0-10927 0-10928 0-10929 0-10930 0-10931 0-10932 0-10933 0-10934 0-10935 0-10936 0-10937 0-10938 0-10939 0-10940 0-10941 0-10942 0-10943 0-10944 0-10945 0-10946 0-10947 0-10948 0-10949 0-10950 0-10951 0-10952 0-10953 0-10954 0-10955 0-10956 0-10957 0-10958 0-10959 0-10960 0-10961 0-10962 0-10963 0-10964 0-10965 0-10966 0-10967 0-10968 0-10969 0-10970 0-10971 0-10972 0-10973 0-10974 0-10975 0-10976 0-10977 0-10978 0-10979 0-10980 0-10981 0-10982 0-10983 0-10984 0-10985 0-10986 0-10987 0-10988 0-10989 0-10990 0-10991 0-10992 0-10993 0-10994 0-10995 0-10996 0-10997 0-10998 0-10999 0-11000 0-11001 0-11002 0-11003 0-11004 0-11005 0-11006 0-11007 0-11008 0-11009 0-11010 0-11011 0-11012 0-11013 0-11014 0-11015 0-11016 0-11017 0-11018 0-11019 0-11020 0-11021 0-11022 0-11023 0-11024 0-11025 0-11026 0-11027 0-11028 0-11029 0-11030 0-11031 0-11032 0-11033 0-11034 0-11035 0-11036 0-11037 0-11038 0-11039 0-11040 0-11041 0-11042 0-11043 0-11044 0-11045 0-11046 0-11047 0-11048 0-11049 0-11050 0-11051 0-11052 0-11053 0-11054 0-11055 0-11056 0-11057 0-11058 0-11059 0-11060 0-11061 0-11062 0-11063 0-11064 0-11065 0-11066 0-11067 0-11068 0-11069 0-11070 0-11071 0-11072} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 1542 TOTAL_CYCLES_IN 15420 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15420 NAME for:for TYPE LOOP DELAY {114269.61 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-511 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-10576 {}} {259 0 0 0-10593 {}} {774 0 0 0-11110 {}} {774 0 0 0-11109 {}} {774 0 0 0-11107 {}} {774 0 0 0-11105 {}} {774 0 0 0-11103 {}} {774 0 0 0-11101 {}} {774 0 0 0-11099 {}} {774 0 0 0-11097 {}} {774 0 0 0-11095 {}} {774 0 0 0-11093 {}} {774 0 0 0-11091 {}} {774 0 0 0-11090 {}} {774 0 0 0-11087 {}} {774 0 0 0-11084 {}}} SUCCS {{772 0 0 0-10593 {}} {774 0 0 0-10576 {}} {131 0 0 0-11073 {}} {130 0 0 0-11074 {}} {130 0 0 0-11075 {}} {130 0 0 0-11076 {}} {130 0 0 0-11077 {}} {130 0 0 0-11078 {}} {130 0 0 0-11079 {}} {130 0 0 0-11080 {}} {256 0 0 0-11084 {}} {256 0 0 0-11087 {}} {256 0 0 0-11090 {}} {256 0 0 0-11091 {}} {256 0 0 0-11093 {}} {256 0 0 0-11095 {}} {256 0 0 0-11097 {}} {256 0 0 0-11099 {}} {256 0 0 0-11101 {}} {256 0 0 0-11103 {}} {256 0 0 0-11105 {}} {256 0 0 0-11107 {}} {256 0 0 0-11109 {}} {256 0 0 0-11110 {}}} CYCLES {}}
set a(0-11073) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-512 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{131 0 0 0-10576 {}} {774 0 0 0-11090 {}}} SUCCS {{130 0 0 0-11080 {}} {256 0 0 0-11090 {}} {258 0 0 0-11091 {}}} CYCLES {}}
set a(0-11074) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-513 LOC {0 1.0 1 0.6811740890688259 1 0.6811740890688259 1 0.6811740890688259 1 0.6811740890688259} PREDS {{130 0 0 0-10576 {}} {774 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11075 {}} {130 0 0 0-11080 {}} {256 0 0 0-11088 {}}} CYCLES {}}
set a(0-11075) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-514 LOC {1 0.0 1 0.6811740890688259 1 0.6811740890688259 1 0.8405868758434548 1 0.8405868758434548} PREDS {{259 0 0 0-11074 {}} {130 0 0 0-10576 {}}} SUCCS {{259 0 0 0-11076 {}} {130 0 0 0-11080 {}} {258 0 0 0-11088 {}}} CYCLES {}}
set a(0-11076) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-1) TYPE READSLICE PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-515 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129} PREDS {{259 0 0 0-11075 {}} {130 0 0 0-10576 {}}} SUCCS {{259 0 0 0-11077 {}} {130 0 0 0-11080 {}}} CYCLES {}}
set a(0-11077) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,0,4) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.95 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-516 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.9999998313090418 1 0.9999998313090418} PREDS {{259 0 0 0-11076 {}} {130 0 0 0-10576 {}}} SUCCS {{259 0 0 0-11078 {}} {130 0 0 0-11080 {}}} CYCLES {}}
set a(0-11078) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(3) TYPE READSLICE PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-517 LOC {1 0.3188259109311741 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-11077 {}} {130 0 0 0-10576 {}}} SUCCS {{259 0 0 0-11079 {}} {130 0 0 0-11080 {}}} CYCLES {}}
set a(0-11079) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-518 LOC {1 0.3188259109311741 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-11078 {}} {130 0 0 0-10576 {}}} SUCCS {{259 0 0 0-11080 {}}} CYCLES {}}
set a(0-11080) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-519 LOC {1 0.3188259109311741 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-11079 {}} {130 0 0 0-11078 {}} {130 0 0 0-11077 {}} {130 0 0 0-11076 {}} {130 0 0 0-11075 {}} {130 0 0 0-11074 {}} {130 0 0 0-11073 {}} {130 0 0 0-10576 {}}} SUCCS {{128 0 0 0-11084 {}} {128 0 0 0-11087 {}} {128 0 0 0-11088 {}} {128 0 0 0-11090 {}} {128 0 0 0-11091 {}} {128 0 0 0-11093 {}} {128 0 0 0-11095 {}} {128 0 0 0-11097 {}} {128 0 0 0-11099 {}} {128 0 0 0-11101 {}} {128 0 0 0-11103 {}} {128 0 0 0-11105 {}} {128 0 0 0-11107 {}} {128 0 0 0-11109 {}} {128 0 0 0-11110 {}}} CYCLES {}}
set a(0-11081) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-520 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-11084 {}}} SUCCS {{259 0 0 0-11082 {}} {256 0 0 0-11084 {}}} CYCLES {}}
set a(0-11082) {AREA_SCORE {} NAME s:slc(s(9:0))(9-1) TYPE READSLICE PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-521 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-11081 {}}} SUCCS {{259 0 0 0-11083 {}}} CYCLES {}}
set a(0-11083) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-11082 {}}} SUCCS {{259 0 0 0-11084 {}}} CYCLES {}}
set a(0-11084) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11084 {}} {259 0 0 0-11083 {}} {256 0 0 0-11081 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11081 {}} {772 0 0 0-11084 {}}} CYCLES {}}
set a(0-11085) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-522 LOC {0 1.0 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129} PREDS {{774 0 0 0-11087 {}}} SUCCS {{259 0 0 0-11086 {}} {256 0 0 0-11087 {}}} CYCLES {}}
set a(0-11086) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-523 LOC {1 0.0 1 0.8405870445344129 1 0.8405870445344129 1 0.9999998313090418 1 0.9999998313090418} PREDS {{259 0 0 0-11085 {}}} SUCCS {{259 0 0 0-11087 {}}} CYCLES {}}
set a(0-11087) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-524 LOC {1 0.15941295546558704 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-11087 {}} {259 0 0 0-11086 {}} {256 0 0 0-11085 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11085 {}} {772 0 0 0-11087 {}}} CYCLES {}}
set a(0-11088) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129 1 1.0} PREDS {{772 0 0 0-11088 {}} {128 0 0 0-11080 {}} {258 0 0 0-11075 {}} {256 0 0 0-11074 {}}} SUCCS {{774 0 0 0-11074 {}} {772 0 0 0-11088 {}}} CYCLES {}}
set a(0-11089) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11090 {}} {256 0 0 0-11091 {}}} CYCLES {}}
set a(0-11090) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11090 {}} {259 0 0 0-11089 {}} {128 0 0 0-11080 {}} {256 0 0 0-11073 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11073 {}} {772 0 0 0-11090 {}}} CYCLES {}}
set a(0-11091) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11091 {}} {256 0 0 0-11089 {}} {128 0 0 0-11080 {}} {258 0 0 0-11073 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11089 {}} {772 0 0 0-11091 {}}} CYCLES {}}
set a(0-11092) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11093 {}} {256 0 0 0-11095 {}}} CYCLES {}}
set a(0-11093) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11093 {}} {259 0 0 0-11092 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {772 0 0 0-11093 {}}} CYCLES {}}
set a(0-11094) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11095 {}} {256 0 0 0-11097 {}}} CYCLES {}}
set a(0-11095) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11095 {}} {259 0 0 0-11094 {}} {256 0 0 0-11092 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11092 {}} {772 0 0 0-11095 {}}} CYCLES {}}
set a(0-11096) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11097 {}} {256 0 0 0-11099 {}}} CYCLES {}}
set a(0-11097) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11097 {}} {259 0 0 0-11096 {}} {256 0 0 0-11094 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11094 {}} {772 0 0 0-11097 {}}} CYCLES {}}
set a(0-11098) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11101 {}}} SUCCS {{259 0 0 0-11099 {}} {256 0 0 0-11101 {}}} CYCLES {}}
set a(0-11099) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11099 {}} {259 0 0 0-11098 {}} {256 0 0 0-11096 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11096 {}} {772 0 0 0-11099 {}}} CYCLES {}}
set a(0-11100) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11103 {}}} SUCCS {{259 0 0 0-11101 {}} {256 0 0 0-11103 {}}} CYCLES {}}
set a(0-11101) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11101 {}} {259 0 0 0-11100 {}} {256 0 0 0-11098 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11098 {}} {772 0 0 0-11101 {}}} CYCLES {}}
set a(0-11102) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11105 {}}} SUCCS {{259 0 0 0-11103 {}} {256 0 0 0-11105 {}}} CYCLES {}}
set a(0-11103) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11103 {}} {259 0 0 0-11102 {}} {256 0 0 0-11100 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11100 {}} {772 0 0 0-11103 {}}} CYCLES {}}
set a(0-11104) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11107 {}}} SUCCS {{259 0 0 0-11105 {}} {256 0 0 0-11107 {}}} CYCLES {}}
set a(0-11105) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11105 {}} {259 0 0 0-11104 {}} {256 0 0 0-11102 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11102 {}} {772 0 0 0-11105 {}}} CYCLES {}}
set a(0-11106) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11109 {}}} SUCCS {{259 0 0 0-11107 {}} {256 0 0 0-11109 {}}} CYCLES {}}
set a(0-11107) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11107 {}} {259 0 0 0-11106 {}} {256 0 0 0-11104 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11104 {}} {772 0 0 0-11107 {}}} CYCLES {}}
set a(0-11108) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-11110 {}}} SUCCS {{259 0 0 0-11109 {}} {256 0 0 0-11110 {}}} CYCLES {}}
set a(0-11109) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-11109 {}} {259 0 0 0-11108 {}} {256 0 0 0-11106 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11106 {}} {772 0 0 0-11109 {}}} CYCLES {}}
set a(0-11110) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-10575 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-11110 {}} {256 0 0 0-11108 {}} {128 0 0 0-11080 {}} {256 0 0 0-10576 {}}} SUCCS {{774 0 0 0-10576 {}} {774 0 0 0-11108 {}} {772 0 0 0-11110 {}}} CYCLES {}}
set a(0-10575) {CHI {0-10593 0-10576 0-11073 0-11074 0-11075 0-11076 0-11077 0-11078 0-11079 0-11080 0-11081 0-11082 0-11083 0-11084 0-11085 0-11086 0-11087 0-11088 0-11089 0-11090 0-11091 0-11092 0-11093 0-11094 0-11095 0-11096 0-11097 0-11098 0-11099 0-11100 0-11101 0-11102 0-11103 0-11104 0-11105 0-11106 0-11107 0-11108 0-11109 0-11110} ITERATIONS 10 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 15430 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 10 TOTAL_CYCLES_IN 10 TOTAL_CYCLES_UNDER 15420 TOTAL_CYCLES 15430 NAME for TYPE LOOP DELAY {114343.71 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-525 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-10575 {}} {259 0 0 0-10592 {}} {258 0 0 0-10591 {}} {258 0 0 0-10590 {}} {258 0 0 0-10589 {}} {258 0 0 0-10588 {}} {258 0 0 0-10587 {}} {258 0 0 0-10586 {}} {258 0 0 0-10585 {}} {258 0 0 0-10584 {}} {258 0 0 0-10583 {}} {258 0 0 0-10582 {}} {258 0 0 0-10581 {}} {258 0 0 0-10580 {}} {258 0 0 0-10579 {}} {258 0 0 0-10578 {}} {258 0 0 0-10577 {}}} SUCCS {{772 0 0 0-10578 {}} {772 0 0 0-10579 {}} {772 0 0 0-10580 {}} {772 0 0 0-10581 {}} {772 0 0 0-10582 {}} {772 0 0 0-10583 {}} {772 0 0 0-10584 {}} {772 0 0 0-10585 {}} {772 0 0 0-10586 {}} {772 0 0 0-10587 {}} {772 0 0 0-10588 {}} {772 0 0 0-10589 {}} {772 0 0 0-10590 {}} {772 0 0 0-10591 {}} {772 0 0 0-10592 {}} {774 0 0 0-10575 {}} {131 0 0 0-11111 {}} {130 0 0 0-11112 {}} {130 0 0 0-11113 {}} {130 0 0 0-11114 {}} {130 0 0 0-11115 {}} {130 0 0 0-11116 {}} {130 0 0 0-11117 {}} {130 0 0 0-11118 {}} {130 0 0 0-11119 {}} {130 0 0 0-11120 {}} {130 0 0 0-11121 {}} {130 0 0 0-11122 {}} {130 0 0 0-11123 {}} {130 0 0 0-11124 {}} {130 0 0 0-11125 {}} {130 0 0 0-11126 {}} {130 0 0 0-11127 {}} {130 0 0 0-11128 {}} {130 0 0 0-11129 {}} {130 0 0 0-11130 {}} {130 0 0 0-11131 {}} {130 0 0 0-11132 {}} {130 0 0 0-11133 {}} {130 0 0 0-11134 {}} {130 0 0 0-11135 {}} {130 0 0 0-11136 {}} {130 0 0 0-11137 {}} {130 0 0 0-11138 {}} {130 0 0 0-11139 {}} {130 0 0 0-11140 {}} {130 0 0 0-11141 {}} {130 0 0 0-11142 {}} {130 0 0 0-11143 {}}} CYCLES {}}
set a(0-11111) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-526 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-10575 {}} {128 0 0 0-11112 {}}} SUCCS {{259 0 0 0-11112 {}}} CYCLES {}}
set a(0-11112) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-527 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11112 {}} {259 0 0 0-11111 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11111 {}} {772 0 0 0-11112 {}} {259 0 0 0-11113 {}}} CYCLES {}}
set a(0-11113) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-528 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11112 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11114) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-529 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11115 {}}} SUCCS {{259 0 0 0-11115 {}}} CYCLES {}}
set a(0-11115) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-530 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11115 {}} {259 0 0 0-11114 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11114 {}} {772 0 0 0-11115 {}} {259 0 0 0-11116 {}}} CYCLES {}}
set a(0-11116) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-531 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11115 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11117) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-532 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11118 {}}} SUCCS {{259 0 0 0-11118 {}}} CYCLES {}}
set a(0-11118) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-533 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11118 {}} {259 0 0 0-11117 {}} {130 0 0 0-10575 {}} {256 0 0 0-10577 {}}} SUCCS {{774 0 0 0-10577 {}} {128 0 0 0-11117 {}} {772 0 0 0-11118 {}} {259 0 0 0-11119 {}}} CYCLES {}}
set a(0-11119) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-534 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11118 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11120) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-535 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11121 {}}} SUCCS {{259 0 0 0-11121 {}}} CYCLES {}}
set a(0-11121) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-536 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11121 {}} {259 0 0 0-11120 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11120 {}} {772 0 0 0-11121 {}} {259 0 0 0-11122 {}}} CYCLES {}}
set a(0-11122) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-537 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11121 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11123) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-538 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11124 {}}} SUCCS {{259 0 0 0-11124 {}}} CYCLES {}}
set a(0-11124) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-539 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11124 {}} {259 0 0 0-11123 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11123 {}} {772 0 0 0-11124 {}} {259 0 0 0-11125 {}}} CYCLES {}}
set a(0-11125) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-540 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11124 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11126) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-541 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11127 {}}} SUCCS {{259 0 0 0-11127 {}}} CYCLES {}}
set a(0-11127) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-542 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11127 {}} {259 0 0 0-11126 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11126 {}} {772 0 0 0-11127 {}} {259 0 0 0-11128 {}}} CYCLES {}}
set a(0-11128) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-543 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11127 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11129) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-544 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11130 {}}} SUCCS {{259 0 0 0-11130 {}}} CYCLES {}}
set a(0-11130) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-545 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11130 {}} {259 0 0 0-11129 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11129 {}} {772 0 0 0-11130 {}} {259 0 0 0-11131 {}}} CYCLES {}}
set a(0-11131) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-546 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11130 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11132) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-547 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11133 {}}} SUCCS {{259 0 0 0-11133 {}}} CYCLES {}}
set a(0-11133) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-548 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11133 {}} {259 0 0 0-11132 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11132 {}} {772 0 0 0-11133 {}} {259 0 0 0-11134 {}}} CYCLES {}}
set a(0-11134) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-549 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11133 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11135) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-550 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11136 {}}} SUCCS {{259 0 0 0-11136 {}}} CYCLES {}}
set a(0-11136) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-551 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11136 {}} {259 0 0 0-11135 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11135 {}} {772 0 0 0-11136 {}} {259 0 0 0-11137 {}}} CYCLES {}}
set a(0-11137) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11136 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11138) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-553 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11139 {}}} SUCCS {{259 0 0 0-11139 {}}} CYCLES {}}
set a(0-11139) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-554 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11139 {}} {259 0 0 0-11138 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11138 {}} {772 0 0 0-11139 {}} {259 0 0 0-11140 {}}} CYCLES {}}
set a(0-11140) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11139 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-11141) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-556 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-10575 {}} {128 0 0 0-11142 {}}} SUCCS {{259 0 0 0-11142 {}}} CYCLES {}}
set a(0-11142) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-557 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-11142 {}} {259 0 0 0-11141 {}} {130 0 0 0-10575 {}}} SUCCS {{128 0 0 0-11141 {}} {772 0 0 0-11142 {}} {259 0 0 0-11143 {}}} CYCLES {}}
set a(0-11143) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-10574 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-11142 {}} {130 0 0 0-10575 {}}} SUCCS {} CYCLES {}}
set a(0-10574) {CHI {0-10577 0-10578 0-10579 0-10580 0-10581 0-10582 0-10583 0-10584 0-10585 0-10586 0-10587 0-10588 0-10589 0-10590 0-10591 0-10592 0-10575 0-11111 0-11112 0-11113 0-11114 0-11115 0-11116 0-11117 0-11118 0-11119 0-11120 0-11121 0-11122 0-11123 0-11124 0-11125 0-11126 0-11127 0-11128 0-11129 0-11130 0-11131 0-11132 0-11133 0-11134 0-11135 0-11136 0-11137 0-11138 0-11139 0-11140 0-11141 0-11142 0-11143} ITERATIONS Infinite LATENCY 15427 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 15432 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 15430 TOTAL_CYCLES 15432 NAME main TYPE LOOP DELAY {114358.53 ns} PAR 0-10573 XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-559 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-10574 {}}} SUCCS {{774 0 0 0-10574 {}}} CYCLES {}}
set a(0-10573) {CHI 0-10574 ITERATIONS Infinite LATENCY 15427 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 15432 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 15432 TOTAL_CYCLES 15432 NAME core:rlp TYPE LOOP DELAY {114358.53 ns} PAR {} XREFS ae41823c-3fe0-4006-b36a-f4a0438fa5db-560 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-10573-TOTALCYCLES) {15432}
set a(0-10573-QMOD) {ccs_in(2,32) 0-10577 mgc_add(9,0,1,1,9) 0-10633 mgc_and(9,2) {0-10637 0-10644} mgc_shift_r(9,0,4,9) 0-10639 mgc_shift_l(9,0,4,10) 0-10641 mgc_add(9,0,8,0,9) 0-10646 BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) {0-10654 0-10799 0-10964 0-11030} BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) {0-10656 0-10801 0-10966 0-11032} BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) {0-10658 0-10803 0-10968 0-11034} BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) {0-10660 0-10805 0-10970 0-11036} BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) {0-10662 0-10807 0-10972 0-11038} BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) {0-10664 0-10809 0-10974 0-11040} BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) {0-10666 0-10811 0-10976 0-11042} BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) {0-10668 0-10813 0-10978 0-11044} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) {0-10674 0-10817 0-10982 0-11048} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) {0-10676 0-10819 0-10984 0-11050} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) {0-10678 0-10821 0-10986 0-11052} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) {0-10680 0-10823 0-10988 0-11054} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) {0-10682 0-10825 0-10990 0-11056} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) {0-10684 0-10827 0-10992 0-11058} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) {0-10686 0-10829 0-10994 0-11060} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) {0-10688 0-10831 0-10996 0-11062} mgc_mux1hot(32,16) {0-10789 0-10932} mgc_add(10,0,10,0,10) {0-10791 0-10793 0-11011} BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1) 0-10933 mgc_mul(32,0,32,0,32) {0-10934 0-10938 0-11010} BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1) 0-10935 mgc_mul(32,0,32,0,64) 0-10936 mgc_add(32,0,32,0,32) {0-10940 0-10947 0-10950 0-10957 0-11013 0-11018} mgc_add(33,0,32,0,33) {0-10943 0-10953} mgc_mux(32,1,2) {0-10948 0-10958 0-11024} mgc_add(9,0,9,0,10) {0-10949 0-10997} mgc_add(9,0,2,1,10) 0-11065 mgc_add(4,0,2,1,4) {0-11075 0-11086} mgc_add(4,0,3,0,4) 0-11077 mgc_io_sync(0) {0-11112 0-11115 0-11118 0-11121 0-11124 0-11127 0-11130 0-11133 0-11136 0-11139 0-11142}}
set a(0-10573-PROC_NAME) {core}
set a(0-10573-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-10573}

