0.7
2020.2
Nov 18 2020
09:20:35
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/AESL_automem_dst.v,1623481163,systemVerilog,,,,AESL_automem_dst,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/AESL_automem_src.v,1623481163,systemVerilog,,,,AESL_automem_src,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/csv_file_dump.sv,1623481163,systemVerilog,,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dataflow_monitor.sv,1623481163,systemVerilog,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_interface.sv,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_manager.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/csv_file_dump.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_monitor.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_monitor.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_interface.sv,1623481163,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_monitor.sv,1623481163,systemVerilog,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_interface.sv,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_agent.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_interface.sv,1623481163,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_monitor.sv,1623481163,systemVerilog,,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_agent.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv,1623481163,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/fifo_para.vh,1623481163,verilog,,,,,,,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_interface.sv,1623481163,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_monitor.sv,1623481163,systemVerilog,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_interface.sv,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_agent.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv;/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_agent.sv,1623481163,systemVerilog,,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_manager.sv,1623481163,systemVerilog,,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel.autotb.v,1623481163,systemVerilog,,,/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/fifo_para.vh,apatb_sobel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel.v,1623481154,systemVerilog,,,,sobel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_adder.v,1623481154,systemVerilog,,,,sobel_adder,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_buffer_a_1.v,1623481155,systemVerilog,,,,sobel_buffer_a_1;sobel_buffer_a_1_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_buffer_a_2.v,1623481155,systemVerilog,,,,sobel_buffer_a_2;sobel_buffer_a_2_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_crop.v,1623481154,systemVerilog,,,,sobel_crop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_crop_upper.v,1623481154,systemVerilog,,,,sobel_crop_upper,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_mul_mul_10ns_12ns_20_4_1.v,1623481155,systemVerilog,,,,sobel_mul_mul_10ns_12ns_20_4_1;sobel_mul_mul_10ns_12ns_20_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
