Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab5/D_74LS138_SCH/D_74LS138_D_74LS138_sch_tb_isim_beh.exe -prj /root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab5/D_74LS138_SCH/D_74LS138_D_74LS138_sch_tb_beh.prj work.D_74LS138_D_74LS138_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab5/D_74LS138_SCH/D_74LS138.vf" into library work
Analyzing Verilog file "/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab5/D_74LS138_SCH/D_74LS138_sim.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82708 KB
Fuse CPU Usage: 1760 ms
Compiling module INV
Compiling module AND2
Compiling module NOR3
Compiling module NAND3
Compiling module D_74LS138
Compiling module D_74LS138_D_74LS138_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab5/D_74LS138_SCH/D_74LS138_D_74LS138_sch_tb_isim_beh.exe
Fuse Memory Usage: 1691460 KB
Fuse CPU Usage: 1810 ms
GCC CPU Usage: 1220 ms
