// Seed: 2689320044
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    output wor id_3,
    output wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    input wand id_12,
    input tri0 id_13,
    output wand id_14,
    output tri1 id_15,
    output tri1 id_16,
    input wor id_17,
    output wor id_18,
    input supply0 id_19,
    input wor id_20,
    input wand id_21
);
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    output logic id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    output supply0 void id_14,
    input uwire id_15,
    id_18,
    input wire id_16
);
  wire id_19;
  wire id_20;
  supply0 id_21;
  module_0 modCall_1 (
      id_2,
      id_15,
      id_7,
      id_14,
      id_0,
      id_3,
      id_16,
      id_12,
      id_15,
      id_16,
      id_12,
      id_12,
      id_9,
      id_13,
      id_0,
      id_14,
      id_14,
      id_7,
      id_4,
      id_8,
      id_8,
      id_3
  );
  assign modCall_1.type_25 = 0;
  id_22(
      1
  );
  assign id_21 = id_16 ^ 1;
  initial id_6 <= -1;
endmodule
