// Seed: 2414710091
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wor id_2;
  for (id_3 = id_3 & id_2; id_2; {-1'b0, -1, -1} = -1) assign id_2 = -1;
  assign id_2 = 1;
  assign id_2 = id_2 - -1;
  id_4 :
  assert property (@(negedge id_2 or posedge id_4) -1) disable id_5;
endmodule
