# TCL File Generated by Component Editor 20.1
# Sun Apr 18 20:11:49 EDT 2021
# DO NOT MODIFY


# 
# DDR_Read2_32 "DDR_Read2 32-bit" v1.0
#  2021.04.18.20:11:49
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module DDR_Read2_32
# 
set_module_property DESCRIPTION ""
set_module_property NAME DDR_Read2_32
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "DDR_Read2 32-bit"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL DDR3_Read_Top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file DDR3_Read_Top.vhd VHDL PATH ../Source/DDR3_Read_Top.vhd TOP_LEVEL_FILE
add_fileset_file FIFO_IP.vhd VHDL PATH ../Source/FIFO_IP.vhd
add_fileset_file SDRAM_CTRL.vhd VHDL PATH ../Source/SDRAM_CTRL.vhd


# 
# parameters
# 
add_parameter MASTER_ADDRESSWIDTH INTEGER 32
set_parameter_property MASTER_ADDRESSWIDTH DEFAULT_VALUE 32
set_parameter_property MASTER_ADDRESSWIDTH DISPLAY_NAME MASTER_ADDRESSWIDTH
set_parameter_property MASTER_ADDRESSWIDTH TYPE INTEGER
set_parameter_property MASTER_ADDRESSWIDTH UNITS None
set_parameter_property MASTER_ADDRESSWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MASTER_ADDRESSWIDTH HDL_PARAMETER true
add_parameter SLAVE_ADDRESSWIDTH INTEGER 2
set_parameter_property SLAVE_ADDRESSWIDTH DEFAULT_VALUE 2
set_parameter_property SLAVE_ADDRESSWIDTH DISPLAY_NAME SLAVE_ADDRESSWIDTH
set_parameter_property SLAVE_ADDRESSWIDTH TYPE INTEGER
set_parameter_property SLAVE_ADDRESSWIDTH UNITS None
set_parameter_property SLAVE_ADDRESSWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SLAVE_ADDRESSWIDTH HDL_PARAMETER true
add_parameter MASTER_DATAWIDTH INTEGER 32 ""
set_parameter_property MASTER_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property MASTER_DATAWIDTH DISPLAY_NAME MASTER_DATAWIDTH
set_parameter_property MASTER_DATAWIDTH TYPE INTEGER
set_parameter_property MASTER_DATAWIDTH UNITS None
set_parameter_property MASTER_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MASTER_DATAWIDTH DESCRIPTION ""
set_parameter_property MASTER_DATAWIDTH HDL_PARAMETER true
add_parameter SLAVE_DATAWIDTH INTEGER 32
set_parameter_property SLAVE_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property SLAVE_DATAWIDTH DISPLAY_NAME SLAVE_DATAWIDTH
set_parameter_property SLAVE_DATAWIDTH TYPE INTEGER
set_parameter_property SLAVE_DATAWIDTH UNITS None
set_parameter_property SLAVE_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SLAVE_DATAWIDTH HDL_PARAMETER true
add_parameter NUMREGS INTEGER 3
set_parameter_property NUMREGS DEFAULT_VALUE 3
set_parameter_property NUMREGS DISPLAY_NAME NUMREGS
set_parameter_property NUMREGS TYPE INTEGER
set_parameter_property NUMREGS UNITS None
set_parameter_property NUMREGS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUMREGS HDL_PARAMETER true
add_parameter REGWIDTH INTEGER 32
set_parameter_property REGWIDTH DEFAULT_VALUE 32
set_parameter_property REGWIDTH DISPLAY_NAME REGWIDTH
set_parameter_property REGWIDTH TYPE INTEGER
set_parameter_property REGWIDTH UNITS None
set_parameter_property REGWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REGWIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point Control_Avalon_MM_Slave
# 
add_interface Control_Avalon_MM_Slave avalon end
set_interface_property Control_Avalon_MM_Slave addressUnits WORDS
set_interface_property Control_Avalon_MM_Slave associatedClock Control_Clk
set_interface_property Control_Avalon_MM_Slave associatedReset Control_Rst_n
set_interface_property Control_Avalon_MM_Slave bitsPerSymbol 8
set_interface_property Control_Avalon_MM_Slave burstOnBurstBoundariesOnly false
set_interface_property Control_Avalon_MM_Slave burstcountUnits WORDS
set_interface_property Control_Avalon_MM_Slave explicitAddressSpan 0
set_interface_property Control_Avalon_MM_Slave holdTime 0
set_interface_property Control_Avalon_MM_Slave linewrapBursts false
set_interface_property Control_Avalon_MM_Slave maximumPendingReadTransactions 0
set_interface_property Control_Avalon_MM_Slave maximumPendingWriteTransactions 0
set_interface_property Control_Avalon_MM_Slave readLatency 0
set_interface_property Control_Avalon_MM_Slave readWaitTime 1
set_interface_property Control_Avalon_MM_Slave setupTime 0
set_interface_property Control_Avalon_MM_Slave timingUnits Cycles
set_interface_property Control_Avalon_MM_Slave writeWaitTime 0
set_interface_property Control_Avalon_MM_Slave ENABLED true
set_interface_property Control_Avalon_MM_Slave EXPORT_OF ""
set_interface_property Control_Avalon_MM_Slave PORT_NAME_MAP ""
set_interface_property Control_Avalon_MM_Slave CMSIS_SVD_VARIABLES ""
set_interface_property Control_Avalon_MM_Slave SVD_ADDRESS_GROUP ""

add_interface_port Control_Avalon_MM_Slave Control_Avalon_MM_Address address Input slave_addresswidth
add_interface_port Control_Avalon_MM_Slave Control_Avalon_MM_Write write Input 1
add_interface_port Control_Avalon_MM_Slave Control_Avalon_MM_WriteData writedata Input slave_datawidth
add_interface_port Control_Avalon_MM_Slave Control_Avalon_MM_ReadData readdata Output 32
set_interface_assignment Control_Avalon_MM_Slave embeddedsw.configuration.isFlash 0
set_interface_assignment Control_Avalon_MM_Slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment Control_Avalon_MM_Slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment Control_Avalon_MM_Slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point Control_Clk
# 
add_interface Control_Clk clock end
set_interface_property Control_Clk clockRate 0
set_interface_property Control_Clk ENABLED true
set_interface_property Control_Clk EXPORT_OF ""
set_interface_property Control_Clk PORT_NAME_MAP ""
set_interface_property Control_Clk CMSIS_SVD_VARIABLES ""
set_interface_property Control_Clk SVD_ADDRESS_GROUP ""

add_interface_port Control_Clk Clk clk Input 1


# 
# connection point Control_Rst_n
# 
add_interface Control_Rst_n reset end
set_interface_property Control_Rst_n associatedClock Control_Clk
set_interface_property Control_Rst_n synchronousEdges DEASSERT
set_interface_property Control_Rst_n ENABLED true
set_interface_property Control_Rst_n EXPORT_OF ""
set_interface_property Control_Rst_n PORT_NAME_MAP ""
set_interface_property Control_Rst_n CMSIS_SVD_VARIABLES ""
set_interface_property Control_Rst_n SVD_ADDRESS_GROUP ""

add_interface_port Control_Rst_n Rst_n reset Input 1


# 
# connection point SDRAM_Avalon_MM_Master
# 
add_interface SDRAM_Avalon_MM_Master avalon start
set_interface_property SDRAM_Avalon_MM_Master addressUnits SYMBOLS
set_interface_property SDRAM_Avalon_MM_Master associatedClock SDRAM_Clk
set_interface_property SDRAM_Avalon_MM_Master associatedReset SDRAM_Rst
set_interface_property SDRAM_Avalon_MM_Master bitsPerSymbol 8
set_interface_property SDRAM_Avalon_MM_Master burstOnBurstBoundariesOnly false
set_interface_property SDRAM_Avalon_MM_Master burstcountUnits WORDS
set_interface_property SDRAM_Avalon_MM_Master doStreamReads false
set_interface_property SDRAM_Avalon_MM_Master doStreamWrites false
set_interface_property SDRAM_Avalon_MM_Master holdTime 0
set_interface_property SDRAM_Avalon_MM_Master linewrapBursts false
set_interface_property SDRAM_Avalon_MM_Master maximumPendingReadTransactions 0
set_interface_property SDRAM_Avalon_MM_Master maximumPendingWriteTransactions 0
set_interface_property SDRAM_Avalon_MM_Master readLatency 0
set_interface_property SDRAM_Avalon_MM_Master readWaitTime 1
set_interface_property SDRAM_Avalon_MM_Master setupTime 0
set_interface_property SDRAM_Avalon_MM_Master timingUnits Cycles
set_interface_property SDRAM_Avalon_MM_Master writeWaitTime 0
set_interface_property SDRAM_Avalon_MM_Master ENABLED true
set_interface_property SDRAM_Avalon_MM_Master EXPORT_OF ""
set_interface_property SDRAM_Avalon_MM_Master PORT_NAME_MAP ""
set_interface_property SDRAM_Avalon_MM_Master CMSIS_SVD_VARIABLES ""
set_interface_property SDRAM_Avalon_MM_Master SVD_ADDRESS_GROUP ""

add_interface_port SDRAM_Avalon_MM_Master SDRAM_Avalon_MM_WaitReq waitrequest Input 1
add_interface_port SDRAM_Avalon_MM_Master SDRAM_Avalon_MM_ReadData readdata Input master_datawidth
add_interface_port SDRAM_Avalon_MM_Master SDRAM_Avalon_MM_Read_DV readdatavalid Input 1
add_interface_port SDRAM_Avalon_MM_Master SDRAM_Avalon_MM_Address address Output master_addresswidth
add_interface_port SDRAM_Avalon_MM_Master SDRAM_Avalon_MM_Burst_Count burstcount Output 8
add_interface_port SDRAM_Avalon_MM_Master SDRAM_Avalon_MM_Read read Output 1


# 
# connection point SDRAM_Clk
# 
add_interface SDRAM_Clk clock end
set_interface_property SDRAM_Clk clockRate 0
set_interface_property SDRAM_Clk ENABLED true
set_interface_property SDRAM_Clk EXPORT_OF ""
set_interface_property SDRAM_Clk PORT_NAME_MAP ""
set_interface_property SDRAM_Clk CMSIS_SVD_VARIABLES ""
set_interface_property SDRAM_Clk SVD_ADDRESS_GROUP ""

add_interface_port SDRAM_Clk SDRAM_Clk clk Input 1


# 
# connection point SDRAM_Rst
# 
add_interface SDRAM_Rst reset end
set_interface_property SDRAM_Rst associatedClock Control_Clk
set_interface_property SDRAM_Rst synchronousEdges DEASSERT
set_interface_property SDRAM_Rst ENABLED true
set_interface_property SDRAM_Rst EXPORT_OF ""
set_interface_property SDRAM_Rst PORT_NAME_MAP ""
set_interface_property SDRAM_Rst CMSIS_SVD_VARIABLES ""
set_interface_property SDRAM_Rst SVD_ADDRESS_GROUP ""

add_interface_port SDRAM_Rst SDRAM_Rst_n reset Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock Control_Clk
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end export_aclr aclr Input 1
add_interface_port conduit_end export_rdreq fifo_read_en Input 1
add_interface_port conduit_end export_q fifo_data Output 128
add_interface_port conduit_end export_rdempty fifo_empty Output 1
add_interface_port conduit_end o_DDR_Transfer_Done ddr_transfer_done Output 1
add_interface_port conduit_end export_Clk clk Input 1

