# Skid-buffer-for-AXI-Processing

Implemented a buffered handshake stage for AXI Processing in System Verilog following the instructions on the ZIPCPU Blog : https://zipcpu.com/blog/2019/05/22/skidbuffer.html
