
---------- Begin Simulation Statistics ----------
final_tick                                 5032115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108053                       # Simulator instruction rate (inst/s)
host_mem_usage                                8737412                       # Number of bytes of host memory used
host_op_rate                                   204540                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.34                       # Real time elapsed on the host
host_tick_rate                               64907257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003982                       # Number of seconds simulated
sim_ticks                                  3981567500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7504479                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4545866                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.414864                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.414864                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            819412                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           464609                       # number of floating regfile writes
system.switch_cpus.idleCycles                  565876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       213880                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1410851                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.823784                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2742660                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             870950                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1432999                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2124891                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1339                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        30090                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1025897                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     16734866                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1871710                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       375973                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      14523035                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        125878                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         167702                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        141011                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          968                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       135963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        77917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          17575038                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              14299887                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.586502                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10307791                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.795761                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               14388585                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20417569                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11244664                       # number of integer regfile writes
system.switch_cpus.ipc                       0.706782                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.706782                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       542277      3.64%      3.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11087841     74.42%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        12482      0.08%     78.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         29733      0.20%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        24094      0.16%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1896      0.01%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        12042      0.08%     78.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        97450      0.65%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         3936      0.03%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        93451      0.63%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       116827      0.78%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8868      0.06%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           58      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           12      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1772625     11.90%     92.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       837483      5.62%     98.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       191325      1.28%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        66561      0.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14899008                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          678767                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1337765                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       575257                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1179798                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              238053                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015978                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          178654     75.05%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           4251      1.79%     76.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp             12      0.01%     76.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3330      1.40%     78.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2923      1.23%     79.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          336      0.14%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15416      6.48%     86.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12969      5.45%     91.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        15091      6.34%     97.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5069      2.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13916017                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36138369                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13724630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21504626                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           16732344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          14899008                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5948707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        42806                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1368                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      7801535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7397259                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.014126                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.437974                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3580864     48.41%     48.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       533796      7.22%     55.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       608049      8.22%     63.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       626439      8.47%     72.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       578434      7.82%     80.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       517094      6.99%     87.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       487617      6.59%     93.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       274839      3.72%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       190127      2.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7397259                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.870998                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        73227                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        72107                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2124891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1025897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5849652                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  7963135                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    8298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        56960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       114306                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1244                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      2290538                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2290538                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2293668                       # number of overall hits
system.cpu.dcache.overall_hits::total         2293668                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        98960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        99022                       # number of overall misses
system.cpu.dcache.overall_misses::total         99022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5926842999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5926842999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5926842999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5926842999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2389498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2389498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2392690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2392690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.041415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041415                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.041385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59891.299505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59891.299505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59853.800156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59853.800156                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194298                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2829                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.680806                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   111.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13990                       # number of writebacks
system.cpu.dcache.writebacks::total             13990                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66461                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32523                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1926106499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1926106499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1927377499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1927377499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59266.638943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59266.638943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59261.983796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59261.983796                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1610342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1610342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        91048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5365298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5365298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1701390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1701390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.053514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58928.235656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58928.235656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        66442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1373074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1373074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55802.405917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55802.405917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    561544999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    561544999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70973.837083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70973.837083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    553032499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    553032499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70066.197770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70066.197770                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.019424                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019424                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1271000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1271000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.007519                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007519                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 52958.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52958.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2541411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.826799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    24.625703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   999.374297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.024049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.975951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4817872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4817872                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1438378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1438378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1438378                       # number of overall hits
system.cpu.icache.overall_hits::total         1438378                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        28899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28899                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        28899                       # number of overall misses
system.cpu.icache.overall_misses::total         28899                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    990951999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    990951999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    990951999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    990951999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1467277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1467277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1467277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1467277                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.019696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019696                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.019696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019696                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 34290.183017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34290.183017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 34290.183017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34290.183017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2378                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.560000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24457                       # number of writebacks
system.cpu.icache.writebacks::total             24457                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         4065                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4065                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         4065                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4065                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        24834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        24834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24834                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    806087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    806087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    806087999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    806087999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.016925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.016925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016925                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 32459.048039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32459.048039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 32459.048039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32459.048039                       # average overall mshr miss latency
system.cpu.icache.replacements                  24457                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1438378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1438378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        28899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28899                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    990951999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    990951999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1467277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1467277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.019696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 34290.183017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34290.183017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         4065                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4065                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        24834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    806087999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    806087999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.016925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 32459.048039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32459.048039                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           939.849036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2796781                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            109.638990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   196.556920                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   743.292116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.191950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.725871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.917821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2959387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2959387                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3981567500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        17617                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        10952                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28569                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        17617                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        10952                       # number of overall hits
system.l2.overall_hits::total                   28569                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7176                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21540                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28716                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7176                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21540                       # number of overall misses
system.l2.overall_misses::total                 28716                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    582301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1761773500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2344075000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    582301500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1761773500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2344075000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        24793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57285                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        24793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57285                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.289437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.662932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.501283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.289437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.662932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.501283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81145.693980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81790.784587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81629.579329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81145.693980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81790.784587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81629.579329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6478                       # number of writebacks
system.l2.writebacks::total                      6478                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28712                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28712                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    510374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1546316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2056691000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    510374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1546316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2056691000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.289316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.662902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.501213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.289316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.662902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.501213                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71152.167852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71791.471285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71631.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71152.167852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71791.471285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71631.756757                       # average overall mshr miss latency
system.l2.replacements                          27966                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24431                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24431                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   31                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               31                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1160                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    528443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     528443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.852474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78836.789497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78836.789497                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    461413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    461413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.852474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68836.789497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68836.789497                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        17617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    582301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    582301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        24793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.289437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.289437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81145.693980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81145.693980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    510374500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    510374500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.289316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.289316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71152.167852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71152.167852                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1233330500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1233330500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.602420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.602420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83125.328570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83125.328570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1084903500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1084903500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.602379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.602379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73126.415476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73126.415476                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8063.691781                       # Cycle average of tags in use
system.l2.tags.total_refs                      128041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.541153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     302.622824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.455345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       884.963993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2083.170371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4720.479249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.108028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.254293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.576230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984337                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3432                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    943536                       # Number of tag accesses
system.l2.tags.data_accesses                   943536                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000522676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6478                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28711                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6478                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28711                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.046512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.295995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.840241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             30      7.75%      7.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           189     48.84%     56.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            88     22.74%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           46     11.89%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      2.58%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      2.33%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      1.81%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      1.29%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.52%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.679587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.650003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              261     67.44%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.81%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102     26.36%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      4.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1837504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               414592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    461.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3981416500                       # Total gap between requests
system.mem_ctrls.avgGap                     113143.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       459008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1377408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       413120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 115283239.578382134438                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 345946163.163126111031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 103758130.434809908271                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7172                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21539                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6478                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    215294250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    660015250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  93612448500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30018.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30642.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14450825.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       459008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1378496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1837504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       459008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       459008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       414592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       414592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21539                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28711                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6478                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6478                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    115283240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    346219422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        461502662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    115283240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    115283240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104127834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104127834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104127834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    115283240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    346219422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       565630496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28694                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6455                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          460                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               337297000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             143470000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          875309500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11754.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30504.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21286                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4297                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   235.177738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   144.930677                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   274.570754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4204     43.98%     43.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2683     28.07%     72.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          848      8.87%     80.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          461      4.82%     85.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          306      3.20%     88.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          184      1.92%     90.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          114      1.19%     92.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           89      0.93%     92.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          670      7.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1836416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             413120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              461.229403                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              103.758130                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35514360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18864945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      108378060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17805420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 314081040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1550739150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    222980640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2268363615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   569.716227                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    565714000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    132860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3282993500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32786880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17411460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       96497100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15889680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 314081040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1365197310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    379178400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2221041870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   557.831023                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    972721500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    132860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2875986000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6478                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20290                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6703                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22008                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2252096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2252096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2252096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28711                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87920000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152776750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2197016                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1447334                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       178289                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1068996                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          799546                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     74.794106                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          141886                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          155                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       336655                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        76023                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       260632                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        20770                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      5921825                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       165864                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6544826                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.648043                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.500625                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3631293     55.48%     55.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       700174     10.70%     66.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       499329      7.63%     73.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       592489      9.05%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       210406      3.21%     86.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       184764      2.82%     88.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        98403      1.50%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        69752      1.07%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       558216      8.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6544826                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       558216                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1753407                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2696330                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2457356                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        322452                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         167702                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       758780                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         16876                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18764820                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         71141                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             1869534                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              871684                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3385                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1232                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2016019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10387741                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2197016                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1017455                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5159187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          368092                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         4109                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        33679                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1467280                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         55696                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7397259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.713526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.447157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4206106     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           141325      1.91%     58.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           153256      2.07%     60.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           166397      2.25%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           367231      4.96%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           225303      3.05%     71.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           181663      2.46%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           207612      2.81%     76.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1748366     23.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7397259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.275898                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.304479                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1473030                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  7183                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              160755                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          834009                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          968                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         338456                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2867                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2319                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   5032115000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         167702                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1936664                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1900481                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16985                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2576520                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        798889                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       18063973                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         21605                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         337168                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          32383                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         391843                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           28                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     20491116                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            45174045                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         26464910                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1224421                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7826135                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1064                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1057                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1076645                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 22679586                       # The number of ROB reads
system.switch_cpus.rob.writes                34273341                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             49462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24457                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7863                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24629                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        74083                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97538                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                171621                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3151936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2974848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6126784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           28007                       # Total snoops (count)
system.tol2bus.snoopTraffic                    417216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85323                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016303                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126638                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83932     98.37%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1391      1.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85323                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5032115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           95600000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37257983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48760486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
