

================================================================
== Vitis HLS Report for 'relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s'
================================================================
* Date:           Wed Feb 26 01:38:20 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.023 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_5_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.71ns)   --->   "%icmp_ln45 = icmp_sgt  i9 %data_5_val_read, i9 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 4 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_5_val_read, i32 1, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.30ns)   --->   "%res_5_0_cast = select i1 %icmp_ln45, i7 %trunc_ln, i7 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 6 'select' 'res_5_0_cast' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i7 %res_5_0_cast" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.023ns
The critical path consists of the following:
	wire read operation ('data_5_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_5_val' (firmware/nnet_utils/nnet_activation.h:42) [3]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', firmware/nnet_utils/nnet_activation.h:45) [4]  (0.715 ns)
	'select' operation 7 bit ('res_5_0_cast', firmware/nnet_utils/nnet_activation.h:45) [6]  (0.308 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
