#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 23:40:25 2024
# Process ID: 9558
# Current directory: /home/rur1k/Vpro/FlipFlopLabs/src
# Command line: vivado
# Log file: /home/rur1k/Vpro/FlipFlopLabs/src/vivado.log
# Journal file: /home/rur1k/Vpro/FlipFlopLabs/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.xpr
add_files {/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/src/mult_8bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv}
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/sev_seg.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/src/mult_8bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv] -no_script -reset -force -quiet
remove_files  {/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/sev_seg.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/src/mult_8bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv}
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/sev_seg_controller.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv] -no_script -reset -force -quiet
remove_files  {/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/sev_seg_controller.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv}
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/counter_n_bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/decoder.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/sev_seg_decoder.sv] -no_script -reset -force -quiet
remove_files  {/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/counter_n_bit.sv /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/decoder.sv /home/rur1k/Vpro/FlipFlopLabs/constraintsFolder/sev_seg_decoder.sv}
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv] -no_script -reset -force -quiet
remove_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv] -no_script -reset -force -quiet
remove_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv] -no_script -reset -force -quiet
remove_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv
add_files {/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv}
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv]
set_property used_in_simulation true [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv]
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv}
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv] -no_script -reset -force -quiet
remove_files  {/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv}
add_files {/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv /home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv /home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv}
export_ip_user_files -of_objects  [get_files /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv] -no_script -reset -force -quiet
remove_files  /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_counter_nbit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
add_files -norecurse /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_counter_nbit.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_counter_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_counter_4bit.tcl
close_sim
launch_simulation
source tb_counter_4bit.tcl
close_sim
launch_simulation
source tb_counter_4bit.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Register [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
source tb_Register.tcl
close_sim
launch_simulation
source tb_Register.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_D_Latch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_D_Latch.tcl
close_sim
current_sim simulation_6
close_sim
close_sim
close_project
open_project /home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.xpr
set_property used_in_simulation false [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv]
set_property used_in_simulation true [get_files  /home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv]
