
*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22908 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.934 ; gain = 78.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 4 bits [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:131]
ERROR: [Synth 8-285] failed synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 349.258 ; gain = 117.578
---------------------------------------------------------------------------------
synthesize failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 13:13:36 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24008 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 309.395 ; gain = 77.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:91]
ERROR: [Synth 8-3493] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' does not have matching formal port for component port 'latched_waddr' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:91]
ERROR: [Synth 8-3493] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' does not have matching formal port for component port 'latched_raddr' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:91]
ERROR: [Synth 8-285] failed synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 349.723 ; gain = 117.746
---------------------------------------------------------------------------------
synthesize failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 13:15:56 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12000 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.531 ; gain = 78.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.863 ; gain = 118.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.863 ; gain = 118.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.863 ; gain = 118.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.863 ; gain = 118.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 509.238 ; gain = 278.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 509.238 ; gain = 278.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |    18|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
|9     |IBUF |    47|
|10    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   314|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 510.051 ; gain = 279.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 585.102 ; gain = 361.398
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 585.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 13:17:36 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14824 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 309.699 ; gain = 77.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:95]
ERROR: [Synth 8-549] port width mismatch for port 'ones': port width = 5, actual width = 6 [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:101]
ERROR: [Synth 8-285] failed synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 349.777 ; gain = 117.789
---------------------------------------------------------------------------------
synthesize failed
4 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 13:50:59 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7120 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 309.496 ; gain = 77.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.574 ; gain = 117.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 349.574 ; gain = 117.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 349.574 ; gain = 117.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 349.574 ; gain = 117.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.324 ; gain = 277.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.324 ; gain = 277.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pop_count     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |pop_count_bbox |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     1|
|4     |LUT2           |     1|
|5     |LUT3           |     3|
|6     |LUT4           |    18|
|7     |LUT6           |    33|
|8     |FDRE           |   167|
|9     |FDSE           |     2|
|10    |IBUF           |    47|
|11    |OBUF           |    41|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   320|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.137 ; gain = 278.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 22 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 584.063 ; gain = 360.730
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 584.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 13:52:17 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8820 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 310.086 ; gain = 78.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 349.410 ; gain = 117.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 349.410 ; gain = 117.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 349.410 ; gain = 117.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 349.410 ; gain = 117.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.035 ; gain = 277.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.035 ; gain = 277.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pop_count     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |pop_count_bbox |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     1|
|4     |LUT2           |     1|
|5     |LUT3           |     3|
|6     |LUT4           |    18|
|7     |LUT6           |    33|
|8     |FDRE           |   167|
|9     |FDSE           |     2|
|10    |IBUF           |    47|
|11    |OBUF           |    41|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   320|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.785 ; gain = 278.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 22 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 584.652 ; gain = 360.926
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 584.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 10:05:52 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32292 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.730 ; gain = 78.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.809 ; gain = 118.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.809 ; gain = 118.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.809 ; gain = 118.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.809 ; gain = 118.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.121 ; gain = 277.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.121 ; gain = 277.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |    18|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
|9     |IBUF |    47|
|10    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   314|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.746 ; gain = 279.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 585.301 ; gain = 361.531
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 585.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 10:07:34 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35604 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.852 ; gain = 77.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.180 ; gain = 117.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.180 ; gain = 117.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.180 ; gain = 117.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.180 ; gain = 117.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 508.805 ; gain = 276.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 508.805 ; gain = 276.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |    18|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
|9     |IBUF |    47|
|10    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   314|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 509.555 ; gain = 277.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 584.418 ; gain = 360.527
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 584.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 10:14:39 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38220 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 309.270 ; gain = 78.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 349.348 ; gain = 118.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 349.348 ; gain = 118.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 349.348 ; gain = 118.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 349.348 ; gain = 118.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4504 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.270 ; gain = 78.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.598 ; gain = 118.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.598 ; gain = 118.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.598 ; gain = 118.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.598 ; gain = 118.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.102 ; gain = 278.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 509.102 ; gain = 278.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pop_count     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |pop_count_bbox |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     1|
|4     |LUT2           |     1|
|5     |LUT3           |     3|
|6     |LUT4           |    18|
|7     |LUT6           |    33|
|8     |FDRE           |   167|
|9     |FDSE           |     2|
|10    |IBUF           |    47|
|11    |OBUF           |    41|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   320|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 509.914 ; gain = 278.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 22 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 584.848 ; gain = 361.648
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 584.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 11:35:40 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.348 ; gain = 78.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 349.426 ; gain = 118.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.426 ; gain = 118.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.426 ; gain = 118.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.426 ; gain = 118.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 495.961 ; gain = 264.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 495.961 ; gain = 264.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pop_count     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |pop_count_bbox |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     1|
|4     |LUT2           |     1|
|5     |LUT3           |     3|
|6     |LUT4           |    18|
|7     |LUT6           |    33|
|8     |FDRE           |   167|
|9     |FDSE           |     2|
|10    |IBUF           |    47|
|11    |OBUF           |    41|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   320|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.336 ; gain = 266.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 22 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 582.910 ; gain = 359.391
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 582.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 11:50:47 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11788 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.004 ; gain = 77.723
---------------------------------------------------------------------------------
ERROR: [Synth 8-2321] mismatch on label ; expected pop_count [D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.srcs/sources_1/imports/hdl/pop_count.vhd:8]
INFO: [Synth 8-2810] unit pop_count ignored due to previous errors [D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.srcs/sources_1/imports/hdl/pop_count.vhd:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.332 ; gain = 117.051
---------------------------------------------------------------------------------
synthesize failed
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 12:29:30 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47064 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 310.203 ; gain = 79.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.531 ; gain = 118.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.531 ; gain = 118.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.531 ; gain = 118.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.531 ; gain = 118.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.410 ; gain = 278.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.410 ; gain = 278.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module p_count has unconnected pin A[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pop_count     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |pop_count_bbox |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     1|
|4     |LUT2           |     1|
|5     |LUT3           |     3|
|6     |LUT4           |    18|
|7     |LUT6           |    33|
|8     |FDRE           |   167|
|9     |FDSE           |     2|
|10    |IBUF           |    47|
|11    |OBUF           |    41|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   320|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.160 ; gain = 279.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 22 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 584.773 ; gain = 361.438
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 584.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 12:30:40 2019...

*** Running vivado
    with args -log axi_ip_demo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ip_demo_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_ip_demo_v1_0.tcl -notrace
Command: synth_design -top axi_ip_demo_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29972 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.617 ; gain = 78.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
	Parameter C_axi_ip_demo_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_axi_ip_demo_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pop_count' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.srcs/sources_1/imports/hdl/pop_count.vhd:5' bound to instance 'p_count' of component 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'pop_count' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.srcs/sources_1/imports/hdl/pop_count.vhd:10]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.srcs/sources_1/imports/hdl/pop_count.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pop_count' (1#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.srcs/sources_1/imports/hdl/pop_count.vhd:10]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_axi_ip_demo' declared at 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:5' bound to instance 'axi_ip_demo_v1_0_axi_ip_demo_inst' of component 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:233]
INFO: [Synth 8-226] default block is never used [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_axi_ip_demo' (2#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_axi_ip_demo.vhd:89]
WARNING: [Synth 8-3848] Net popc_in in module/entity axi_ip_demo_v1_0 does not have driver. [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (3#1) [D:/Labs/custom_ip/custom_ip/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:49]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0_axi_ip_demo has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.695 ; gain = 118.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.695 ; gain = 118.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.695 ; gain = 118.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.695 ; gain = 118.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pop_count 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      6 Bit       Adders := 1     
Module axi_ip_demo_v1_0_axi_ip_demo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_awprot[0]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[2]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[1]
WARNING: [Synth 8-3331] design axi_ip_demo_v1_0 has unconnected port axi_ip_demo_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[0]' (FDRE) to 'axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/aw_en_reg) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_ip_demo_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_ip_demo_v1_0_axi_ip_demo_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_ip_demo_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 496.164 ; gain = 264.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 496.164 ; gain = 264.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |    18|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
|9     |IBUF |    47|
|10    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   314|
|2     |  axi_ip_demo_v1_0_axi_ip_demo_inst |axi_ip_demo_v1_0_axi_ip_demo |   225|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.605 ; gain = 266.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 583.180 ; gain = 359.527
INFO: [Common 17-1381] The checkpoint 'D:/Labs/custom_ip/custom_ip/axi_ip_demo_v1_0_project/axi_ip_demo_v1_0_project.runs/synth_1/axi_ip_demo_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 583.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 12:31:37 2019...
