#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26d5760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d58f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x26df610 .functor NOT 1, L_0x2709420, C4<0>, C4<0>, C4<0>;
L_0x2709180 .functor XOR 1, L_0x2709020, L_0x27090e0, C4<0>, C4<0>;
L_0x2709310 .functor XOR 1, L_0x2709180, L_0x2709240, C4<0>, C4<0>;
v0x2705b20_0 .net *"_ivl_10", 0 0, L_0x2709240;  1 drivers
v0x2705c20_0 .net *"_ivl_12", 0 0, L_0x2709310;  1 drivers
v0x2705d00_0 .net *"_ivl_2", 0 0, L_0x27079b0;  1 drivers
v0x2705dc0_0 .net *"_ivl_4", 0 0, L_0x2709020;  1 drivers
v0x2705ea0_0 .net *"_ivl_6", 0 0, L_0x27090e0;  1 drivers
v0x2705fd0_0 .net *"_ivl_8", 0 0, L_0x2709180;  1 drivers
v0x27060b0_0 .net "a", 0 0, v0x2702e40_0;  1 drivers
v0x2706150_0 .net "b", 0 0, v0x2702ee0_0;  1 drivers
v0x27061f0_0 .net "c", 0 0, v0x2702f80_0;  1 drivers
v0x2706290_0 .var "clk", 0 0;
v0x2706330_0 .net "d", 0 0, v0x27030c0_0;  1 drivers
v0x27063d0_0 .net "q_dut", 0 0, L_0x2708db0;  1 drivers
v0x2706470_0 .net "q_ref", 0 0, L_0x26df680;  1 drivers
v0x2706510_0 .var/2u "stats1", 159 0;
v0x27065b0_0 .var/2u "strobe", 0 0;
v0x2706650_0 .net "tb_match", 0 0, L_0x2709420;  1 drivers
v0x2706710_0 .net "tb_mismatch", 0 0, L_0x26df610;  1 drivers
v0x27067d0_0 .net "wavedrom_enable", 0 0, v0x27031b0_0;  1 drivers
v0x2706870_0 .net "wavedrom_title", 511 0, v0x2703250_0;  1 drivers
L_0x27079b0 .concat [ 1 0 0 0], L_0x26df680;
L_0x2709020 .concat [ 1 0 0 0], L_0x26df680;
L_0x27090e0 .concat [ 1 0 0 0], L_0x2708db0;
L_0x2709240 .concat [ 1 0 0 0], L_0x26df680;
L_0x2709420 .cmp/eeq 1, L_0x27079b0, L_0x2709310;
S_0x26d5a80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26d58f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x26c1ea0 .functor OR 1, v0x2702e40_0, v0x2702ee0_0, C4<0>, C4<0>;
L_0x26d61e0 .functor OR 1, v0x2702f80_0, v0x27030c0_0, C4<0>, C4<0>;
L_0x26df680 .functor AND 1, L_0x26c1ea0, L_0x26d61e0, C4<1>, C4<1>;
v0x26df880_0 .net *"_ivl_0", 0 0, L_0x26c1ea0;  1 drivers
v0x26df920_0 .net *"_ivl_2", 0 0, L_0x26d61e0;  1 drivers
v0x26c1ff0_0 .net "a", 0 0, v0x2702e40_0;  alias, 1 drivers
v0x26c2090_0 .net "b", 0 0, v0x2702ee0_0;  alias, 1 drivers
v0x27022c0_0 .net "c", 0 0, v0x2702f80_0;  alias, 1 drivers
v0x27023d0_0 .net "d", 0 0, v0x27030c0_0;  alias, 1 drivers
v0x2702490_0 .net "q", 0 0, L_0x26df680;  alias, 1 drivers
S_0x27025f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26d58f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2702e40_0 .var "a", 0 0;
v0x2702ee0_0 .var "b", 0 0;
v0x2702f80_0 .var "c", 0 0;
v0x2703020_0 .net "clk", 0 0, v0x2706290_0;  1 drivers
v0x27030c0_0 .var "d", 0 0;
v0x27031b0_0 .var "wavedrom_enable", 0 0;
v0x2703250_0 .var "wavedrom_title", 511 0;
E_0x26d0700/0 .event negedge, v0x2703020_0;
E_0x26d0700/1 .event posedge, v0x2703020_0;
E_0x26d0700 .event/or E_0x26d0700/0, E_0x26d0700/1;
E_0x26d0950 .event posedge, v0x2703020_0;
E_0x26ba9f0 .event negedge, v0x2703020_0;
S_0x2702940 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27025f0;
 .timescale -12 -12;
v0x2702b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2702c40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27025f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27033b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26d58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2706ba0 .functor NOT 1, v0x2702e40_0, C4<0>, C4<0>, C4<0>;
L_0x2706c30 .functor NOT 1, v0x2702ee0_0, C4<0>, C4<0>, C4<0>;
L_0x2706cc0 .functor AND 1, L_0x2706ba0, L_0x2706c30, C4<1>, C4<1>;
L_0x2706d30 .functor NOT 1, v0x2702f80_0, C4<0>, C4<0>, C4<0>;
L_0x2706dd0 .functor AND 1, L_0x2706cc0, L_0x2706d30, C4<1>, C4<1>;
L_0x2706ee0 .functor AND 1, L_0x2706dd0, v0x27030c0_0, C4<1>, C4<1>;
L_0x2706fe0 .functor NOT 1, v0x2702e40_0, C4<0>, C4<0>, C4<0>;
L_0x2707050 .functor NOT 1, v0x2702ee0_0, C4<0>, C4<0>, C4<0>;
L_0x2707110 .functor AND 1, L_0x2706fe0, L_0x2707050, C4<1>, C4<1>;
L_0x2707220 .functor AND 1, L_0x2707110, v0x2702f80_0, C4<1>, C4<1>;
L_0x2707340 .functor NOT 1, v0x27030c0_0, C4<0>, C4<0>, C4<0>;
L_0x27073b0 .functor AND 1, L_0x2707220, L_0x2707340, C4<1>, C4<1>;
L_0x27074e0 .functor OR 1, L_0x2706ee0, L_0x27073b0, C4<0>, C4<0>;
L_0x27075f0 .functor NOT 1, v0x2702e40_0, C4<0>, C4<0>, C4<0>;
L_0x2707470 .functor AND 1, L_0x27075f0, v0x2702ee0_0, C4<1>, C4<1>;
L_0x2707730 .functor NOT 1, v0x2702f80_0, C4<0>, C4<0>, C4<0>;
L_0x2707830 .functor AND 1, L_0x2707470, L_0x2707730, C4<1>, C4<1>;
L_0x2707940 .functor NOT 1, v0x27030c0_0, C4<0>, C4<0>, C4<0>;
L_0x2707a50 .functor AND 1, L_0x2707830, L_0x2707940, C4<1>, C4<1>;
L_0x2707b60 .functor OR 1, L_0x27074e0, L_0x2707a50, C4<0>, C4<0>;
L_0x2707d20 .functor NOT 1, v0x2702e40_0, C4<0>, C4<0>, C4<0>;
L_0x2707ea0 .functor AND 1, L_0x2707d20, v0x2702ee0_0, C4<1>, C4<1>;
L_0x2708130 .functor AND 1, L_0x2707ea0, v0x2702f80_0, C4<1>, C4<1>;
L_0x2708300 .functor OR 1, L_0x2707b60, L_0x2708130, C4<0>, C4<0>;
L_0x27084e0 .functor AND 1, v0x2702e40_0, v0x2702ee0_0, C4<1>, C4<1>;
L_0x2708550 .functor NOT 1, v0x2702f80_0, C4<0>, C4<0>, C4<0>;
L_0x27086a0 .functor AND 1, L_0x27084e0, L_0x2708550, C4<1>, C4<1>;
L_0x27087b0 .functor AND 1, L_0x27086a0, v0x27030c0_0, C4<1>, C4<1>;
L_0x2708a70 .functor OR 1, L_0x2708300, L_0x27087b0, C4<0>, C4<0>;
L_0x2708b80 .functor AND 1, v0x2702e40_0, v0x2702ee0_0, C4<1>, C4<1>;
L_0x2708cf0 .functor AND 1, L_0x2708b80, v0x2702f80_0, C4<1>, C4<1>;
L_0x2708db0 .functor OR 1, L_0x2708a70, L_0x2708cf0, C4<0>, C4<0>;
v0x27036a0_0 .net *"_ivl_0", 0 0, L_0x2706ba0;  1 drivers
v0x2703780_0 .net *"_ivl_10", 0 0, L_0x2706ee0;  1 drivers
v0x2703860_0 .net *"_ivl_12", 0 0, L_0x2706fe0;  1 drivers
v0x2703950_0 .net *"_ivl_14", 0 0, L_0x2707050;  1 drivers
v0x2703a30_0 .net *"_ivl_16", 0 0, L_0x2707110;  1 drivers
v0x2703b60_0 .net *"_ivl_18", 0 0, L_0x2707220;  1 drivers
v0x2703c40_0 .net *"_ivl_2", 0 0, L_0x2706c30;  1 drivers
v0x2703d20_0 .net *"_ivl_20", 0 0, L_0x2707340;  1 drivers
v0x2703e00_0 .net *"_ivl_22", 0 0, L_0x27073b0;  1 drivers
v0x2703ee0_0 .net *"_ivl_24", 0 0, L_0x27074e0;  1 drivers
v0x2703fc0_0 .net *"_ivl_26", 0 0, L_0x27075f0;  1 drivers
v0x27040a0_0 .net *"_ivl_28", 0 0, L_0x2707470;  1 drivers
v0x2704180_0 .net *"_ivl_30", 0 0, L_0x2707730;  1 drivers
v0x2704260_0 .net *"_ivl_32", 0 0, L_0x2707830;  1 drivers
v0x2704340_0 .net *"_ivl_34", 0 0, L_0x2707940;  1 drivers
v0x2704420_0 .net *"_ivl_36", 0 0, L_0x2707a50;  1 drivers
v0x2704500_0 .net *"_ivl_38", 0 0, L_0x2707b60;  1 drivers
v0x27045e0_0 .net *"_ivl_4", 0 0, L_0x2706cc0;  1 drivers
v0x27046c0_0 .net *"_ivl_40", 0 0, L_0x2707d20;  1 drivers
v0x27047a0_0 .net *"_ivl_42", 0 0, L_0x2707ea0;  1 drivers
v0x2704880_0 .net *"_ivl_44", 0 0, L_0x2708130;  1 drivers
v0x2704960_0 .net *"_ivl_46", 0 0, L_0x2708300;  1 drivers
v0x2704a40_0 .net *"_ivl_48", 0 0, L_0x27084e0;  1 drivers
v0x2704b20_0 .net *"_ivl_50", 0 0, L_0x2708550;  1 drivers
v0x2704c00_0 .net *"_ivl_52", 0 0, L_0x27086a0;  1 drivers
v0x2704ce0_0 .net *"_ivl_54", 0 0, L_0x27087b0;  1 drivers
v0x2704dc0_0 .net *"_ivl_56", 0 0, L_0x2708a70;  1 drivers
v0x2704ea0_0 .net *"_ivl_58", 0 0, L_0x2708b80;  1 drivers
v0x2704f80_0 .net *"_ivl_6", 0 0, L_0x2706d30;  1 drivers
v0x2705060_0 .net *"_ivl_60", 0 0, L_0x2708cf0;  1 drivers
v0x2705140_0 .net *"_ivl_8", 0 0, L_0x2706dd0;  1 drivers
v0x2705220_0 .net "a", 0 0, v0x2702e40_0;  alias, 1 drivers
v0x27052c0_0 .net "b", 0 0, v0x2702ee0_0;  alias, 1 drivers
v0x27055c0_0 .net "c", 0 0, v0x2702f80_0;  alias, 1 drivers
v0x27056b0_0 .net "d", 0 0, v0x27030c0_0;  alias, 1 drivers
v0x27057a0_0 .net "q", 0 0, L_0x2708db0;  alias, 1 drivers
S_0x2705900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26d58f0;
 .timescale -12 -12;
E_0x26d04a0 .event anyedge, v0x27065b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27065b0_0;
    %nor/r;
    %assign/vec4 v0x27065b0_0, 0;
    %wait E_0x26d04a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27025f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27030c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702ee0_0, 0;
    %assign/vec4 v0x2702e40_0, 0;
    %wait E_0x26ba9f0;
    %wait E_0x26d0950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27030c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702ee0_0, 0;
    %assign/vec4 v0x2702e40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0700;
    %load/vec4 v0x2702e40_0;
    %load/vec4 v0x2702ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2702f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27030c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27030c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702ee0_0, 0;
    %assign/vec4 v0x2702e40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2702c40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d0700;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27030c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702ee0_0, 0;
    %assign/vec4 v0x2702e40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26d58f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2706290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27065b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26d58f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2706290_0;
    %inv;
    %store/vec4 v0x2706290_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26d58f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2703020_0, v0x2706710_0, v0x27060b0_0, v0x2706150_0, v0x27061f0_0, v0x2706330_0, v0x2706470_0, v0x27063d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26d58f0;
T_7 ;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2706510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26d58f0;
T_8 ;
    %wait E_0x26d0700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2706510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2706510_0, 4, 32;
    %load/vec4 v0x2706650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2706510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2706510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2706510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2706470_0;
    %load/vec4 v0x2706470_0;
    %load/vec4 v0x27063d0_0;
    %xor;
    %load/vec4 v0x2706470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2706510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2706510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2706510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter0/response1/top_module.sv";
