Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Mar 23 16:27:50 2025
| Host         : TABLET-OCD01L8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file booth_multiplier_onboard_timing_summary_routed.rpt -pb booth_multiplier_onboard_timing_summary_routed.pb -rpx booth_multiplier_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : booth_multiplier_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.934        0.000                      0                  189        0.113        0.000                      0                  189        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.934        0.000                      0                  189        0.113        0.000                      0                  189        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 booth_mult/ctrl_unit/add_sub_cin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.269ns (26.492%)  route 3.521ns (73.508%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  booth_mult/ctrl_unit/add_sub_cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.478     5.728 r  booth_mult/ctrl_unit/add_sub_cin_reg/Q
                         net (fo=12, routed)          0.821     6.548    booth_mult/reg_8/adder_subtractor_cin
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.295     6.843 r  booth_mult/reg_8/bit_array[10]_i_2/O
                         net (fo=3, routed)           0.450     7.294    booth_mult/reg_8/add_sub_cin_reg
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.418 f  booth_mult/reg_8/bit_array[12]_i_3/O
                         net (fo=3, routed)           0.443     7.861    booth_mult/reg_8/bit_array_reg[10]
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  booth_mult/reg_8/bit_array[14]_i_4/O
                         net (fo=2, routed)           0.448     8.433    booth_mult/reg_8/bit_array_reg[12]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.557 f  booth_mult/reg_8/bit_array[15]_i_2/O
                         net (fo=3, routed)           0.415     8.972    booth_mult/shift_reg/bit_array_reg[15]_2
    SLICE_X9Y99          LUT4 (Prop_lut4_I1_O)        0.124     9.096 r  booth_mult/shift_reg/bit_array[15]_i_1/O
                         net (fo=1, routed)           0.944    10.040    booth_mult/shift_reg/bit_array[15]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509    14.931    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y102         FDRE (Setup_fdre_C_D)       -0.102    14.974    booth_mult/shift_reg/bit_array_reg[15]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.121%)  route 3.287ns (79.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.365    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526    14.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[1]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429    14.759    start_button/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.121%)  route 3.287ns (79.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.365    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526    14.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[2]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429    14.759    start_button/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.121%)  route 3.287ns (79.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.365    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526    14.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[3]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429    14.759    start_button/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.121%)  route 3.287ns (79.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.365    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526    14.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[4]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429    14.759    start_button/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.828ns (20.835%)  route 3.146ns (79.165%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          0.919     9.224    start_button/count[31]_i_1_n_0
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[5]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429    14.785    start_button/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.828ns (20.835%)  route 3.146ns (79.165%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          0.919     9.224    start_button/count[31]_i_1_n_0
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429    14.785    start_button/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.828ns (20.835%)  route 3.146ns (79.165%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          0.919     9.224    start_button/count[31]_i_1_n_0
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[7]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429    14.785    start_button/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.828ns (20.835%)  route 3.146ns (79.165%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          0.919     9.224    start_button/count[31]_i_1_n_0
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[8]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429    14.785    start_button/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 start_button/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.828ns (21.136%)  route 3.089ns (78.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.647     5.250    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  start_button/count_reg[6]/Q
                         net (fo=3, routed)           0.962     6.667    start_button/count_reg_n_0_[6]
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.791 f  start_button/count[31]_i_7/O
                         net (fo=1, routed)           0.446     7.238    start_button/count[31]_i_7_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.362 f  start_button/count[31]_i_4/O
                         net (fo=1, routed)           0.820     8.181    start_button/count[31]_i_4_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     8.305 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          0.862     9.167    start_button/count[31]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  start_button/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  start_button/count_reg[10]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X11Y94         FDRE (Setup_fdre_C_R)       -0.429    14.760    start_button/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 booth_mult/reg_8/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.254ns (49.713%)  route 0.257ns (50.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.570     1.489    booth_mult/reg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  booth_mult/reg_8/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  booth_mult/reg_8/data_reg[4]/Q
                         net (fo=3, routed)           0.137     1.791    booth_mult/reg_8/Q[4]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  booth_mult/reg_8/bit_array[14]_i_4/O
                         net (fo=2, routed)           0.120     1.955    booth_mult/ctrl_unit/bit_array_reg[14]_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045     2.000 r  booth_mult/ctrl_unit/bit_array[14]_i_2/O
                         net (fo=1, routed)           0.000     2.000    booth_mult/shift_reg/D[12]
    SLICE_X8Y97          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[14]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121     1.887    booth_mult/shift_reg/bit_array_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 booth_mult/reg_8/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.342%)  route 0.332ns (56.658%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.570     1.489    booth_mult/reg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  booth_mult/reg_8/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  booth_mult/reg_8/data_reg[4]/Q
                         net (fo=3, routed)           0.135     1.789    booth_mult/reg_8/Q[4]
    SLICE_X8Y98          LUT4 (Prop_lut4_I1_O)        0.045     1.834 r  booth_mult/reg_8/bit_array[13]_i_3/O
                         net (fo=1, routed)           0.197     2.030    booth_mult/ctrl_unit/bit_array_reg[13]_1
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045     2.075 r  booth_mult/ctrl_unit/bit_array[13]_i_1/O
                         net (fo=1, routed)           0.000     2.075    booth_mult/shift_reg/D[11]
    SLICE_X8Y97          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[13]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.120     1.886    booth_mult/shift_reg/bit_array_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/counter_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/counter_8/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.866%)  route 0.118ns (36.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  booth_mult/ctrl_unit/counter_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  booth_mult/ctrl_unit/counter_enable_reg/Q
                         net (fo=4, routed)           0.118     1.778    booth_mult/ctrl_unit/counter_enable
    SLICE_X14Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  booth_mult/ctrl_unit/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    booth_mult/counter_8/count_reg[0]_0[0]
    SLICE_X14Y99         FDRE                                         r  booth_mult/counter_8/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/counter_8/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  booth_mult/counter_8/count_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.121     1.632    booth_mult/counter_8/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/counter_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/counter_8/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.478%)  route 0.120ns (36.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  booth_mult/ctrl_unit/counter_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  booth_mult/ctrl_unit/counter_enable_reg/Q
                         net (fo=4, routed)           0.120     1.780    booth_mult/counter_8/counter_enable
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  booth_mult/counter_8/Q_i_1/O
                         net (fo=1, routed)           0.000     1.825    booth_mult/counter_8/Q_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  booth_mult/counter_8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/counter_8/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  booth_mult/counter_8/Q_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.120     1.631    booth_mult/counter_8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/shiftregister_load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.164     1.801    booth_mult/ctrl_unit/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X12Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.846 r  booth_mult/ctrl_unit/shiftregister_load_i_1/O
                         net (fo=1, routed)           0.000     1.846    booth_mult/ctrl_unit/shiftregister_load_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  booth_mult/ctrl_unit/shiftregister_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  booth_mult/ctrl_unit/shiftregister_load_reg/C
                         clock pessimism             -0.503     1.508    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.120     1.628    booth_mult/ctrl_unit/shiftregister_load_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 booth_mult/counter_8/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.685%)  route 0.153ns (42.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/counter_8/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  booth_mult/counter_8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  booth_mult/counter_8/Q_reg/Q
                         net (fo=3, routed)           0.153     1.813    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]_0
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  booth_mult/ctrl_unit/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    booth_mult/ctrl_unit/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.121     1.632    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ssd/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_mod8/count_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.484    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  ssd/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.148     1.632 r  ssd/counter_mod8/count_reg[1]/Q
                         net (fo=92, routed)          0.102     1.735    ssd/counter_mod8/count_reg[1]_0
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.098     1.833 r  ssd/counter_mod8/count[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.833    ssd/counter_mod8/count[1]_rep_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.835     2.000    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep/C
                         clock pessimism             -0.515     1.484    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     1.605    ssd/counter_mod8/count_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ssd/counter_mod8/count_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_mod8/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.719%)  route 0.153ns (42.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.567     1.486    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  ssd/counter_mod8/count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ssd/counter_mod8/count_reg[0]_rep/Q
                         net (fo=119, routed)         0.153     1.804    ssd/counter_mod8/count_reg[0]_rep_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.849 r  ssd/counter_mod8/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    ssd/counter_mod8/count[2]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  ssd/counter_mod8/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     2.001    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.120     1.620    ssd/counter_mod8/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 booth_mult/shift_reg/serial_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.213ns (56.552%)  route 0.164ns (43.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  booth_mult/shift_reg/serial_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  booth_mult/shift_reg/serial_output_reg/Q
                         net (fo=4, routed)           0.164     1.823    booth_mult/shift_reg/serial_output
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.049     1.872 r  booth_mult/shift_reg/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.872    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[6]_0[3]
    SLICE_X9Y97          FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.847     2.012    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X9Y97          FDRE (Hold_fdre_C_D)         0.107     1.639    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 booth_mult/shift_reg/bit_array_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.603     1.522    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  booth_mult/shift_reg/bit_array_reg[2]/Q
                         net (fo=7, routed)           0.145     1.809    booth_mult/ctrl_unit/bit_array_reg[13][2]
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  booth_mult/ctrl_unit/bit_array[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    booth_mult/shift_reg/D[2]
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.092     1.614    booth_mult/shift_reg/bit_array_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y97    LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y99    booth_mult/counter_8/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y99    booth_mult/counter_8/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y99    booth_mult/counter_8/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y99    booth_mult/counter_8/count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y97    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y97    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y98    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y98    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    booth_mult/counter_8/count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        96.688ns  (logic 41.106ns (42.514%)  route 55.582ns (57.486%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=3 LUT5=19 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.811    93.606    ssd/cathodes_input_mgr/digit_out0__317_carry__0_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    93.730 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.688    94.418    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.150    94.568 r  ssd/cathodes_input_mgr/CATHODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.669    98.237    CATHODES_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779   102.016 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000   102.016    CATHODES[0]
    T10                                                               r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        96.323ns  (logic 41.096ns (42.664%)  route 55.228ns (57.336%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=3 LUT5=19 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.811    93.606    ssd/cathodes_input_mgr/digit_out0__317_carry__0_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    93.730 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.686    94.416    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.150    94.566 r  ssd/cathodes_input_mgr/CATHODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.316    97.882    CATHODES_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769   101.651 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000   101.651    CATHODES[5]
    T11                                                               r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        96.321ns  (logic 40.856ns (42.417%)  route 55.464ns (57.583%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=3 LUT5=19 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.811    93.606    ssd/cathodes_input_mgr/digit_out0__317_carry__0_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    93.730 f  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.688    94.418    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.124    94.542 r  ssd/cathodes_input_mgr/CATHODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.551    98.093    CATHODES_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   101.648 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000   101.648    CATHODES[1]
    R10                                                               r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        95.437ns  (logic 40.834ns (42.787%)  route 54.603ns (57.213%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=4 LUT5=18 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.473    93.268    ssd/counter_mod8/CATHODES_OBUF[6]_inst_i_1
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124    93.392 r  ssd/counter_mod8/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.845    94.237    ssd/cathodes_input_mgr/CATHODES[2]
    SLICE_X3Y105         LUT4 (Prop_lut4_I2_O)        0.124    94.361 r  ssd/cathodes_input_mgr/CATHODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.871    97.231    CATHODES_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534   100.765 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000   100.765    CATHODES[4]
    P15                                                               r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        95.371ns  (logic 40.838ns (42.820%)  route 54.533ns (57.180%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=3 LUT5=19 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.811    93.606    ssd/cathodes_input_mgr/digit_out0__317_carry__0_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    93.730 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.059    94.789    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I1_O)        0.124    94.913 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.249    97.162    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537   100.699 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000   100.699    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.676ns  (logic 40.851ns (43.148%)  route 53.825ns (56.852%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=3 LUT5=19 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.811    93.606    ssd/cathodes_input_mgr/digit_out0__317_carry__0_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    93.730 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.686    94.416    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.124    94.540 r  ssd/cathodes_input_mgr/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.914    96.454    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   100.004 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000   100.004    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.611ns  (logic 41.027ns (43.364%)  route 53.584ns (56.636%))
  Logic Levels:           173  (CARRY4=141 LUT1=2 LUT3=3 LUT4=4 LUT5=18 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.725     5.328    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.534     6.317    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.661     7.102    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X6Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.697 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.815    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.932 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.049 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.796     9.844    ssd/counter_mod8/digit_out1_carry__1[0]
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000     9.968    ssd/cathodes_input_mgr/S[0]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.500 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.500    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.614    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.728 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.947    11.675    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y113        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.283 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.209    12.491    ssd/cathodes_input_mgr/count_reg[0]_rep_0[0]
    SLICE_X15Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.257 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.658    14.916    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.040 r  ssd/counter_mod8/digit_out5__4_i_4/O
                         net (fo=1, routed)           0.000    15.040    ssd/cathodes_input_mgr/digit_out5__9_i_3_0[0]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.590 r  ssd/cathodes_input_mgr/digit_out5__4/CO[3]
                         net (fo=1, routed)           0.000    15.590    ssd/cathodes_input_mgr/digit_out5__4_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    15.704    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    15.818    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    15.932    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.855    17.900    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.024    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.574 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    18.574    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    18.688    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.802 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.000    18.802    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.916 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    18.916    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.030    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.301 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.533    20.835    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.373    21.208 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    21.208    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.741 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    21.741    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    21.858    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    21.975    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    22.092    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    22.209    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.366 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.549    23.915    ssd/cathodes_input_mgr/count_reg[0]_rep_2[12]
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.332    24.247 r  ssd/cathodes_input_mgr/digit_out5__21_i_4/O
                         net (fo=1, routed)           0.000    24.247    ssd/cathodes_input_mgr/digit_out5__21_i_4_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.780 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    24.780    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.897 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    24.897    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.014 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.014    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.131 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.131    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.248 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    25.248    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.477 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.973    27.449    ssd/cathodes_input_mgr/count_reg[0]_rep_2[11]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.310    27.759 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    27.759    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.292    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.409 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.409    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.526 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    28.526    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.643 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    28.643    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    28.760    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.766    30.643    ssd/cathodes_input_mgr/count_reg[0]_rep_2[10]
    SLICE_X15Y100        LUT5 (Prop_lut5_I0_O)        0.124    30.767 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    30.767    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.317 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    31.317    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    31.431    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    31.545    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.659 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    31.659    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.773 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    31.773    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.887 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.000    31.887    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.158 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.772    33.931    ssd/cathodes_input_mgr/count_reg[0]_rep_2[9]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.373    34.304 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.304    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.854 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.001    34.854    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.968 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    34.968    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.082    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.196 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.196    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.310 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.310    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.424 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.000    35.424    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.581 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.831    37.412    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.329    37.741 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    37.741    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.117 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.117    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.234 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.234    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.351 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    38.351    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.468 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    38.468    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.585 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    38.585    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.702 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.000    38.702    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.931 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.024    40.955    ssd/cathodes_input_mgr/count_reg[0]_rep_2[7]
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.310    41.265 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.265    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.815 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    41.815    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.929 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    41.929    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.043 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.043    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.157 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.157    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.271 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.271    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.385 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.000    42.385    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.499 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          1.794    44.293    ssd/cathodes_input_mgr/count_reg[0]_rep_2[6]
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.124    44.417 r  ssd/cathodes_input_mgr/digit_out5__61_i_4/O
                         net (fo=1, routed)           0.000    44.417    ssd/cathodes_input_mgr/digit_out5__61_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.967 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    44.967    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    45.081    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    45.195    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    45.309    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    45.423    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.537 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    45.537    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.651 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    45.651    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.922 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.904    47.826    ssd/cathodes_input_mgr/count_reg[0]_rep_2[5]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.373    48.199 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    48.199    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.749 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    48.749    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.863 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    48.863    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.977 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    48.977    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.091 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    49.091    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.205 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    49.205    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.319 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    49.319    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.433 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    49.433    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.590 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          1.603    51.193    ssd/cathodes_input_mgr/count_reg[0]_rep_2[4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.329    51.522 r  ssd/cathodes_input_mgr/digit_out5__77_i_4/O
                         net (fo=1, routed)           0.000    51.522    ssd/cathodes_input_mgr/digit_out5__77_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.055 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    52.055    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.172 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    52.172    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.289 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    52.289    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.406 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    52.406    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.523 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    52.523    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.640 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    52.640    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.757 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    52.757    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.986 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.779    54.764    ssd/cathodes_input_mgr/count_reg[0]_rep_2[3]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.310    55.074 r  ssd/cathodes_input_mgr/digit_out5__85_i_4/O
                         net (fo=1, routed)           0.000    55.074    ssd/cathodes_input_mgr/digit_out5__85_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.607 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    55.607    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    55.724    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    55.841    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    55.958    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.075 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    56.075    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.192 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    56.192    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.309 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    56.309    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.426 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=59, routed)          3.390    59.816    ssd/counter_mod8/digit_out5__7_0[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124    59.940 r  ssd/counter_mod8/digit_out5__93_i_2/O
                         net (fo=1, routed)           0.000    59.940    ssd/cathodes_input_mgr/digit_out5__102_i_3_0[1]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.316 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.316    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.433 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    60.433    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.550 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    60.550    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.667 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    60.667    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.784 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    60.784    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.901 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    60.901    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.018 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.018    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.135 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.135    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.389 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          2.273    63.662    ssd/cathodes_input_mgr/count_reg[0]_rep_2[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.367    64.029 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    64.029    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.579 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.001    64.580    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.694 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.694    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.808 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.808    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.922 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.922    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.036 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    65.036    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.150 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.150    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.264 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.264    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.378    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.649 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          2.053    67.702    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.373    68.076 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           1.017    69.092    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.748 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.001    69.749    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.863    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.977    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    70.091    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    70.205    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    70.319    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    70.433    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=39, routed)          1.328    71.875    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.146    72.021 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.723    72.744    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    73.543 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.543    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.660 r  ssd/cathodes_input_mgr/digit_out40_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.660    ssd/cathodes_input_mgr/digit_out40_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.777 r  ssd/cathodes_input_mgr/digit_out40_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.777    ssd/cathodes_input_mgr/digit_out40_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.894 r  ssd/cathodes_input_mgr/digit_out40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.894    ssd/cathodes_input_mgr/digit_out40_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.148 r  ssd/cathodes_input_mgr/digit_out0_carry_i_6/CO[0]
                         net (fo=98, routed)          3.525    77.672    ssd/cathodes_input_mgr/digit_out40_carry__2_0[0]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.367    78.039 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_4/O
                         net (fo=26, routed)          1.291    79.330    ssd/cathodes_input_mgr/digit_out1[2]
    SLICE_X6Y110         LUT3 (Prop_lut3_I2_O)        0.153    79.483 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_1/O
                         net (fo=4, routed)           0.735    80.218    ssd/cathodes_input_mgr/digit_out0_carry__0_i_1_n_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.331    80.549 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    80.549    ssd/cathodes_input_mgr/digit_out0_carry__0_i_5_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.950 r  ssd/cathodes_input_mgr/digit_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.950    ssd/cathodes_input_mgr/digit_out0_carry__0_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.064 r  ssd/cathodes_input_mgr/digit_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    81.064    ssd/cathodes_input_mgr/digit_out0_carry__1_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.178 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    81.178    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.292 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    81.292    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.406 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    81.406    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.645 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=3, routed)           0.962    82.606    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X3Y114         LUT3 (Prop_lut3_I2_O)        0.330    82.936 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=2, routed)           0.836    83.772    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X5Y115         LUT4 (Prop_lut4_I3_O)        0.326    84.098 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_4/O
                         net (fo=1, routed)           0.000    84.098    ssd/cathodes_input_mgr/digit_out0__231_carry_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    84.346 r  ssd/cathodes_input_mgr/digit_out0__231_carry/O[3]
                         net (fo=3, routed)           0.813    85.160    ssd/cathodes_input_mgr/digit_out0__231_carry_n_4
    SLICE_X4Y114         LUT3 (Prop_lut3_I1_O)        0.306    85.466 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10/O
                         net (fo=2, routed)           0.958    86.424    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_10_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.153    86.577 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2/O
                         net (fo=2, routed)           0.802    87.378    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_2_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.327    87.705 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6/O
                         net (fo=1, routed)           0.000    87.705    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_6_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.103 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    88.103    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    88.325 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[0]
                         net (fo=2, routed)           0.836    89.162    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_7
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    89.885 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[1]
                         net (fo=1, routed)           0.857    90.742    ssd/cathodes_input_mgr/digit_out0__311_carry_n_6
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.303    91.045 r  ssd/cathodes_input_mgr/digit_out0__317_carry_i_2/O
                         net (fo=1, routed)           0.000    91.045    ssd/cathodes_input_mgr/digit_out0__317_carry_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.446 r  ssd/cathodes_input_mgr/digit_out0__317_carry/CO[3]
                         net (fo=1, routed)           0.000    91.446    ssd/cathodes_input_mgr/digit_out0__317_carry_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.668 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.828    92.496    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.299    92.795 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.473    93.268    ssd/counter_mod8/CATHODES_OBUF[6]_inst_i_1
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124    93.392 r  ssd/counter_mod8/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.845    94.237    ssd/cathodes_input_mgr/CATHODES[2]
    SLICE_X3Y105         LUT4 (Prop_lut4_I2_O)        0.154    94.391 r  ssd/cathodes_input_mgr/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.853    96.243    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.696    99.939 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    99.939    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.929ns  (logic 4.216ns (38.581%)  route 6.712ns (61.419%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.625     5.227    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     5.745 f  ssd/counter_mod8/count_reg[1]_rep__0/Q
                         net (fo=87, routed)          3.104     8.849    ssd/counter_mod8/count_reg[1]_rep__0_0
    SLICE_X10Y99         LUT3 (Prop_lut3_I1_O)        0.124     8.973 r  ssd/counter_mod8/ANODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.609    12.582    ANODES_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    16.156 r  ANODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.156    ANODES[2]
    T9                                                                r  ANODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 4.428ns (44.602%)  route 5.500ns (55.398%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.625     5.227    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  ssd/counter_mod8/count_reg[1]_rep__0/Q
                         net (fo=87, routed)          3.104     8.849    ssd/counter_mod8/count_reg[1]_rep__0_0
    SLICE_X10Y99         LUT3 (Prop_lut3_I2_O)        0.153     9.002 r  ssd/counter_mod8/ANODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.396    11.398    ANODES_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.757    15.155 r  ANODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.155    ANODES[4]
    P14                                                               r  ANODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.539ns (50.593%)  route 4.432ns (49.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.228    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  ssd/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.478     5.706 r  ssd/counter_mod8/count_reg[1]/Q
                         net (fo=92, routed)          2.305     8.011    ssd/counter_mod8/count_reg[1]_0
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.321     8.332 r  ssd/counter_mod8/ANODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.128    10.460    ANODES_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    14.199 r  ANODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.199    ANODES[1]
    J18                                                               r  ANODES[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.385ns (65.287%)  route 0.737ns (34.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.737     2.396    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.617 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.617    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.462ns (67.801%)  route 0.694ns (32.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.485    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=10, routed)          0.162     1.812    ssd/counter_mod8/counter_output[2]
    SLICE_X10Y111        LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  ssd/counter_mod8/ANODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.389    ANODES_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.641 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.641    ANODES[3]
    J14                                                               r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.445ns (64.224%)  route 0.805ns (35.776%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.484    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  ssd/counter_mod8/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  ssd/counter_mod8/count_reg[0]/Q
                         net (fo=6, routed)           0.292     1.940    ssd/counter_mod8/counter_output[0]
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.045     1.985 r  ssd/counter_mod8/ANODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.499    ANODES_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.735 r  ANODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.735    ANODES[0]
    J17                                                               r  ANODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.512ns (62.275%)  route 0.916ns (37.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.567     1.486    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  ssd/counter_mod8/count_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     1.650 f  ssd/counter_mod8/count_reg[0]_rep__0/Q
                         net (fo=119, routed)         0.356     2.006    ssd/counter_mod8/count_reg[0]_rep__0_0
    SLICE_X10Y108        LUT3 (Prop_lut3_I1_O)        0.046     2.052 r  ssd/counter_mod8/ANODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.613    ANODES_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     3.915 r  ANODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.915    ANODES[1]
    J18                                                               r  ANODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.530ns (54.304%)  route 1.288ns (45.696%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.485    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 f  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=10, routed)          0.162     1.812    ssd/counter_mod8/counter_output[2]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.048     1.860 r  ssd/counter_mod8/ANODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.126     2.985    ANODES_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.318     4.304 r  ANODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.304    ANODES[5]
    T14                                                               r  ANODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.541ns (54.375%)  route 1.293ns (45.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  booth_mult/shift_reg/bit_array_reg[15]_rep/Q
                         net (fo=74, routed)          0.584     2.221    booth_mult/shift_reg/bit_array_reg[15]_rep_0
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.045     2.266 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.219     2.485    ssd/cathodes_input_mgr/CATHODES_OBUF[2]_inst_i_1_1
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045     2.530 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.082     2.612    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.051     2.663 r  ssd/cathodes_input_mgr/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.408     3.071    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.259     4.330 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.330    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.527ns (53.264%)  route 1.340ns (46.736%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.485    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 f  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=10, routed)          0.651     2.300    ssd/counter_mod8/counter_output[2]
    SLICE_X10Y99         LUT3 (Prop_lut3_I1_O)        0.044     2.344 r  ssd/counter_mod8/ANODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.689     3.033    ANODES_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.319     4.352 r  ANODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.352    ANODES[4]
    P14                                                               r  ANODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.469ns (51.328%)  route 1.393ns (48.672%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  booth_mult/shift_reg/bit_array_reg[15]_rep/Q
                         net (fo=74, routed)          0.601     2.237    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_1_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.045     2.282 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.222     2.504    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I3_O)        0.045     2.549 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.570     3.119    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.358 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.358    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.905ns  (logic 1.637ns (56.351%)  route 1.268ns (43.649%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=13, routed)          0.194     1.858    booth_mult/shift_reg/Q[0]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.043     1.901 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.109     2.010    booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.112     2.122 f  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.365     2.487    ssd/counter_mod8/CATHODES_OBUF[6]_inst_i_1_2
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.045     2.532 r  ssd/counter_mod8/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.173     2.705    ssd/cathodes_input_mgr/CATHODES[2]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.045     2.750 r  ssd/cathodes_input_mgr/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.428     3.177    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.428 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.428    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.510ns (46.645%)  route 1.728ns (53.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.576     1.495    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  booth_mult/shift_reg/bit_array_reg[15]_rep/Q
                         net (fo=74, routed)          0.584     2.221    booth_mult/shift_reg/bit_array_reg[15]_rep_0
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.045     2.266 f  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.219     2.485    ssd/cathodes_input_mgr/CATHODES_OBUF[2]_inst_i_1_1
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045     2.530 f  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.082     2.612    ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.045     2.657 r  ssd/cathodes_input_mgr/CATHODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.842     3.499    CATHODES_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.733 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.733    CATHODES[4]
    P15                                                               r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            booth_mult/reg_8/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 0.967ns (17.505%)  route 4.557ns (82.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  Y_IBUF[1]_inst/O
                         net (fo=1, routed)           4.557     5.524    booth_mult/reg_8/data_reg[7]_0[1]
    SLICE_X9Y98          FDRE                                         r  booth_mult/reg_8/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.525     4.948    booth_mult/reg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  booth_mult/reg_8/data_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.610ns (30.928%)  route 3.595ns (69.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.735     4.221    start_button/BTNU_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.345 r  start_button/count[31]_i_2/O
                         net (fo=31, routed)          0.860     5.205    start_button/count[31]_i_2_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.610ns (30.928%)  route 3.595ns (69.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.735     4.221    start_button/BTNU_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.345 r  start_button/count[31]_i_2/O
                         net (fo=31, routed)          0.860     5.205    start_button/count[31]_i_2_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.610ns (30.928%)  route 3.595ns (69.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.735     4.221    start_button/BTNU_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.345 r  start_button/count[31]_i_2/O
                         net (fo=31, routed)          0.860     5.205    start_button/count[31]_i_2_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.610ns (30.928%)  route 3.595ns (69.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.735     4.221    start_button/BTNU_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.345 r  start_button/count[31]_i_2/O
                         net (fo=31, routed)          0.860     5.205    start_button/count[31]_i_2_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.610ns (31.565%)  route 3.490ns (68.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.431     3.916    start_button/BTNU_IBUF
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     4.040 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     5.100    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.610ns (31.565%)  route 3.490ns (68.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.431     3.916    start_button/BTNU_IBUF
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     4.040 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     5.100    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.610ns (31.565%)  route 3.490ns (68.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.431     3.916    start_button/BTNU_IBUF
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     4.040 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     5.100    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.610ns (31.565%)  route 3.490ns (68.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.431     3.916    start_button/BTNU_IBUF
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     4.040 r  start_button/count[31]_i_1/O
                         net (fo=31, routed)          1.060     5.100    start_button/count[31]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.526     4.949    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  start_button/count_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.610ns (31.782%)  route 3.455ns (68.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=72, routed)          2.735     4.221    start_button/BTNU_IBUF
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.345 r  start_button/count[31]_i_2/O
                         net (fo=31, routed)          0.720     5.065    start_button/count[31]_i_2_n_0
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527     4.950    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  start_button/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.292ns (40.194%)  route 0.435ns (59.806%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  X_IBUF[1]_inst/O
                         net (fo=1, routed)           0.435     0.683    booth_mult/ctrl_unit/X_IBUF[1]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.045     0.728 r  booth_mult/ctrl_unit/bit_array[1]_i_1/O
                         net (fo=1, routed)           0.000     0.728    booth_mult/shift_reg/D[1]
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/reg_8/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.254ns (32.551%)  route 0.525ns (67.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.525     0.779    booth_mult/reg_8/BTNU_IBUF
    SLICE_X5Y97          FDRE                                         r  booth_mult/reg_8/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.875     2.040    booth_mult/reg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  booth_mult/reg_8/data_reg[7]/C

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.320ns (40.915%)  route 0.463ns (59.085%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  X_IBUF[7]_inst/O
                         net (fo=1, routed)           0.463     0.738    booth_mult/ctrl_unit/X_IBUF[7]
    SLICE_X7Y96          LUT5 (Prop_lut5_I0_O)        0.045     0.783 r  booth_mult/ctrl_unit/bit_array[7]_i_1/O
                         net (fo=1, routed)           0.000     0.783    booth_mult/shift_reg/D[7]
    SLICE_X7Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/reg_8/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.254ns (32.370%)  route 0.530ns (67.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.530     0.783    booth_mult/reg_8/BTNU_IBUF
    SLICE_X4Y97          FDRE                                         r  booth_mult/reg_8/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.875     2.040    booth_mult/reg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  booth_mult/reg_8/data_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/reg_8/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.254ns (32.370%)  route 0.530ns (67.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.530     0.783    booth_mult/reg_8/BTNU_IBUF
    SLICE_X4Y97          FDRE                                         r  booth_mult/reg_8/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.875     2.040    booth_mult/reg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  booth_mult/reg_8/data_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.159%)  route 0.560ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.560     0.814    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.159%)  route 0.560ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.560     0.814    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.159%)  route 0.560ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.560     0.814    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.254ns (30.942%)  route 0.566ns (69.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.566     0.820    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X6Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.254ns (30.942%)  route 0.566ns (69.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=72, routed)          0.566     0.820    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X6Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.874     2.039    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[5]/C





