Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio.qsys --block-symbol-file --output-directory=/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading nios2mypio/nios2mypio.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mypio_0 [mypio 1.0]
Progress: Parameterizing module mypio_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2mypio.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2mypio.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: nios2mypio.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2mypio.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2mypio.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio.qsys --synthesis=VERILOG --output-directory=/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading nios2mypio/nios2mypio.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mypio_0 [mypio 1.0]
Progress: Parameterizing module mypio_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2mypio.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2mypio.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: nios2mypio.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2mypio.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2mypio.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios2mypio: Generating nios2mypio "nios2mypio" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'nios2mypio_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2mypio_jtag_uart_0 --dir=/tmp/alt9792_1710133474075586960.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/gomadoufu/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9792_1710133474075586960.dir/0002_jtag_uart_0_gen//nios2mypio_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2mypio_jtag_uart_0'
Info: jtag_uart_0: "nios2mypio" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mypio_0: "nios2mypio" instantiated mypio "mypio_0"
Info: nios2_gen2_0: "nios2mypio" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios2mypio_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2mypio_onchip_memory2_0 --dir=/tmp/alt9792_1710133474075586960.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/gomadoufu/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9792_1710133474075586960.dir/0004_onchip_memory2_0_gen//nios2mypio_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios2mypio_onchip_memory2_0'
Info: onchip_memory2_0: "nios2mypio" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'nios2mypio_pio_0'
Info: pio_0:   Generation command is [exec /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2mypio_pio_0 --dir=/tmp/alt9792_1710133474075586960.dir/0005_pio_0_gen/ --quartus_dir=/home/gomadoufu/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9792_1710133474075586960.dir/0005_pio_0_gen//nios2mypio_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios2mypio_pio_0'
Info: pio_0: "nios2mypio" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'nios2mypio_pio_1'
Info: pio_1:   Generation command is [exec /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2mypio_pio_1 --dir=/tmp/alt9792_1710133474075586960.dir/0006_pio_1_gen/ --quartus_dir=/home/gomadoufu/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9792_1710133474075586960.dir/0006_pio_1_gen//nios2mypio_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'nios2mypio_pio_1'
Info: pio_1: "nios2mypio" instantiated altera_avalon_pio "pio_1"
Info: sysid_qsys_0: "nios2mypio" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2mypio" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2mypio" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2mypio" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2mypio_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64//perl/bin/perl -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64//perl/lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/gomadoufu/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios2mypio_nios2_gen2_0_cpu --dir=/tmp/alt9792_1710133474075586960.dir/0010_cpu_gen/ --quartus_bindir=/home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/ --verilog --config=/tmp/alt9792_1710133474075586960.dir/0010_cpu_gen//nios2mypio_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.03.10 10:32:45 (*) Starting Nios II generation
Info: cpu: # 2024.03.10 10:32:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.10 10:32:46 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.10 10:32:46 (*)     Testbench
Info: cpu: # 2024.03.10 10:32:46 (*)     Instruction decoding
Info: cpu: # 2024.03.10 10:32:46 (*)       Instruction fields
Info: cpu: # 2024.03.10 10:32:46 (*)       Instruction decodes
Info: cpu: # 2024.03.10 10:32:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.03.10 10:32:47 (*)       Instruction controls
Info: cpu: # 2024.03.10 10:32:47 (*)     Pipeline frontend
Info: cpu: # 2024.03.10 10:32:47 (*)     Pipeline backend
Info: cpu: # 2024.03.10 10:32:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.10 10:32:49 (*)   Creating plain-text RTL
Info: cpu: # 2024.03.10 10:32:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2mypio_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: mypio_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mypio_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mypio_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mypio_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios2mypio: Done "nios2mypio" with 37 modules, 66 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
