<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F1xx_HAL_Driver: Inc/stm32f1xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F1xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F1xx_HAL_RCC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F1xx_HAL_RCC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal__def_8h.html">stm32f1xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">   68</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">   71</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>;     </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">   74</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">PLLMUL</a>;        </div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;} <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;   </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">   81</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">   83</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">   86</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">   89</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">   92</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">   95</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>;        </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;} <a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga09fff12a4e92f4da5980321b7f99b632">  112</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI_DIV2      0x00000000U     </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  113</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC            </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            0x00000000U</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             0x00000001U</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             0x00000002U</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             0x00000004U</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             0x00000008U</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  134</a></span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      0x00000000U                                </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  135</a></span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON                               </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  136</a></span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  144</a></span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                      0x00000000U                                    </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  145</a></span>&#160;<span class="preprocessor">#define RCC_LSE_ON                       RCC_BDCR_LSEON                                 </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  146</a></span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  155</a></span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                      0x00000000U                      </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  156</a></span>&#160;<span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       0x10U         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  167</a></span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                      0x00000000U              </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  168</a></span>&#160;<span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  177</a></span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                      0x00000000U  </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  178</a></span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                       0x00000001U  </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  179</a></span>&#160;<span class="preprocessor">#define RCC_PLL_ON                        0x00000002U  </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  188</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             0x00000001U </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  189</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               0x00000002U </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  190</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              0x00000004U </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  191</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              0x00000008U </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  200</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  201</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  202</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  211</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  212</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  213</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  222</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  223</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  224</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  225</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  226</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  227</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  228</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  229</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  230</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  239</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  240</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  241</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  242</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  243</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">  252</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U                 </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  253</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  254</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga7e022374ec3ceffa94e5bb6310c35c83">  255</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV128      RCC_BDCR_RTCSEL_HSE                    </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define RCC_MCO1                         0x00000000U</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  265</a></span>&#160;<span class="preprocessor">#define RCC_MCO                          RCC_MCO1               </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    0x00000000U</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  283</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  284</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  285</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  286</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  287</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  288</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  303</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos)) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  304</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos)) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  305</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos)) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CSR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  308</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))   </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  309</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))  </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  310</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))  </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  311</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))  </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  312</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos)) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  313</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos)) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  314</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos)) </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the BDCR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  317</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos)) </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SRAMEN))</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) != RESET)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) == RESET)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) != RESET)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) == RESET)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) != RESET)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_BKPEN);\</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_BKPEN);\</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKP_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_BKPEN))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKP_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) != RESET)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKP_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) == RESET)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define __HAL_RCC_AFIO_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_AFIOEN);\</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_AFIOEN);\</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPAEN);\</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPAEN);\</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPBEN);\</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPBEN);\</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPCEN);\</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPCEN);\</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPDEN);\</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPDEN);\</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define __HAL_RCC_AFIO_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_AFIOEN))</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPAEN))</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPBEN))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPCEN))</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPDEN))</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define __HAL_RCC_AFIO_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) != RESET)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define __HAL_RCC_AFIO_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) == RESET)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) != RESET)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) == RESET)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) != RESET)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) == RESET)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) != RESET)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) == RESET)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) != RESET)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) == RESET)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()       (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKP_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_BKPRST))</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()      (RCC-&gt;APB1RSTR = 0x00)  </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKP_RELEASE_RESET()        (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_BKPRST))</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()        (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()       (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define __HAL_RCC_AFIO_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_AFIORST))</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPARST))</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPBRST))</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPCRST))</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPDRST))</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()      (RCC-&gt;APB2RSTR = 0x00)  </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define __HAL_RCC_AFIO_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_AFIORST))</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPARST))</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPBRST))</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPCRST))</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPDRST))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  704</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">  714</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">          (MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">  730</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">  737</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">  769</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">                    do{                                                     \</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)                  \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">                      else                                                  \</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">                    }while(0U)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">  817</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                    do{                                                     \</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                  \</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">                      else                                                  \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">                    }while(0U)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">  854</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">  859</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gadff34131a73367bbf345984ea5fdecca">  891</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)\</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">  900</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">  918</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">  928</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#if   defined(RCC_CFGR_MCO_3)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">  970</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 1004</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                                                   </div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1013</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"> 1018</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1023</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1029</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321"> 1033</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1060</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1078</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1097</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1117</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1123</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1148</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)?   RCC-&gt;CR   : \</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">                                      ((((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX)? RCC-&gt;BDCR : \</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">                                                                              RCC-&gt;CSR)) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/* Include RCC HAL Extension module */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal__rcc__ex_8h.html">stm32f1xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_DeInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_DisableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;uint32_t          HAL_RCC_GetSysClockFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;uint32_t          HAL_RCC_GetHCLKFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;uint32_t          HAL_RCC_GetPCLK1Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;uint32_t          HAL_RCC_GetPCLK2Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_GetOscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_GetClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">/* Disable Backup domain write protection state change timeout */</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE          100U    </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/* LSE state change timeout */</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE      5000    </span><span class="comment">/* 5 s    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define HSE_TIMEOUT_VALUE              HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define HSI_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define LSI_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET             0x00U</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET           0x04U</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET            0x08U</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define RCC_BDCR_OFFSET           0x20U</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET            0x24U</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define RCC_BDCR_OFFSET_BB        (RCC_OFFSET + RCC_BDCR_OFFSET)</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define RCC_HSION_BIT_NUMBER      RCC_CR_HSION_Pos</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">/* Alias word address of HSEON bit */</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define RCC_HSEON_BIT_NUMBER      RCC_CR_HSEON_Pos</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define RCC_CSSON_BIT_NUMBER      RCC_CR_CSSON_Pos</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define RCC_PLLON_BIT_NUMBER      RCC_CR_PLLON_Pos</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define RCC_LSION_BIT_NUMBER      RCC_CSR_LSION_Pos</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/* Alias word address of RMVF bit */</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define RCC_RMVF_BIT_NUMBER       RCC_CSR_RMVF_Pos</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* --- BDCR Registers ---*/</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define RCC_LSEON_BIT_NUMBER      RCC_BDCR_LSEON_Pos</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define RCC_LSEBYP_BIT_NUMBER     RCC_BDCR_LSEBYP_Pos</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER      RCC_BDCR_RTCEN_Pos</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/* Alias word address of BDRST bit */</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define RCC_BDRST_BIT_NUMBER      RCC_BDCR_BDRST_Pos</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">/* Defines used for Flags */</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define BDCR_REG_INDEX                   ((uint8_t)2)</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)3)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1F)</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE    __HAL_RCC_AFIO_CLK_DISABLE</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE     __HAL_RCC_AFIO_CLK_ENABLE</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET    __HAL_RCC_AFIO_FORCE_RESET</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET  __HAL_RCC_AFIO_RELEASE_RESET</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || \</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1)) </span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;}</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00095">stm32f1xx_hal_rcc.h:95</a></div></div>
<div class="ttc" id="stm32f1xx__hal__def_8h_html"><div class="ttname"><a href="stm32f1xx__hal__def_8h.html">stm32f1xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00083">stm32f1xx_hal_rcc.h:83</a></div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00081">stm32f1xx_hal_rcc.h:81</a></div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00086">stm32f1xx_hal_rcc.h:86</a></div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00066">stm32f1xx_hal_rcc.h:66</a></div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a4a57e48e8e939695ff2a76456e6360ef"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00074">stm32f1xx_hal_rcc.h:74</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00246">stm32f1xx_hal_rcc_ex.h:246</a></div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00089">stm32f1xx_hal_rcc.h:89</a></div></div>
<div class="ttc" id="stm32f1xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__def_8h_source.html#l00059">stm32f1xx_hal_def.h:59</a></div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00092">stm32f1xx_hal_rcc.h:92</a></div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00071">stm32f1xx_hal_rcc.h:71</a></div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00068">stm32f1xx_hal_rcc.h:68</a></div></div>
<div class="ttc" id="stm32f1xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f1xx__hal__rcc__ex_8h.html">stm32f1xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
