
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.68

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.23    0.43 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    0.43 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.32    0.22    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.68 ^ count[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.68   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: memory[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: memory[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ memory[3][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.08    0.35    0.35 ^ memory[3][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         memory[3][2] (net)
                  0.08    0.00    0.35 ^ _725_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.50 ^ _725_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _088_ (net)
                  0.05    0.00    0.50 ^ memory[3][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ memory[3][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.23    0.43 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    0.43 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.32    0.22    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.68 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.59    0.59 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net26 (net)
                  0.34    0.00    0.59 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.10    0.36    0.28    0.86 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.36    0.00    0.86 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.12    0.50    0.38    1.24 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _154_ (net)
                  0.50    0.00    1.24 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.19    0.26    0.21    1.45 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _395_ (net)
                  0.26    0.00    1.45 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    1.71 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _391_ (net)
                  0.13    0.00    1.71 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.15    1.86 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.20    0.00    1.86 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.39    2.26 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.16    0.00    2.26 v _812_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.09    0.23    2.48 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _378_ (net)
                  0.09    0.00    2.48 v _813_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.32    0.24    2.72 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _379_ (net)
                  0.32    0.00    2.72 ^ _814_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.99 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _380_ (net)
                  0.09    0.00    2.99 v _815_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    3.20 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    3.20 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.68   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.23    0.43 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    0.43 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.32    0.22    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.68 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.59    0.59 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net26 (net)
                  0.34    0.00    0.59 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.10    0.36    0.28    0.86 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.36    0.00    0.86 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.12    0.50    0.38    1.24 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _154_ (net)
                  0.50    0.00    1.24 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.19    0.26    0.21    1.45 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _395_ (net)
                  0.26    0.00    1.45 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    1.71 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _391_ (net)
                  0.13    0.00    1.71 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.15    1.86 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.20    0.00    1.86 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.39    2.26 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.16    0.00    2.26 v _812_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.09    0.23    2.48 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _378_ (net)
                  0.09    0.00    2.48 v _813_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.32    0.24    2.72 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _379_ (net)
                  0.32    0.00    2.72 ^ _814_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.99 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _380_ (net)
                  0.09    0.00    2.99 v _815_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    3.20 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    3.20 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.68   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.0178322792053223

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7207

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.27599769830703735

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9455

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.59    0.59 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.28    0.86 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.38    1.24 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.21    1.45 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.26    1.71 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.15    1.86 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.39    2.26 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.23    2.48 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.24    2.72 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.27    2.99 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    3.20 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.20 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.20   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -3.20   data arrival time
---------------------------------------------------------
           6.68   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: memory[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: memory[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ memory[3][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.35 ^ memory[3][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _725_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ memory[3][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ memory[3][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.2038

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.6803

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
208.511767

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.66e-02   8.17e-03   8.84e-08   3.47e-02  43.5%
Combinational          3.07e-02   1.44e-02   1.13e-07   4.51e-02  56.5%
Clock                  0.00e+00   0.00e+00   3.58e-07   3.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.73e-02   2.25e-02   5.59e-07   7.98e-02 100.0%
                          71.8%      28.2%       0.0%
