`timescale 1ns/100ps

//æŒ‰é”®æ¶ˆæŠ–ï¼Œå½“æŒ‰é”®keyæŒ‰ä¸‹è¶…è¿‡20msåï¼Œæ‰ä¼šäº§ç”Ÿ1ä¸ªè„‰å†²ä¿¡å?
module key_filter(
    clk,
    rst_n,
    key,
    start
);
    input clk;
    input rst_n;
    input key;
    output wire start;
    
    reg [19:0]cnt;      //è®¡æ•°å™¨ï¼Œ0~999_999è®¡æ•°
    reg r_key;          //æ‰“1æ‹
    reg r_key2;         //æ‰“2æ‹
    
    always@(posedge clk or negedge rst_n) begin
        if(!rst_n)
            cnt <= #1 0;
        else if(!key) begin
            if(cnt == 999_999)
                cnt <= #1 cnt;
            else 
                cnt <= #1 cnt + 1;
        end
        else    
            cnt <= #1 0;
    end
    
    always@(posedge clk or negedge rst_n) begin
        if(!rst_n) begin
            r_key <= #1 1;
            r_key2 <= #1 1;
        end
        else if(cnt == 999_999) begin
            r_key <= #1 key;
            r_key2 <= #1 r_key;
        end
    end
    
    assign start = ((!r_key) && r_key2);

endmodule