
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M450_W9/run.tcl
# read_verilog -sv runs/M450_W9/sum_signed.sv
# read_xdc runs/M450_W9/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2533059
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.105 ; gain = 241.801 ; free physical = 138842 ; free virtual = 210053
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.870; parent = 2373.749; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.184; parent = 3039.109; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W9/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W9/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.074 ; gain = 325.770 ; free physical = 138761 ; free virtual = 209974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.870; parent = 2373.749; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.152; parent = 3123.078; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.887 ; gain = 343.582 ; free physical = 138763 ; free virtual = 209975
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.870; parent = 2373.749; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.965; parent = 3140.891; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.887 ; gain = 343.582 ; free physical = 138764 ; free virtual = 209975
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.870; parent = 2373.749; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.965; parent = 3140.891; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3140.887 ; gain = 0.000 ; free physical = 138756 ; free virtual = 209967
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W9/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W9/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.605 ; gain = 0.000 ; free physical = 138706 ; free virtual = 209918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3306.605 ; gain = 0.000 ; free physical = 138704 ; free virtual = 209916
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.605 ; gain = 509.301 ; free physical = 138711 ; free virtual = 209923
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.558; parent = 2387.437; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.668; parent = 3274.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.605 ; gain = 509.301 ; free physical = 138706 ; free virtual = 209917
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.558; parent = 2387.437; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.668; parent = 3274.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.605 ; gain = 509.301 ; free physical = 138706 ; free virtual = 209917
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.558; parent = 2387.437; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.668; parent = 3274.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3306.605 ; gain = 509.301 ; free physical = 138713 ; free virtual = 209926
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.558; parent = 2387.437; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.668; parent = 3274.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 7     
	   2 Input   14 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 28    
	   2 Input   12 Bit       Adders := 56    
	   2 Input   11 Bit       Adders := 112   
	   2 Input   10 Bit       Adders := 225   
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 28    
	               12 Bit    Registers := 56    
	               11 Bit    Registers := 112   
	               10 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3306.605 ; gain = 509.301 ; free physical = 138765 ; free virtual = 209987
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.558; parent = 2387.437; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.668; parent = 3274.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3680.949 ; gain = 883.645 ; free physical = 138333 ; free virtual = 209554
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.647; parent = 2962.558; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.027; parent = 3680.953; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.949 ; gain = 907.645 ; free physical = 138314 ; free virtual = 209536
Synthesis current peak Physical Memory [PSS] (MB): peak = 3235.534; parent = 2981.444; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4678.027; parent = 3704.953; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3722.980 ; gain = 925.676 ; free physical = 138317 ; free virtual = 209539
Synthesis current peak Physical Memory [PSS] (MB): peak = 3240.937; parent = 2986.847; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.059; parent = 3722.984; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138360 ; free virtual = 209581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.042; parent = 2987.952; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138361 ; free virtual = 209582
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.058; parent = 2987.968; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138367 ; free virtual = 209589
Synthesis current peak Physical Memory [PSS] (MB): peak = 3243.687; parent = 2989.597; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138367 ; free virtual = 209589
Synthesis current peak Physical Memory [PSS] (MB): peak = 3243.749; parent = 2989.659; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138375 ; free virtual = 209596
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.370; parent = 2990.280; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138399 ; free virtual = 209620
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.386; parent = 2990.296; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer9_reg        | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer67_reg[9] | 6      | 10    | YES          | NO                 | YES               | 10     | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   901|
|3     |LUT1   |   449|
|4     |LUT2   |  4497|
|5     |SRL16E |    11|
|6     |FDRE   |  4955|
|7     |IBUF   |  4053|
|8     |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3736.855 ; gain = 939.551 ; free physical = 138399 ; free virtual = 209620
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.401; parent = 2990.312; children = 254.121
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4709.934; parent = 3736.859; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3736.855 ; gain = 773.832 ; free physical = 138399 ; free virtual = 209621
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3736.863 ; gain = 939.551 ; free physical = 138399 ; free virtual = 209621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3743.793 ; gain = 0.000 ; free physical = 138513 ; free virtual = 209735
INFO: [Netlist 29-17] Analyzing 4955 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W9/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W9/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3811.730 ; gain = 0.000 ; free physical = 138498 ; free virtual = 209719
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4054 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4053 instances

Synth Design complete, checksum: 34cb7bcf
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3811.730 ; gain = 2107.215 ; free physical = 138620 ; free virtual = 209841
# report_utilization -file runs/M450_W9/util.rpt
# report_timing_summary -file runs/M450_W9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4554.719 ; gain = 742.988 ; free physical = 138132 ; free virtual = 209353
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 16:07:49 2025...
