// Seed: 2712814308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    input supply0 id_3
);
  wire id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
  always $display(1, -1);
  buf primCall (id_2, id_6);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always #1 id_3 = id_1;
endmodule
