/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [4:0] _06_;
  wire [4:0] _07_;
  wire [4:0] _08_;
  wire [20:0] _09_;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = _02_ ? _01_ : _00_;
  assign celloutsig_0_56z = celloutsig_0_31z ? celloutsig_0_8z : celloutsig_0_36z;
  assign celloutsig_1_0z = in_data[107] ? in_data[113] : in_data[97];
  assign celloutsig_1_2z = in_data[137] ? celloutsig_1_0z : celloutsig_1_1z[6];
  assign celloutsig_0_5z = celloutsig_0_3z ? _03_ : celloutsig_0_1z[16];
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_2z : celloutsig_1_14z;
  assign celloutsig_0_31z = ~(celloutsig_0_6z ^ celloutsig_0_20z[2]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[8] ^ in_data[176]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z ^ _04_);
  assign celloutsig_0_8z = ~(in_data[17] ^ celloutsig_0_1z[6]);
  reg [20:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 21'h000000;
    else _20_ <= in_data[26:6];
  assign { _09_[20:19], _03_, _09_[17:14], _00_, _09_[12:11], _02_, _09_[9:8], _06_, _09_[2:0] } = _20_;
  reg [4:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 5'h00;
    else _21_ <= { in_data[90:87], celloutsig_0_5z };
  assign { _08_[4], _05_, _08_[2:0] } = _21_;
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 5'h00;
    else _22_ <= _06_;
  assign { _07_[4], _01_, _04_, _07_[1:0] } = _22_;
  assign celloutsig_0_36z = celloutsig_0_34z[11] & ~(celloutsig_0_12z);
  assign celloutsig_0_4z = in_data[10] & ~(_01_);
  assign celloutsig_1_13z = celloutsig_1_2z & ~(celloutsig_1_7z);
  assign celloutsig_1_14z = celloutsig_1_2z & ~(celloutsig_1_5z[14]);
  assign celloutsig_0_12z = celloutsig_0_6z & ~(celloutsig_0_4z);
  assign celloutsig_0_34z = - { _09_[20:19], _03_, _09_[17:14], _00_, _09_[12:11], _02_, _09_[9:8], _06_[4:3] };
  assign celloutsig_0_55z = - { _02_, _09_[9:8], _06_[4:3] };
  assign celloutsig_1_1z = - { in_data[156:141], celloutsig_1_0z };
  assign celloutsig_1_5z = - { in_data[165:143], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_1z = - { _09_[17:14], _00_, _09_[12:11], _02_, _09_[9:8], _06_, _09_[2:1] };
  assign celloutsig_0_20z = - { in_data[68:57], _08_[4], _05_, _08_[2:0] };
  assign _07_[3:2] = { _01_, _04_ };
  assign _08_[3] = _05_;
  assign { _09_[18], _09_[13], _09_[10], _09_[7:3] } = { _03_, _00_, _02_, _06_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
