# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fulladder_rtl_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sxc210186/Documents/GitHub/Reconfig/Project\ 1.2 {C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.2/fulladder_rtl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:00:31 on Sep 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.2" C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.2/fulladder_rtl.v 
# -- Compiling module fulladder_rtl
# 
# Top level modules:
# 	fulladder_rtl
# End time: 20:00:31 on Sep 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.2/simulation/questa/fulladder_rtl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:00:34 on Sep 09,2023
# vlog -reportprogress 300 -work work C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.2/simulation/questa/fulladder_rtl.v 
# -- Compiling module fulladder_rtl_vlg_tst
# 
# Top level modules:
# 	fulladder_rtl_vlg_tst
# End time: 20:00:34 on Sep 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fulladder_rtl_vlg_tst
# vsim -voptargs="+acc" work.fulladder_rtl_vlg_tst 
# Start time: 20:01:07 on Sep 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder_rtl_vlg_tst(fast)
# Loading work.fulladder_rtl(fast)
add wave -position end  sim:/fulladder_rtl_vlg_tst/a
add wave -position end  sim:/fulladder_rtl_vlg_tst/b
add wave -position end  sim:/fulladder_rtl_vlg_tst/cin
add wave -position end  sim:/fulladder_rtl_vlg_tst/cout
add wave -position end  sim:/fulladder_rtl_vlg_tst/sum
run
# Running testbench
# End time: 20:02:00 on Sep 09,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
