
*** Running vivado
    with args -log c_counter_binary_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_counter_binary_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c_counter_binary_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 292.465 ; gain = 82.105
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_2' [c:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/ip/c_counter_binary_2/synth/c_counter_binary_2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_2' (8#1) [c:/Users/jainr/OneDrive/Documents/digital lab/lab9_3_3/lab9_3_3.srcs/sources_1/ip/c_counter_binary_2/synth/c_counter_binary_2.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 335.598 ; gain = 125.238
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 335.598 ; gain = 125.238
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 606.117 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 606.117 ; gain = 395.758
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 607.809 ; gain = 397.449
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT4  |     1|
|3     |LUT5  |     1|
|4     |LUT6  |     1|
|5     |MUXCY |     5|
|6     |XORCY |     6|
|7     |FDRE  |     7|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 607.809 ; gain = 397.449
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 625.121 ; gain = 409.645
