{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618296427031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618296427032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 14:47:06 2021 " "Processing started: Tue Apr 13 14:47:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618296427032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618296427032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench_file -c testbench_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench_file -c testbench_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618296427032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618296427436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618296427436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_fetch " "Found entity 1: addr_fetch" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618296436280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618296436280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_fetch_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_fetch_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_fetch_testbench " "Found entity 1: addr_fetch_testbench" {  } { { "addr_fetch_testbench.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618296436281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618296436281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addr_fetch " "Elaborating entity \"addr_fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618296436307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_frist_block addr_fetch.v(23) " "Verilog HDL or VHDL warning at addr_fetch.v(23): object \"n_frist_block\" assigned a value but never read" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618296436308 "|addr_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 addr_fetch.v(40) " "Verilog HDL assignment warning at addr_fetch.v(40): truncated value with size 25 to match size of target (19)" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618296436308 "|addr_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 19 addr_fetch.v(41) " "Verilog HDL assignment warning at addr_fetch.v(41): truncated value with size 41 to match size of target (19)" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618296436309 "|addr_fetch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[0\] GND " "Pin \"rd_addr\[0\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[1\] GND " "Pin \"rd_addr\[1\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[19\] GND " "Pin \"rd_addr\[19\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[20\] GND " "Pin \"rd_addr\[20\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[21\] GND " "Pin \"rd_addr\[21\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[22\] GND " "Pin \"rd_addr\[22\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[23\] GND " "Pin \"rd_addr\[23\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr\[24\] GND " "Pin \"rd_addr\[24\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|rd_addr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[0\] GND " "Pin \"wr_addr\[0\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[1\] GND " "Pin \"wr_addr\[1\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[19\] GND " "Pin \"wr_addr\[19\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[20\] GND " "Pin \"wr_addr\[20\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[21\] GND " "Pin \"wr_addr\[21\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[22\] GND " "Pin \"wr_addr\[22\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[23\] GND " "Pin \"wr_addr\[23\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_addr\[24\] GND " "Pin \"wr_addr\[24\]\" is stuck at GND" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618296436693 "|addr_fetch|wr_addr[24]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618296436693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618296436754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618296437153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618296437153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "frist_block " "No output dependent on input pin \"frist_block\"" {  } { { "addr_fetch.v" "" { Text "C:/intelFPGA_lite/workary/ad_test/addr_fetch.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618296437185 "|addr_fetch|frist_block"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618296437185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618296437185 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618296437185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618296437185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618296437185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618296437197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 14:47:17 2021 " "Processing ended: Tue Apr 13 14:47:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618296437197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618296437197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618296437197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618296437197 ""}
