// Seed: 2059958018
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_9, id_10, id_11;
  wire id_12;
  logic [7:0] id_13, id_14, id_15, id_16, id_17;
  wire id_18, id_19;
  assign id_4 = id_15[-1];
  wire id_20;
  module_0 modCall_1 (id_19);
  assign id_0 = -1;
  wire id_21;
  wire id_22, id_23, id_24 = -1'b0, id_25;
endmodule
