; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_view_as_complex_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 254, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = or disjoint i32 %8, 1, !dbg !13
  %14 = icmp slt i32 %12, 512, !dbg !14
  %15 = srem i32 %13, 2, !dbg !15
  %16 = ashr exact i32 %12, 1, !dbg !16
  %17 = sdiv i32 %12, 128, !dbg !17
  %18 = srem i32 %12, 8, !dbg !18
  %19 = icmp slt i32 %15, 1, !dbg !19
  %20 = sext i32 %16 to i64, !dbg !20
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !20
  %22 = and i1 %14, %19, !dbg !21
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %21, i1 %14, i32 0, i1 %14) #1, !dbg !22
  %24 = bitcast i32 %23 to float, !dbg !22
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %21, i1 %22, i32 0, i1 %22) #1, !dbg !22
  %26 = bitcast i32 %25 to float, !dbg !22
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %20, !dbg !23
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %27, i1 %14, i32 0, i1 %14) #1, !dbg !24
  %29 = bitcast i32 %28 to float, !dbg !24
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %27, i1 %22, i32 0, i1 %22) #1, !dbg !24
  %31 = bitcast i32 %30 to float, !dbg !24
  %32 = fsub float 0.000000e+00, %29, !dbg !25
  %33 = fsub float 0.000000e+00, %31, !dbg !25
  %34 = fmul float %32, 0x3FF7154760000000, !dbg !29
  %35 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %34) #1, !dbg !29
  %36 = fmul float %33, 0x3FF7154760000000, !dbg !29
  %37 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %36) #1, !dbg !29
  %38 = fadd float %35, 1.000000e+00, !dbg !30
  %39 = fadd float %37, 1.000000e+00, !dbg !30
  %40 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %38) #1, !dbg !31
  %41 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %39) #1, !dbg !31
  %42 = fmul float %40, %24, !dbg !32
  %43 = fmul float %41, %26, !dbg !32
  %44 = icmp sgt i32 %15, 0, !dbg !33
  %45 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !34
  %46 = and i1 %14, %44, !dbg !35
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %45, i1 false, i32 0, i1 false) #1, !dbg !36
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %45, i1 %46, i32 0, i1 %46) #1, !dbg !36
  %49 = bitcast i32 %48 to float, !dbg !36
  %50 = getelementptr float, ptr addrspace(1) %3, i64 %20, !dbg !37
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %50, i1 false, i32 0, i1 false) #1, !dbg !38
  %52 = bitcast i32 %51 to float, !dbg !38
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %50, i1 %46, i32 0, i1 %46) #1, !dbg !38
  %54 = bitcast i32 %53 to float, !dbg !38
  %55 = fsub float 0.000000e+00, %52, !dbg !39
  %56 = fsub float 0.000000e+00, %54, !dbg !39
  %57 = fmul float %55, 0x3FF7154760000000, !dbg !41
  %58 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %57) #1, !dbg !41
  %59 = fmul float %56, 0x3FF7154760000000, !dbg !41
  %60 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %59) #1, !dbg !41
  %61 = fadd float %58, 1.000000e+00, !dbg !42
  %62 = fadd float %60, 1.000000e+00, !dbg !42
  %63 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %61) #1, !dbg !43
  %64 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %62) #1, !dbg !43
  %65 = fmul float %64, %49, !dbg !44
  %66 = select i1 %19, float %43, float %65, !dbg !45
  %67 = insertelement <2 x i32> poison, i32 %12, i64 0, !dbg !46
  %68 = shufflevector <2 x i32> %67, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !46
  %69 = sdiv <2 x i32> %68, <i32 32, i32 8>, !dbg !46
  %70 = srem <2 x i32> %69, splat (i32 4), !dbg !47
  %71 = shl nsw <2 x i32> %70, <i32 3, i32 5>, !dbg !48
  %72 = shl nsw i32 %17, 7, !dbg !49
  %73 = add i32 %72, %18, !dbg !50
  %74 = extractelement <2 x i32> %71, i64 0, !dbg !51
  %75 = add i32 %73, %74, !dbg !51
  %76 = extractelement <2 x i32> %71, i64 1, !dbg !52
  %77 = add i32 %75, %76, !dbg !52
  %78 = sext i32 %77 to i64, !dbg !53
  %79 = getelementptr float, ptr addrspace(1) %4, i64 %78, !dbg !53
  %80 = bitcast float %42 to i32, !dbg !54
  %81 = bitcast float %66 to i32, !dbg !54
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %80, i32 %81, ptr addrspace(1) %79, i1 %14) #1, !dbg !54
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cawsdvzimevtpcfctxzntxf6iu4ubvvp242v52q76pbbojbafs7z.py", directory: "inductor_cache/aw")
!4 = !{ptr @triton_poi_fused_cat_view_as_complex_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_view_as_complex_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_view_as_complex_3", linkageName: "triton_poi_fused_cat_view_as_complex_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 28, column: 19, scope: !7)
!18 = !DILocation(line: 29, column: 19, scope: !7)
!19 = !DILocation(line: 34, column: 18, scope: !7)
!20 = !DILocation(line: 35, column: 30, scope: !7)
!21 = !DILocation(line: 35, column: 42, scope: !7)
!22 = !DILocation(line: 35, column: 35, scope: !7)
!23 = !DILocation(line: 36, column: 30, scope: !7)
!24 = !DILocation(line: 36, column: 35, scope: !7)
!25 = !DILocation(line: 47, column: 30, scope: !26, inlinedAt: !28)
!26 = distinct !DILexicalBlockFile(scope: !7, file: !27, discriminator: 0)
!27 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!28 = !DILocation(line: 37, column: 22, scope: !7)
!29 = !DILocation(line: 47, column: 29, scope: !26, inlinedAt: !28)
!30 = !DILocation(line: 47, column: 20, scope: !26, inlinedAt: !28)
!31 = !DILocation(line: 47, column: 16, scope: !26, inlinedAt: !28)
!32 = !DILocation(line: 38, column: 18, scope: !7)
!33 = !DILocation(line: 41, column: 20, scope: !7)
!34 = !DILocation(line: 44, column: 31, scope: !7)
!35 = !DILocation(line: 44, column: 44, scope: !7)
!36 = !DILocation(line: 44, column: 36, scope: !7)
!37 = !DILocation(line: 45, column: 31, scope: !7)
!38 = !DILocation(line: 45, column: 36, scope: !7)
!39 = !DILocation(line: 47, column: 30, scope: !26, inlinedAt: !40)
!40 = !DILocation(line: 46, column: 23, scope: !7)
!41 = !DILocation(line: 47, column: 29, scope: !26, inlinedAt: !40)
!42 = !DILocation(line: 47, column: 20, scope: !26, inlinedAt: !40)
!43 = !DILocation(line: 47, column: 16, scope: !26, inlinedAt: !40)
!44 = !DILocation(line: 47, column: 20, scope: !7)
!45 = !DILocation(line: 0, scope: !7)
!46 = !DILocation(line: 27, column: 21, scope: !7)
!47 = !DILocation(line: 27, column: 27, scope: !7)
!48 = !DILocation(line: 51, column: 32, scope: !7)
!49 = !DILocation(line: 51, column: 49, scope: !7)
!50 = !DILocation(line: 51, column: 30, scope: !7)
!51 = !DILocation(line: 51, column: 37, scope: !7)
!52 = !DILocation(line: 51, column: 45, scope: !7)
!53 = !DILocation(line: 51, column: 25, scope: !7)
!54 = !DILocation(line: 51, column: 61, scope: !7)
!55 = !DILocation(line: 51, column: 4, scope: !7)
