[["Static branch frequency and program profile analysis.", ["Youfeng Wu", "James R. Larus"], "https://doi.org/10.1109/MICRO.1994.717399"], ["Using branch handling hardware to support profile-driven optimization.", ["Thomas M. Conte", "Burzin A. Patel", "J. Stan Cox"], "https://doi.org/10.1109/MICRO.1994.717402"], ["Branch classification: a new mechanism for improving branch predictor performance.", ["Po-Yung Chang", "Eric Hao", "Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1994.717404"], ["Techniques for compressing program address traces.", ["Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1994.717407"], ["Height reduction of control recurrences for ILP processors.", ["Michael S. Schlansker", "Vinod Kathail", "Sadun Anik"], "https://doi.org/10.1109/MICRO.1994.717409"], ["Theoretical modeling of superscalar processor performance.", ["Derek B. Noonburg", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1994.717410"], ["Iterative modulo scheduling: an algorithm for software pipelining loops.", ["B. Ramakrishna Rau"], "https://doi.org/10.1109/MICRO.1994.717412"], ["Minimum register requirements for a modulo schedule.", ["Alexandre E. Eichenberger", "Edward S. Davidson", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.1994.717415"], ["Minimizing register requirements under resource-constrained rate-optimal software pipelining.", ["Ramaswamy Govindarajan", "Erik R. Altman", "Guang R. Gao"], "https://doi.org/10.1109/MICRO.1994.717418"], ["Software pipelining with register allocation and spilling.", ["Jian Wang", "Andreas Krall", "M. Anton Ertl", "Christine Eisenbeis"], "https://doi.org/10.1109/MICRO.1994.717421"], ["Reducing memory traffic with CRegs.", ["Peter Dahl", "Matthew T. OKeefe"], "https://doi.org/10.1109/MICRO.1994.717423"], ["Dynamic memory disambiguation for array references.", ["David Bernstein", "Doron Cohen", "Dror E. Maydan"], "https://doi.org/10.1109/MICRO.1994.717426"], ["A study of pointer aliasing for software pipelining using run-time disambiguation.", ["Bogong Su", "Stanley Habib", "Wei Zhao", "Jian Wang", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.1994.717429"], ["Data relocation and prefetching for programs with large data sets.", ["Yoji Yamada", "John Gyllenhall", "Grant E. Haab", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1994.717449"], ["Cache designs with partial address matching.", ["Lishing Liu"], "https://doi.org/10.1109/MICRO.1994.717450"], ["Minimizing branch misprediction penalties for superpipelined processors.", ["Ching-Long Su", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1994.717451"], ["Facilitating superscalar processing via a combined static/dynamic register renaming scheme.", ["Eric Sprangle", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1994.717452"], ["Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distribution.", ["Raymond Lo", "Sun Chan", "Fred C. Chow", "Shin-Ming Liu"], "https://doi.org/10.1109/MICRO.1994.717453"], ["A comparison of two pipeline organizations.", ["Michael Golden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1994.717454"], ["A fill-unit approach to multiple instruction issue.", ["Manoj Franklin", "Mark Smotherman"], "https://doi.org/10.1109/MICRO.1994.717455"], ["A high-performance microarchitecture with hardware-programmable functional units.", ["Rahul Razdan", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1994.717456"], ["The anatomy of the register file in a multiscalar processor.", ["Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1994.717457"], ["Register file port requirements of transport triggered architectures.", ["Jan Hoogerbrugge", "Henk Corporaal"], "https://doi.org/10.1109/MICRO.1994.717458"], ["The effects of predicated execution on branch prediction.", ["Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1994.717459"], ["Analysis of the conditional skip instructions of the HP precision architecture.", ["Jonathan P. Vogel", "Bruce K. Holmer"], "https://doi.org/10.1109/MICRO.1994.717460"], ["Characterizing the impact of predicated execution on branch prediction.", ["Scott A. Mahlke", "Richard E. Hank", "Roger A. Bringmann", "John C. Gyllenhaal", "David M. Gallagher", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1994.717461"], ["The effect of speculatively updating branch history on branch prediction accuracy, revisited.", ["Eric Hao", "Po-Yung Chang", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1994.717462"]]