Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 21:19:59 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                7.57e-02    0.207 1.75e+07    0.300 100.0
  U13_CLK_GATE (CLK_GATE)              3.13e-02 5.44e-03 3.71e+04 3.67e-02  12.2
  U12_ALU (ALU_OUT_WD16_DATA_WD8_FUN_WD4)
                                       1.90e-03 1.24e-02 6.70e+06 2.10e-02   7.0
    mult_24 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                          0.000    0.000 1.66e+06 1.66e-03   0.6
    add_18 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_0)
                                          0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_21 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_sub_0)
                                          0.000    0.000 2.42e+05 2.42e-04   0.1
    div_29 (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                          0.000    0.000 3.07e+06 3.07e-03   1.0
  U11_REG_FILE (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                       1.42e-02    0.109 3.83e+06    0.127  42.3
  U10_SYS_CTRL (SYSTEM_CTRL_BYTE8)     1.01e-03 6.57e-03 6.40e+05 8.22e-03   2.7
  U9_UART_TOP (UART_DATA_WIDTH8)       7.88e-03 2.63e-03 2.57e+06 1.31e-02   4.4
    U1_UART_RX (UART_RX)               6.15e-03 2.40e-03 1.84e+06 1.04e-02   3.5
      U0_stp_chk (stp_chk)                0.000 5.68e-05 3.46e+04 9.14e-05   0.0
      U0_par_chk (par_chk_DATA_WIDTH8)    0.000 5.68e-05 1.38e+05 1.95e-04   0.1
      U0_strt_chk (strt_chk)              0.000 5.90e-05 2.62e+04 8.52e-05   0.0
      U0_deserializer (deserializer_DATA_WIDTH8)
                                       4.67e-04 5.10e-04 2.76e+05 1.25e-03   0.4
      U0_data_sampling (data_sampling) 2.96e-04 2.88e-04 4.79e+05 1.06e-03   0.4
      U0_edge_bit_counter (edge_bit_counter)
                                       3.02e-03 9.32e-04 4.34e+05 4.39e-03   1.5
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       1.94e-03 4.80e-04 4.49e+05 2.87e-03   1.0
    U0_UART_TX (UART_TOP)              1.54e-03 2.11e-04 7.24e+05 2.48e-03   0.8
      MUX_DUT (UART_MUX)               2.26e-05 8.13e-06 4.28e+04 7.35e-05   0.0
      Parity_calc_DUT (UART_Parity_calc)
                                       4.98e-04 7.31e-05 2.72e+05 8.42e-04   0.3
      FSM_DUT (UART_T_FSM)                0.000 1.88e-05 1.24e+05 1.43e-04   0.0
      Serial_DUT (UART_Serial)         6.42e-04 8.80e-05 2.79e+05 1.01e-03   0.3
  U8_CLK_DIV_RX (ClkDiv_width4)        4.84e-03 8.16e-04 3.08e+05 5.97e-03   2.0
  U7_PRE_MUX (Pres_MUX_WIDTH4_PRE_WD6)    0.000    0.000 5.88e+04 5.88e-05   0.0
  U6_CLK_DIV_TX (ClkDiv_width8)        1.35e-03 9.25e-04 6.06e+05 2.88e-03   1.0
    add_57 (ClkDiv_width8_DW01_inc_0)  1.06e-04 2.36e-05 9.71e+04 2.27e-04   0.1
  U4_PLSE_GEN1 (PULSE_GEN)                0.000 1.05e-05 2.19e+04 3.24e-05   0.0
  U3_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)
                                       1.01e-02 5.79e-02 2.46e+06 7.05e-02  23.5
    U4 (FIFO_RD)                       3.96e-04 5.59e-05 2.71e+05 7.23e-04   0.2
    U3 (FIFO_WR)                       8.04e-04 5.11e-03 2.60e+05 6.18e-03   2.1
    U2 (DF_SYNC_1)                     8.95e-04 5.83e-03 9.08e+04 6.82e-03   2.3
    U1 (DF_SYNC_0)                     4.44e-04 6.18e-05 7.70e+04 5.83e-04   0.2
    U0 (FIFO_MEM_CTRL)                 6.91e-03 4.68e-02 1.75e+06 5.55e-02  18.5
  U2_DATA_SYNC (DATA_SYNC_BUS_WIDTH8)  1.30e-03 8.74e-03 1.98e+05 1.02e-02   3.4
  U1_RST_SYNC2 (RST_SYNC_1)            9.12e-05 2.46e-04 2.40e+04 3.61e-04   0.1
  U0_RST_SYNC1 (RST_SYNC_0)            1.83e-04 2.26e-03 2.53e+04 2.47e-03   0.8
1
