<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p364" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_364{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_364{left:668px;bottom:1130px;}
#t3_364{left:668px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.01px;}
#t4_364{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_364{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_364{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_364{left:138px;bottom:1069px;}
#t8_364{left:165px;bottom:1069px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t9_364{left:165px;bottom:1051px;letter-spacing:0.11px;word-spacing:0.03px;}
#ta_364{left:138px;bottom:1025px;}
#tb_364{left:165px;bottom:1025px;letter-spacing:0.11px;word-spacing:-0.29px;}
#tc_364{left:165px;bottom:1007px;letter-spacing:0.11px;word-spacing:0.03px;}
#td_364{left:138px;bottom:981px;}
#te_364{left:165px;bottom:981px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_364{left:165px;bottom:962px;letter-spacing:0.1px;word-spacing:0.01px;}
#tg_364{left:165px;bottom:944px;letter-spacing:0.1px;word-spacing:0.03px;}
#th_364{left:138px;bottom:907px;letter-spacing:0.11px;word-spacing:0.01px;}
#ti_364{left:138px;bottom:889px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tj_364{left:138px;bottom:871px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tk_364{left:138px;bottom:852px;letter-spacing:0.1px;}
#tl_364{left:138px;bottom:834px;letter-spacing:0.11px;}
#tm_364{left:351px;bottom:835px;letter-spacing:-0.13px;}
#tn_364{left:398px;bottom:832px;letter-spacing:0.16px;}
#to_364{left:419px;bottom:834px;letter-spacing:0.1px;word-spacing:-0.07px;}
#tp_364{left:457px;bottom:835px;letter-spacing:-0.13px;}
#tq_364{left:504px;bottom:832px;letter-spacing:0.11px;}
#tr_364{left:525px;bottom:834px;letter-spacing:0.11px;word-spacing:0.01px;}
#ts_364{left:137px;bottom:813px;letter-spacing:0.11px;}
#tt_364{left:137px;bottom:787px;letter-spacing:0.11px;word-spacing:1.82px;}
#tu_364{left:138px;bottom:769px;letter-spacing:-0.13px;}
#tv_364{left:185px;bottom:766px;letter-spacing:0.11px;}
#tw_364{left:206px;bottom:768px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tx_364{left:591px;bottom:768px;letter-spacing:0.08px;}
#ty_364{left:722px;bottom:768px;letter-spacing:0.13px;}
#tz_364{left:137px;bottom:740px;}
#t10_364{left:165px;bottom:740px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t11_364{left:137px;bottom:714px;}
#t12_364{left:165px;bottom:714px;letter-spacing:0.11px;}
#t13_364{left:165px;bottom:695px;letter-spacing:0.1px;word-spacing:0.02px;}
#t14_364{left:441px;bottom:695px;letter-spacing:0.13px;}
#t15_364{left:476px;bottom:695px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t16_364{left:165px;bottom:677px;letter-spacing:0.1px;word-spacing:0.03px;}
#t17_364{left:137px;bottom:651px;letter-spacing:0.12px;word-spacing:0.2px;}
#t18_364{left:137px;bottom:633px;letter-spacing:0.11px;word-spacing:1.19px;}
#t19_364{left:137px;bottom:614px;letter-spacing:0.12px;word-spacing:1.61px;}
#t1a_364{left:138px;bottom:596px;letter-spacing:0.11px;}
#t1b_364{left:138px;bottom:570px;}
#t1c_364{left:165px;bottom:570px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1d_364{left:325px;bottom:570px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1e_364{left:165px;bottom:552px;letter-spacing:0.11px;word-spacing:-0.14px;}
#t1f_364{left:415px;bottom:552px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t1g_364{left:541px;bottom:552px;letter-spacing:0.15px;}
#t1h_364{left:557px;bottom:552px;letter-spacing:0.09px;word-spacing:-0.13px;}
#t1i_364{left:657px;bottom:552px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1j_364{left:165px;bottom:533px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1k_364{left:138px;bottom:507px;}
#t1l_364{left:165px;bottom:507px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1m_364{left:263px;bottom:507px;letter-spacing:0.1px;}
#t1n_364{left:165px;bottom:489px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1o_364{left:351px;bottom:489px;letter-spacing:0.08px;word-spacing:0.07px;}
#t1p_364{left:451px;bottom:489px;}
#t1q_364{left:138px;bottom:463px;}
#t1r_364{left:165px;bottom:463px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t1s_364{left:246px;bottom:463px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t1t_364{left:165px;bottom:445px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t1u_364{left:320px;bottom:445px;letter-spacing:0.08px;word-spacing:0.06px;}
#t1v_364{left:420px;bottom:445px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1w_364{left:165px;bottom:427px;letter-spacing:0.11px;}
#t1x_364{left:138px;bottom:390px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1y_364{left:236px;bottom:390px;letter-spacing:0.15px;}
#t1z_364{left:300px;bottom:387px;letter-spacing:0.13px;}
#t20_364{left:326px;bottom:390px;letter-spacing:0.11px;word-spacing:0.01px;}
#t21_364{left:138px;bottom:361px;}
#t22_364{left:165px;bottom:361px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t23_364{left:165px;bottom:343px;letter-spacing:0.09px;word-spacing:-0.51px;}
#t24_364{left:165px;bottom:324px;letter-spacing:0.09px;word-spacing:0.02px;}
#t25_364{left:138px;bottom:298px;}
#t26_364{left:165px;bottom:298px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t27_364{left:165px;bottom:280px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t28_364{left:138px;bottom:254px;}
#t29_364{left:165px;bottom:254px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t2a_364{left:165px;bottom:236px;letter-spacing:0.1px;}
#t2b_364{left:165px;bottom:217px;letter-spacing:0.11px;word-spacing:-0.18px;}
#t2c_364{left:165px;bottom:199px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2d_364{left:165px;bottom:162px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2e_364{left:165px;bottom:144px;letter-spacing:0.11px;word-spacing:-0.01px;}

.s1_364{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_364{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_364{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_364{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s5_364{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_364{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_364{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_364{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_364{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sa_364{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.t.v0_364{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts364" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg364Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg364" style="-webkit-user-select: none;"><object width="935" height="1210" data="364/364.svg" type="image/svg+xml" id="pdf364" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_364" class="t s1_364">SC </span><span id="t2_364" class="t v0_364 s2_364">I</span><span id="t3_364" class="t s1_364">Store Conditional Word </span>
<span id="t4_364" class="t s3_364">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_364" class="t s3_364">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_364" class="t s3_364">364 </span>
<span id="t7_364" class="t s4_364">• </span><span id="t8_364" class="t s4_364">Any prefetch that is executed on the processor executing the LL and SC sequence (due to a cache eviction </span>
<span id="t9_364" class="t s4_364">between the LL and SC). </span>
<span id="ta_364" class="t s4_364">• </span><span id="tb_364" class="t s4_364">A non-coherent store executed between an LL and SC sequence to the block of synchronizable physical memory </span>
<span id="tc_364" class="t s4_364">containing the word. </span>
<span id="td_364" class="t s4_364">• </span><span id="te_364" class="t s4_364">The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous </span>
<span id="tf_364" class="t s4_364">region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruc- </span>
<span id="tg_364" class="t s4_364">tion words.) </span>
<span id="th_364" class="t s4_364">CACHE operations that are local to the processor executing the LL/SC sequence will result in unpredictable behav- </span>
<span id="ti_364" class="t s4_364">iour of the SC if executed between the LL and SC, that is, they may cause the SC to fail where it could have suc- </span>
<span id="tj_364" class="t s4_364">ceeded. Non-local CACHE operations (address-type with coherent CCA) may cause an SC to fail on either the local </span>
<span id="tk_364" class="t s4_364">processor or on the remote processor in multiprocessor or multi-threaded systems. This definition of the effects of </span>
<span id="tl_364" class="t s4_364">CACHE operations is mandated if </span><span id="tm_364" class="t s5_364">Config5 </span>
<span id="tn_364" class="t s6_364">LLB </span>
<span id="to_364" class="t s4_364">=1. If </span><span id="tp_364" class="t s5_364">Config5 </span>
<span id="tq_364" class="t s6_364">LLB </span>
<span id="tr_364" class="t s4_364">=0, then CACHE effects are implementation-depen- </span>
<span id="ts_364" class="t s4_364">dent. </span>
<span id="tt_364" class="t s4_364">The following conditions must be true or the result of the SC is not predictable—the SC may fail or succeed (if </span>
<span id="tu_364" class="t s5_364">Config5 </span>
<span id="tv_364" class="t s6_364">LLB </span>
<span id="tw_364" class="t s4_364">=1, then either success or failure is mandated, else the result is </span><span id="tx_364" class="t s7_364">UNPREDICTABLE</span><span id="ty_364" class="t s4_364">): </span>
<span id="tz_364" class="t s4_364">• </span><span id="t10_364" class="t s4_364">Execution of SC must have been preceded by execution of an LL instruction. </span>
<span id="t11_364" class="t s4_364">• </span><span id="t12_364" class="t s4_364">An RMW sequence executed without intervening events that would cause the SC to fail must use the same </span>
<span id="t13_364" class="t s4_364">address in the LL and SC. The address is the </span><span id="t14_364" class="t s8_364">same </span><span id="t15_364" class="t s4_364">if the virtual address, physical address, and cacheability &amp; </span>
<span id="t16_364" class="t s4_364">coherency attribute are identical. </span>
<span id="t17_364" class="t s4_364">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="t18_364" class="t s4_364">is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is </span>
<span id="t19_364" class="t s4_364">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="t1a_364" class="t s4_364">location: </span>
<span id="t1b_364" class="t s4_364">• </span><span id="t1c_364" class="t s7_364">Uniprocessor atomicity: </span><span id="t1d_364" class="t s4_364">To provide atomic RMW on a single processor, all accesses to the location must be </span>
<span id="t1e_364" class="t s4_364">made with memory access type of either </span><span id="t1f_364" class="t s8_364">cached noncoherent </span><span id="t1g_364" class="t s4_364">or </span><span id="t1h_364" class="t s8_364">cached coherent</span><span id="t1i_364" class="t s4_364">. All accesses must be to one or </span>
<span id="t1j_364" class="t s4_364">the other access type, and they may not be mixed. </span>
<span id="t1k_364" class="t s4_364">• </span><span id="t1l_364" class="t s7_364">MP atomicity: </span><span id="t1m_364" class="t s4_364">To provide atomic RMW among multiple processors, all accesses to the location must be made </span>
<span id="t1n_364" class="t s4_364">with a memory access type of </span><span id="t1o_364" class="t s8_364">cached coherent</span><span id="t1p_364" class="t s4_364">. </span>
<span id="t1q_364" class="t s4_364">• </span><span id="t1r_364" class="t s7_364">I/O System: </span><span id="t1s_364" class="t s4_364">To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with </span>
<span id="t1t_364" class="t s4_364">a memory access type of </span><span id="t1u_364" class="t s8_364">cached coherent</span><span id="t1v_364" class="t s4_364">. If the I/O system does not use coherent memory operations, then </span>
<span id="t1w_364" class="t s4_364">atomic RMW cannot be provided with respect to the I/O reads and writes. </span>
<span id="t1x_364" class="t s4_364">Release 6 (with </span><span id="t1y_364" class="t s9_364">Config5 </span>
<span id="t1z_364" class="t sa_364">ULS </span>
<span id="t20_364" class="t s4_364">=1) formally defines support for uncached LL and SC with the following constraints. </span>
<span id="t21_364" class="t s4_364">• </span><span id="t22_364" class="t s4_364">Both LL and SC must be uncached, and the address must be defined as synchronizable in the system. If the </span>
<span id="t23_364" class="t s4_364">address is non-synchronizable, then this may result in UNPREDICTABLE behavior. The recommended response </span>
<span id="t24_364" class="t s4_364">is that the sub-system report a Bus Error to the processor. </span>
<span id="t25_364" class="t s4_364">• </span><span id="t26_364" class="t s4_364">The use of uncached LL and SC is applicable to any address within the supported address range of the system, or </span>
<span id="t27_364" class="t s4_364">any system configuration, as long as the system implements means to monitor the sequence. </span>
<span id="t28_364" class="t s4_364">• </span><span id="t29_364" class="t s4_364">The SC that ends the sequence may fail locally, but never succeed locally within the processor. When it does not </span>
<span id="t2a_364" class="t s4_364">fail locally, the SC must be issued to a “monitor” which is responsible for monitoring the address. This monitor </span>
<span id="t2b_364" class="t s4_364">makes the final determination as to whether the SC fails or not, and communicates this to the processor that initi- </span>
<span id="t2c_364" class="t s4_364">ated the sequence. </span>
<span id="t2d_364" class="t s4_364">It is implementation dependent as to what form the monitor takes. It is however differentiated from cached LL </span>
<span id="t2e_364" class="t s4_364">and SC which rely on a coherence protocol to make the determination as to whether the sequence succeeds. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
