{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 20:07:40 2015 " "Info: Processing started: Sun Oct 11 20:07:40 2015" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off fulladdergate -c fulladdergate " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off fulladdergate -c fulladdergate" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B cout 7.300 ns Longest " "Info: Longest tpd from source pin B to destination pin cout is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns B 1 PIN Pin_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = Pin_124; Fanout = 2; PIN Node = 'B'" {  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "" { B } "NODE_NAME" } } } { "c:/project/fulladdergate/fulladdergate.bdf" "" "" { Schematic "c:/project/fulladdergate/fulladdergate.bdf" { { 24 80 248 40 "B" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 2.800 ns inst8~41 2 COMB LC3_C25 1 " "Info: 2: + IC(0.500 ns) + CELL(1.000 ns) = 2.800 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'inst8~41'" {  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "1.500 ns" { B inst8~41 } "NODE_NAME" } } } { "c:/project/fulladdergate/fulladdergate.bdf" "" "" { Schematic "c:/project/fulladdergate/fulladdergate.bdf" { { 272 528 592 320 "inst8" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 7.300 ns cout 3 PIN Pin_13 0 " "Info: 3: + IC(0.700 ns) + CELL(3.800 ns) = 7.300 ns; Loc. = Pin_13; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "4.500 ns" { inst8~41 cout } "NODE_NAME" } } } { "c:/project/fulladdergate/fulladdergate.bdf" "" "" { Schematic "c:/project/fulladdergate/fulladdergate.bdf" { { 288 616 792 304 "cout" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns 83.56 % " "Info: Total cell delay = 6.100 ns ( 83.56 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns 16.44 % " "Info: Total interconnect delay = 1.200 ns ( 16.44 % )" {  } {  } 0}  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "7.300 ns" { B inst8~41 cout } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A sum 7.100 ns Shortest " "Info: Shortest tpd from source pin A to destination pin sum is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns A 1 PIN Pin_54 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = Pin_54; Fanout = 2; PIN Node = 'A'" {  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "" { A } "NODE_NAME" } } } { "c:/project/fulladdergate/fulladdergate.bdf" "" "" { Schematic "c:/project/fulladdergate/fulladdergate.bdf" { { 0 80 248 16 "A" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.600 ns inst1~13 2 COMB LC6_C25 1 " "Info: 2: + IC(0.500 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC6_C25; Fanout = 1; COMB Node = 'inst1~13'" {  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "1.300 ns" { A inst1~13 } "NODE_NAME" } } } { "c:/project/fulladdergate/fulladdergate.bdf" "" "" { Schematic "c:/project/fulladdergate/fulladdergate.bdf" { { 48 424 488 96 "inst1" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 7.100 ns sum 3 PIN Pin_17 0 " "Info: 3: + IC(0.700 ns) + CELL(3.800 ns) = 7.100 ns; Loc. = Pin_17; Fanout = 0; PIN Node = 'sum'" {  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "4.500 ns" { inst1~13 sum } "NODE_NAME" } } } { "c:/project/fulladdergate/fulladdergate.bdf" "" "" { Schematic "c:/project/fulladdergate/fulladdergate.bdf" { { 64 520 696 80 "sum" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.900 ns 83.10 % " "Info: Total cell delay = 5.900 ns ( 83.10 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns 16.90 % " "Info: Total interconnect delay = 1.200 ns ( 16.90 % )" {  } {  } 0}  } { { "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" "" "" { Report "c:/project/fulladdergate/db/fulladdergate_cmp.qrpt" Compiler "fulladdergate" "UNKNOWN" "V1" "c:/project/fulladdergate/db/fulladdergate.quartus_db" { Floorplan "" "" "7.100 ns" { A inst1~13 sum } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 20:07:41 2015 " "Info: Processing ended: Sun Oct 11 20:07:41 2015" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
