
ECE499-TDR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c00  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019bc  08009de0  08009de0  00019de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b79c  0800b79c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b79c  0800b79c  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b79c  0800b79c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b79c  0800b79c  0001b79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7a0  0800b7a0  0001b7a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b7a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  200001f0  0800b994  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000828  0800b994  00020828  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001433f  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e87  00000000  00000000  0003455f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  000373e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001250  00000000  00000000  000387c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004d27  00000000  00000000  00039a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018304  00000000  00000000  0003e737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7855  00000000  00000000  00056a3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011e290  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006824  00000000  00000000  0011e2e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009dc8 	.word	0x08009dc8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	08009dc8 	.word	0x08009dc8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <TDC7200_Read_N_Registers>:
}



double TDC7200_Read_N_Registers(uint8_t regToRead, uint8_t n)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	460a      	mov	r2, r1
 8000d4e:	71fb      	strb	r3, [r7, #7]
 8000d50:	4613      	mov	r3, r2
 8000d52:	71bb      	strb	r3, [r7, #6]
	//Note: the TDC chip reads from 1 register (1byte) or 3 registers if AutoIncr bit cmd is used (ie: 3bytes)
	//User chooses whether to send n=1 or n=3 into this function depending on what register(s) they want to read from


	uint8_t	rxSpiData[3]; //this array will hold either 1 or 3 bytes of data sent from TDC register(s)
	uint32_t processedData = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
	double finalResult = 0;
 8000d58:	f04f 0200 	mov.w	r2, #0
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t regAndOpcode = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	72fb      	strb	r3, [r7, #11]


	if (n == 3) //ie: if reading more than 1 byte..(ex: 3), enable auto_incr cmd bit and read cmd bit
 8000d68:	79bb      	ldrb	r3, [r7, #6]
 8000d6a:	2b03      	cmp	r3, #3
 8000d6c:	d105      	bne.n	8000d7a <TDC7200_Read_N_Registers+0x36>
		regAndOpcode = regToRead | TDC_READ_CMD | TDC_AUTO_INCR;
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	72fb      	strb	r3, [r7, #11]
 8000d78:	e001      	b.n	8000d7e <TDC7200_Read_N_Registers+0x3a>

	else //if reading 1 byte, simply attach read cmd bit, no auto incr
		regAndOpcode = regToRead | TDC_READ_CMD;
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	72fb      	strb	r3, [r7, #11]

	//select this slave device, CS = 0
	HAL_GPIO_WritePin(TDC7200_CS_GPIO_Port, TDC7200_CS_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d88:	f001 fc40 	bl	800260c <HAL_GPIO_WritePin>

	//Tx data via SPI API, if SPI txn fails (ie: != HAL_OK), return -1
	if((HAL_SPI_Transmit(&hspi1, &regAndOpcode, 1, HAL_MAX_DELAY)) != HAL_OK)
 8000d8c:	f107 010b 	add.w	r1, r7, #11
 8000d90:	f04f 33ff 	mov.w	r3, #4294967295
 8000d94:	2201      	movs	r2, #1
 8000d96:	4821      	ldr	r0, [pc, #132]	; (8000e1c <TDC7200_Read_N_Registers+0xd8>)
 8000d98:	f003 f9ad 	bl	80040f6 <HAL_SPI_Transmit>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d003      	beq.n	8000daa <TDC7200_Read_N_Registers+0x66>
		return -1;
 8000da2:	f04f 0200 	mov.w	r2, #0
 8000da6:	4b1e      	ldr	r3, [pc, #120]	; (8000e20 <TDC7200_Read_N_Registers+0xdc>)
 8000da8:	e02f      	b.n	8000e0a <TDC7200_Read_N_Registers+0xc6>

	//Rx data via SPI API, if SPI rxn fails (ie: != HAL_OK), return -1
	if((HAL_SPI_Receive(&hspi1, rxSpiData, n, HAL_MAX_DELAY)) != HAL_OK)
 8000daa:	79bb      	ldrb	r3, [r7, #6]
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	f107 010c 	add.w	r1, r7, #12
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	4819      	ldr	r0, [pc, #100]	; (8000e1c <TDC7200_Read_N_Registers+0xd8>)
 8000db8:	f003 fb0b 	bl	80043d2 <HAL_SPI_Receive>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <TDC7200_Read_N_Registers+0x86>
		return -1;
 8000dc2:	f04f 0200 	mov.w	r2, #0
 8000dc6:	4b16      	ldr	r3, [pc, #88]	; (8000e20 <TDC7200_Read_N_Registers+0xdc>)
 8000dc8:	e01f      	b.n	8000e0a <TDC7200_Read_N_Registers+0xc6>


	if(n == 1)
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d101      	bne.n	8000dd4 <TDC7200_Read_N_Registers+0x90>
		processedData = rxSpiData[0];
 8000dd0:	7b3b      	ldrb	r3, [r7, #12]
 8000dd2:	61fb      	str	r3, [r7, #28]
	if(n==3)
 8000dd4:	79bb      	ldrb	r3, [r7, #6]
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d107      	bne.n	8000dea <TDC7200_Read_N_Registers+0xa6>
		processedData = (rxSpiData[0] << 16) | (rxSpiData[1] << 8) | (rxSpiData[0] << 0);
 8000dda:	7b3b      	ldrb	r3, [r7, #12]
 8000ddc:	041a      	lsls	r2, r3, #16
 8000dde:	7b7b      	ldrb	r3, [r7, #13]
 8000de0:	021b      	lsls	r3, r3, #8
 8000de2:	4313      	orrs	r3, r2
 8000de4:	7b3a      	ldrb	r2, [r7, #12]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	61fb      	str	r3, [r7, #28]


	finalResult = processedData;
 8000dea:	69f8      	ldr	r0, [r7, #28]
 8000dec:	f7ff fbb2 	bl	8000554 <__aeabi_ui2d>
 8000df0:	4602      	mov	r2, r0
 8000df2:	460b      	mov	r3, r1
 8000df4:	e9c7 2304 	strd	r2, r3, [r7, #16]

	HAL_GPIO_WritePin(TDC7200_CS_GPIO_Port, TDC7200_CS_Pin, GPIO_PIN_SET); //release SPI CS line, un-select this slave device
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e02:	f001 fc03 	bl	800260c <HAL_GPIO_WritePin>
	return finalResult;
 8000e06:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8000e0a:	ec43 2b17 	vmov	d7, r2, r3
 8000e0e:	eeb0 0a47 	vmov.f32	s0, s14
 8000e12:	eef0 0a67 	vmov.f32	s1, s15
 8000e16:	3720      	adds	r7, #32
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000274 	.word	0x20000274
 8000e20:	bff00000 	.word	0xbff00000

08000e24 <TDC7200_startMeasurement>:

void TDC7200_startMeasurement(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
	uint8_t address[2] = {40, 43};
 8000e2a:	f642 3328 	movw	r3, #11048	; 0x2b28
 8000e2e:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(TDC7200_CS_GPIO_Port, TDC7200_CS_Pin, GPIO_PIN_RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e3a:	f001 fbe7 	bl	800260c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, address, 2, HAL_MAX_DELAY);
 8000e3e:	1d39      	adds	r1, r7, #4
 8000e40:	f04f 33ff 	mov.w	r3, #4294967295
 8000e44:	2202      	movs	r2, #2
 8000e46:	4807      	ldr	r0, [pc, #28]	; (8000e64 <TDC7200_startMeasurement+0x40>)
 8000e48:	f003 f955 	bl	80040f6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(TDC7200_CS_GPIO_Port, TDC7200_CS_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e56:	f001 fbd9 	bl	800260c <HAL_GPIO_WritePin>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000274 	.word	0x20000274

08000e68 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08a      	sub	sp, #40	; 0x28
 8000e6c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6e:	f107 0314 	add.w	r3, r7, #20
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]
 8000e7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e7e:	4b6f      	ldr	r3, [pc, #444]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e82:	4a6e      	ldr	r2, [pc, #440]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000e84:	f043 0320 	orr.w	r3, r3, #32
 8000e88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e8a:	4b6c      	ldr	r3, [pc, #432]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8e:	f003 0320 	and.w	r3, r3, #32
 8000e92:	613b      	str	r3, [r7, #16]
 8000e94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e96:	4b69      	ldr	r3, [pc, #420]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9a:	4a68      	ldr	r2, [pc, #416]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea2:	4b66      	ldr	r3, [pc, #408]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	4b63      	ldr	r3, [pc, #396]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb2:	4a62      	ldr	r2, [pc, #392]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eba:	4b60      	ldr	r3, [pc, #384]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	4b5d      	ldr	r3, [pc, #372]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	4a5c      	ldr	r2, [pc, #368]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed2:	4b5a      	ldr	r3, [pc, #360]	; (800103c <MX_GPIO_Init+0x1d4>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TDC7200_EN_GPIO_Port, TDC7200_EN_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	4857      	ldr	r0, [pc, #348]	; (8001040 <MX_GPIO_Init+0x1d8>)
 8000ee4:	f001 fb92 	bl	800260c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADXL345_GPIO_Port, ADXL345_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef2:	f001 fb8b 	bl	800260c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TDC7200_CS_GPIO_Port, TDC7200_CS_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000efc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f00:	f001 fb84 	bl	800260c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TDC7200_TRIG_GPIO_Port, TDC7200_TRIG_Pin, GPIO_PIN_SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	2140      	movs	r1, #64	; 0x40
 8000f08:	484e      	ldr	r0, [pc, #312]	; (8001044 <MX_GPIO_Init+0x1dc>)
 8000f0a:	f001 fb7f 	bl	800260c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f14:	484b      	ldr	r0, [pc, #300]	; (8001044 <MX_GPIO_Init+0x1dc>)
 8000f16:	f001 fb79 	bl	800260c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDC7200_EN_Pin;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f26:	2302      	movs	r3, #2
 8000f28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TDC7200_EN_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4843      	ldr	r0, [pc, #268]	; (8001040 <MX_GPIO_Init+0x1d8>)
 8000f32:	f001 f9e9 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f36:	2302      	movs	r3, #2
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	4619      	mov	r1, r3
 8000f48:	483d      	ldr	r0, [pc, #244]	; (8001040 <MX_GPIO_Init+0x1d8>)
 8000f4a:	f001 f9dd 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f54:	2303      	movs	r3, #3
 8000f56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4839      	ldr	r0, [pc, #228]	; (8001048 <MX_GPIO_Init+0x1e0>)
 8000f64:	f001 f9d0 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA5 PA6 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f68:	f240 436f 	movw	r3, #1135	; 0x46f
 8000f6c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f80:	f001 f9c2 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|TDC7200_INT_Pin|BUTTON2_Pin;
 8000f84:	f44f 538c 	mov.w	r3, #4480	; 0x1180
 8000f88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	4619      	mov	r1, r3
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9c:	f001 f9b4 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PULSE_SIG_IN_Pin;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSE_SIG_IN_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4824      	ldr	r0, [pc, #144]	; (8001044 <MX_GPIO_Init+0x1dc>)
 8000fb4:	f001 f9a8 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADXL345_Pin;
 8000fb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADXL345_GPIO_Port, &GPIO_InitStruct);
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd4:	f001 f998 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDC7200_CS_Pin;
 8000fd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TDC7200_CS_GPIO_Port, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff4:	f001 f988 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDC7200_TRIG_Pin;
 8000ff8:	2340      	movs	r3, #64	; 0x40
 8000ffa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001000:	2300      	movs	r3, #0
 8001002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001004:	2302      	movs	r3, #2
 8001006:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TDC7200_TRIG_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4619      	mov	r1, r3
 800100e:	480d      	ldr	r0, [pc, #52]	; (8001044 <MX_GPIO_Init+0x1dc>)
 8001010:	f001 f97a 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8001014:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001018:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101a:	2301      	movs	r3, #1
 800101c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2300      	movs	r3, #0
 8001024:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4619      	mov	r1, r3
 800102c:	4805      	ldr	r0, [pc, #20]	; (8001044 <MX_GPIO_Init+0x1dc>)
 800102e:	f001 f96b 	bl	8002308 <HAL_GPIO_Init>

}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	; 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	48001400 	.word	0x48001400
 8001044:	48000400 	.word	0x48000400
 8001048:	48001800 	.word	0x48001800

0800104c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001050:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001052:	4a1c      	ldr	r2, [pc, #112]	; (80010c4 <MX_I2C1_Init+0x78>)
 8001054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 8001056:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001058:	4a1b      	ldr	r2, [pc, #108]	; (80010c8 <MX_I2C1_Init+0x7c>)
 800105a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800105c:	4b18      	ldr	r3, [pc, #96]	; (80010c0 <MX_I2C1_Init+0x74>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001062:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001064:	2201      	movs	r2, #1
 8001066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001068:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <MX_I2C1_Init+0x74>)
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800106e:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001070:	2200      	movs	r2, #0
 8001072:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001074:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800107a:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <MX_I2C1_Init+0x74>)
 800107c:	2200      	movs	r2, #0
 800107e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001080:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001082:	2200      	movs	r2, #0
 8001084:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001086:	480e      	ldr	r0, [pc, #56]	; (80010c0 <MX_I2C1_Init+0x74>)
 8001088:	f001 fad8 	bl	800263c <HAL_I2C_Init>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001092:	f000 f9a7 	bl	80013e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001096:	2100      	movs	r1, #0
 8001098:	4809      	ldr	r0, [pc, #36]	; (80010c0 <MX_I2C1_Init+0x74>)
 800109a:	f001 ff59 	bl	8002f50 <HAL_I2CEx_ConfigAnalogFilter>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010a4:	f000 f99e 	bl	80013e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010a8:	2100      	movs	r1, #0
 80010aa:	4805      	ldr	r0, [pc, #20]	; (80010c0 <MX_I2C1_Init+0x74>)
 80010ac:	f001 ff9b 	bl	8002fe6 <HAL_I2CEx_ConfigDigitalFilter>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010b6:	f000 f995 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2000020c 	.word	0x2000020c
 80010c4:	40005400 	.word	0x40005400
 80010c8:	00f07bff 	.word	0x00f07bff

080010cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b09c      	sub	sp, #112	; 0x70
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e4:	f107 0318 	add.w	r3, r7, #24
 80010e8:	2244      	movs	r2, #68	; 0x44
 80010ea:	2100      	movs	r1, #0
 80010ec:	4618      	mov	r0, r3
 80010ee:	f004 f9f3 	bl	80054d8 <memset>
  if(i2cHandle->Instance==I2C1)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a2d      	ldr	r2, [pc, #180]	; (80011ac <HAL_I2C_MspInit+0xe0>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d153      	bne.n	80011a4 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010fc:	2340      	movs	r3, #64	; 0x40
 80010fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001100:	2300      	movs	r3, #0
 8001102:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001104:	f107 0318 	add.w	r3, r7, #24
 8001108:	4618      	mov	r0, r3
 800110a:	f002 fd59 	bl	8003bc0 <HAL_RCCEx_PeriphCLKConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001114:	f000 f966 	bl	80013e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001118:	4b25      	ldr	r3, [pc, #148]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 800111a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111c:	4a24      	ldr	r2, [pc, #144]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001124:	4b22      	ldr	r3, [pc, #136]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 8001126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001130:	4b1f      	ldr	r3, [pc, #124]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 8001132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001134:	4a1e      	ldr	r2, [pc, #120]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 8001136:	f043 0302 	orr.w	r3, r3, #2
 800113a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800113c:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 800113e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001148:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800114c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800114e:	2312      	movs	r3, #18
 8001150:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2300      	movs	r3, #0
 8001158:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800115a:	2304      	movs	r3, #4
 800115c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001168:	f001 f8ce 	bl	8002308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800116c:	2380      	movs	r3, #128	; 0x80
 800116e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001170:	2312      	movs	r3, #18
 8001172:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2300      	movs	r3, #0
 800117a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800117c:	2304      	movs	r3, #4
 800117e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001180:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001184:	4619      	mov	r1, r3
 8001186:	480b      	ldr	r0, [pc, #44]	; (80011b4 <HAL_I2C_MspInit+0xe8>)
 8001188:	f001 f8be 	bl	8002308 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 800118e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001190:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 8001192:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001196:	6593      	str	r3, [r2, #88]	; 0x58
 8001198:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <HAL_I2C_MspInit+0xe4>)
 800119a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800119c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011a4:	bf00      	nop
 80011a6:	3770      	adds	r7, #112	; 0x70
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40005400 	.word	0x40005400
 80011b0:	40021000 	.word	0x40021000
 80011b4:	48000400 	.word	0x48000400

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011be:	f000 ff2c 	bl	800201a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c2:	f000 f88b 	bl	80012dc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
    GPIOB->MODER &= ~GPIO_MODER_MODE4_Msk;
 80011c6:	4b3e      	ldr	r3, [pc, #248]	; (80012c0 <main+0x108>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a3d      	ldr	r2, [pc, #244]	; (80012c0 <main+0x108>)
 80011cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011d0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= GPIO_MODER_MODE4_0;
 80011d2:	4b3b      	ldr	r3, [pc, #236]	; (80012c0 <main+0x108>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a3a      	ldr	r2, [pc, #232]	; (80012c0 <main+0x108>)
 80011d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011dc:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011de:	f7ff fe43 	bl	8000e68 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011e2:	f7ff ff33 	bl	800104c <MX_I2C1_Init>
  MX_TIM6_Init();
 80011e6:	f000 fe1f 	bl	8001e28 <MX_TIM6_Init>
  MX_TIM7_Init();
 80011ea:	f000 fe5d 	bl	8001ea8 <MX_TIM7_Init>
  MX_TIM3_Init();
 80011ee:	f000 fdcd 	bl	8001d8c <MX_TIM3_Init>
  MX_TIM2_Init();
 80011f2:	f000 fd7f 	bl	8001cf4 <MX_TIM2_Init>
  MX_SPI1_Init();
 80011f6:	f000 f8fb 	bl	80013f0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


	SSD1306_Init();
 80011fa:	f000 f98d 	bl	8001518 <SSD1306_Init>
	OLED_Startup();
 80011fe:	f000 f8b9 	bl	8001374 <OLED_Startup>
	HAL_Delay(2000);
 8001202:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001206:	f000 ff79 	bl	80020fc <HAL_Delay>
	SSD1306_Clear();
 800120a:	f000 fbaa 	bl	8001962 <SSD1306_Clear>


  HAL_Delay(1000);
 800120e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001212:	f000 ff73 	bl	80020fc <HAL_Delay>
  HAL_GPIO_WritePin(TDC7200_EN_GPIO_Port, TDC7200_EN_Pin, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	2101      	movs	r1, #1
 800121a:	482a      	ldr	r0, [pc, #168]	; (80012c4 <main+0x10c>)
 800121c:	f001 f9f6 	bl	800260c <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8001220:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001224:	f000 ff6a 	bl	80020fc <HAL_Delay>
  HAL_GPIO_WritePin(TDC7200_EN_GPIO_Port, TDC7200_EN_Pin, 1);
 8001228:	2201      	movs	r2, #1
 800122a:	2101      	movs	r1, #1
 800122c:	4825      	ldr	r0, [pc, #148]	; (80012c4 <main+0x10c>)
 800122e:	f001 f9ed 	bl	800260c <HAL_GPIO_WritePin>
  //HAL_Delay(500);
	//TDC7200_startMeasurement();

	//TDC7200_WriteRegister(TDC_CONFIG1, &juice);
  //HAL_Delay(500);
  double idk = 99;
 8001232:	a321      	add	r3, pc, #132	; (adr r3, 80012b8 <main+0x100>)
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	e9c7 2300 	strd	r2, r3, [r7]
  idk = TDC7200_Read_N_Registers(TDC_CONFIG2, 1);
 800123c:	2101      	movs	r1, #1
 800123e:	2001      	movs	r0, #1
 8001240:	f7ff fd80 	bl	8000d44 <TDC7200_Read_N_Registers>
 8001244:	ed87 0b00 	vstr	d0, [r7]
//  GPIOB->MODER |= GPIO_MODER_MODE4_0;
//  GPIOB->BSRR = 1 << 4; 	//set to 1
//  GPIOB->BSRR = 1 << 20; 	//set to 0
//  GPIOB->BSRR = 1 << 4; 	//set to 1

  uint8_t incr = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	73fb      	strb	r3, [r7, #15]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//ADXL345_ReadAccel_SPI(&accelDevice);
		TDC7200_startMeasurement();
 800124c:	f7ff fdea 	bl	8000e24 <TDC7200_startMeasurement>

	  idk = TDC7200_Read_N_Registers((TDC_CONFIG1), 1);
 8001250:	2101      	movs	r1, #1
 8001252:	2000      	movs	r0, #0
 8001254:	f7ff fd76 	bl	8000d44 <TDC7200_Read_N_Registers>
 8001258:	ed87 0b00 	vstr	d0, [r7]

		SSD1306_Clear();
 800125c:	f000 fb81 	bl	8001962 <SSD1306_Clear>

		SSD1306_GotoXY(38, 0);
 8001260:	2100      	movs	r1, #0
 8001262:	2026      	movs	r0, #38	; 0x26
 8001264:	f000 fac2 	bl	80017ec <SSD1306_GotoXY>
		SSD1306_Puts(" TDR ", &Font_11x18, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	4917      	ldr	r1, [pc, #92]	; (80012c8 <main+0x110>)
 800126c:	4817      	ldr	r0, [pc, #92]	; (80012cc <main+0x114>)
 800126e:	f000 fb53 	bl	8001918 <SSD1306_Puts>

		SSD1306_GotoXY(0, 36);
 8001272:	2124      	movs	r1, #36	; 0x24
 8001274:	2000      	movs	r0, #0
 8001276:	f000 fab9 	bl	80017ec <SSD1306_GotoXY>
		sprintf(buff, "rxData: %0.2f", idk);
 800127a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800127e:	4914      	ldr	r1, [pc, #80]	; (80012d0 <main+0x118>)
 8001280:	4814      	ldr	r0, [pc, #80]	; (80012d4 <main+0x11c>)
 8001282:	f004 ffb1 	bl	80061e8 <siprintf>
		SSD1306_Puts(buff, &Font_7x10, 1);
 8001286:	2201      	movs	r2, #1
 8001288:	4913      	ldr	r1, [pc, #76]	; (80012d8 <main+0x120>)
 800128a:	4812      	ldr	r0, [pc, #72]	; (80012d4 <main+0x11c>)
 800128c:	f000 fb44 	bl	8001918 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8001290:	f000 fa06 	bl	80016a0 <SSD1306_UpdateScreen>

		HAL_Delay(1000);
 8001294:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001298:	f000 ff30 	bl	80020fc <HAL_Delay>
		TDC7200_startMeasurement();
 800129c:	f7ff fdc2 	bl	8000e24 <TDC7200_startMeasurement>
		incr++;
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	3301      	adds	r3, #1
 80012a4:	73fb      	strb	r3, [r7, #15]
		if(incr > 22) incr = 0;
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	2b16      	cmp	r3, #22
 80012aa:	d9cf      	bls.n	800124c <main+0x94>
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]
		TDC7200_startMeasurement();
 80012b0:	e7cc      	b.n	800124c <main+0x94>
 80012b2:	bf00      	nop
 80012b4:	f3af 8000 	nop.w
 80012b8:	00000000 	.word	0x00000000
 80012bc:	4058c000 	.word	0x4058c000
 80012c0:	48000400 	.word	0x48000400
 80012c4:	48001400 	.word	0x48001400
 80012c8:	20000008 	.word	0x20000008
 80012cc:	08009de0 	.word	0x08009de0
 80012d0:	08009de8 	.word	0x08009de8
 80012d4:	20000258 	.word	0x20000258
 80012d8:	20000000 	.word	0x20000000

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	; 0x50
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0318 	add.w	r3, r7, #24
 80012e6:	2238      	movs	r2, #56	; 0x38
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f004 f8f4 	bl	80054d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80012fe:	2000      	movs	r0, #0
 8001300:	f001 febe 	bl	8003080 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001304:	2302      	movs	r3, #2
 8001306:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001308:	f44f 7380 	mov.w	r3, #256	; 0x100
 800130c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800130e:	2340      	movs	r3, #64	; 0x40
 8001310:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001312:	2302      	movs	r3, #2
 8001314:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001316:	2302      	movs	r3, #2
 8001318:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800131a:	2301      	movs	r3, #1
 800131c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 800131e:	2314      	movs	r3, #20
 8001320:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001322:	2302      	movs	r3, #2
 8001324:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001326:	2302      	movs	r3, #2
 8001328:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800132a:	2302      	movs	r3, #2
 800132c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132e:	f107 0318 	add.w	r3, r7, #24
 8001332:	4618      	mov	r0, r3
 8001334:	f001 ff48 	bl	80031c8 <HAL_RCC_OscConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800133e:	f000 f851 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001342:	230f      	movs	r3, #15
 8001344:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001346:	2303      	movs	r3, #3
 8001348:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	2104      	movs	r1, #4
 800135a:	4618      	mov	r0, r3
 800135c:	f002 fa4c 	bl	80037f8 <HAL_RCC_ClockConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001366:	f000 f83d 	bl	80013e4 <Error_Handler>
  }
}
 800136a:	bf00      	nop
 800136c:	3750      	adds	r7, #80	; 0x50
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <OLED_Startup>:

/* USER CODE BEGIN 4 */


void OLED_Startup(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8001378:	f000 faf3 	bl	8001962 <SSD1306_Clear>
	SSD1306_GotoXY(38, 0);
 800137c:	2100      	movs	r1, #0
 800137e:	2026      	movs	r0, #38	; 0x26
 8001380:	f000 fa34 	bl	80017ec <SSD1306_GotoXY>
	SSD1306_Puts(" TDR ", &Font_11x18, 0);
 8001384:	2200      	movs	r2, #0
 8001386:	4911      	ldr	r1, [pc, #68]	; (80013cc <OLED_Startup+0x58>)
 8001388:	4811      	ldr	r0, [pc, #68]	; (80013d0 <OLED_Startup+0x5c>)
 800138a:	f000 fac5 	bl	8001918 <SSD1306_Puts>
	SSD1306_GotoXY(24, 22);
 800138e:	2116      	movs	r1, #22
 8001390:	2018      	movs	r0, #24
 8001392:	f000 fa2b 	bl	80017ec <SSD1306_GotoXY>
	SSD1306_Puts("Time-Domain", &Font_7x10, 1);
 8001396:	2201      	movs	r2, #1
 8001398:	490e      	ldr	r1, [pc, #56]	; (80013d4 <OLED_Startup+0x60>)
 800139a:	480f      	ldr	r0, [pc, #60]	; (80013d8 <OLED_Startup+0x64>)
 800139c:	f000 fabc 	bl	8001918 <SSD1306_Puts>
	SSD1306_GotoXY(20, 34);
 80013a0:	2122      	movs	r1, #34	; 0x22
 80013a2:	2014      	movs	r0, #20
 80013a4:	f000 fa22 	bl	80017ec <SSD1306_GotoXY>
	SSD1306_Puts("Reflectometer", &Font_7x10, 1);
 80013a8:	2201      	movs	r2, #1
 80013aa:	490a      	ldr	r1, [pc, #40]	; (80013d4 <OLED_Startup+0x60>)
 80013ac:	480b      	ldr	r0, [pc, #44]	; (80013dc <OLED_Startup+0x68>)
 80013ae:	f000 fab3 	bl	8001918 <SSD1306_Puts>

	SSD1306_GotoXY(24, 52);
 80013b2:	2134      	movs	r1, #52	; 0x34
 80013b4:	2018      	movs	r0, #24
 80013b6:	f000 fa19 	bl	80017ec <SSD1306_GotoXY>
	SSD1306_Puts("UVic ECE499", &Font_7x10, 1);
 80013ba:	2201      	movs	r2, #1
 80013bc:	4905      	ldr	r1, [pc, #20]	; (80013d4 <OLED_Startup+0x60>)
 80013be:	4808      	ldr	r0, [pc, #32]	; (80013e0 <OLED_Startup+0x6c>)
 80013c0:	f000 faaa 	bl	8001918 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80013c4:	f000 f96c 	bl	80016a0 <SSD1306_UpdateScreen>
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000008 	.word	0x20000008
 80013d0:	08009de0 	.word	0x08009de0
 80013d4:	20000000 	.word	0x20000000
 80013d8:	08009df8 	.word	0x08009df8
 80013dc:	08009e04 	.word	0x08009e04
 80013e0:	08009e14 	.word	0x08009e14

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while(1)
 80013ec:	e7fe      	b.n	80013ec <Error_Handler+0x8>
	...

080013f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013f4:	4b16      	ldr	r3, [pc, #88]	; (8001450 <MX_SPI1_Init+0x60>)
 80013f6:	4a17      	ldr	r2, [pc, #92]	; (8001454 <MX_SPI1_Init+0x64>)
 80013f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <MX_SPI1_Init+0x60>)
 80013fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001400:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001402:	4b13      	ldr	r3, [pc, #76]	; (8001450 <MX_SPI1_Init+0x60>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <MX_SPI1_Init+0x60>)
 800140a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800140e:	60da      	str	r2, [r3, #12]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_SPI1_Init+0x60>)
 8001412:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001416:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <MX_SPI1_Init+0x60>)
 800141a:	2238      	movs	r2, #56	; 0x38
 800141c:	61da      	str	r2, [r3, #28]
  hspi1.Init.TIMode = SPI_TIMODE_ENABLE;
 800141e:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <MX_SPI1_Init+0x60>)
 8001420:	2210      	movs	r2, #16
 8001422:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001424:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <MX_SPI1_Init+0x60>)
 8001426:	2200      	movs	r2, #0
 8001428:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <MX_SPI1_Init+0x60>)
 800142c:	2207      	movs	r2, #7
 800142e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001430:	4b07      	ldr	r3, [pc, #28]	; (8001450 <MX_SPI1_Init+0x60>)
 8001432:	2200      	movs	r2, #0
 8001434:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <MX_SPI1_Init+0x60>)
 8001438:	2200      	movs	r2, #0
 800143a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	; (8001450 <MX_SPI1_Init+0x60>)
 800143e:	f002 fdaf 	bl	8003fa0 <HAL_SPI_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_SPI1_Init+0x5c>
  {
    Error_Handler();
 8001448:	f7ff ffcc 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000274 	.word	0x20000274
 8001454:	40013000 	.word	0x40013000

08001458 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08a      	sub	sp, #40	; 0x28
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a25      	ldr	r2, [pc, #148]	; (800150c <HAL_SPI_MspInit+0xb4>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d144      	bne.n	8001504 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800147a:	4b25      	ldr	r3, [pc, #148]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 800147c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800147e:	4a24      	ldr	r2, [pc, #144]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 8001480:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001484:	6613      	str	r3, [r2, #96]	; 0x60
 8001486:	4b22      	ldr	r3, [pc, #136]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 8001488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800148a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	4b1f      	ldr	r3, [pc, #124]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001496:	4a1e      	ldr	r2, [pc, #120]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149e:	4b1c      	ldr	r3, [pc, #112]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014aa:	4b19      	ldr	r3, [pc, #100]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ae:	4a18      	ldr	r2, [pc, #96]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014b6:	4b16      	ldr	r3, [pc, #88]	; (8001510 <HAL_SPI_MspInit+0xb8>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014c2:	2310      	movs	r3, #16
 80014c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c6:	2302      	movs	r3, #2
 80014c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014d2:	2305      	movs	r3, #5
 80014d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e0:	f000 ff12 	bl	8002308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80014e4:	2338      	movs	r3, #56	; 0x38
 80014e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014f4:	2305      	movs	r3, #5
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	4805      	ldr	r0, [pc, #20]	; (8001514 <HAL_SPI_MspInit+0xbc>)
 8001500:	f000 ff02 	bl	8002308 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001504:	bf00      	nop
 8001506:	3728      	adds	r7, #40	; 0x28
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40013000 	.word	0x40013000
 8001510:	40021000 	.word	0x40021000
 8001514:	48000400 	.word	0x48000400

08001518 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800151e:	f000 fa29 	bl	8001974 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001522:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001526:	2201      	movs	r2, #1
 8001528:	2178      	movs	r1, #120	; 0x78
 800152a:	485b      	ldr	r0, [pc, #364]	; (8001698 <SSD1306_Init+0x180>)
 800152c:	f001 fa0a 	bl	8002944 <HAL_I2C_IsDeviceReady>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001536:	2300      	movs	r3, #0
 8001538:	e0a9      	b.n	800168e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800153a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800153e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001540:	e002      	b.n	8001548 <SSD1306_Init+0x30>
		p--;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3b01      	subs	r3, #1
 8001546:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f9      	bne.n	8001542 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800154e:	22ae      	movs	r2, #174	; 0xae
 8001550:	2100      	movs	r1, #0
 8001552:	2078      	movs	r0, #120	; 0x78
 8001554:	f000 fa8a 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001558:	2220      	movs	r2, #32
 800155a:	2100      	movs	r1, #0
 800155c:	2078      	movs	r0, #120	; 0x78
 800155e:	f000 fa85 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001562:	2210      	movs	r2, #16
 8001564:	2100      	movs	r1, #0
 8001566:	2078      	movs	r0, #120	; 0x78
 8001568:	f000 fa80 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800156c:	22b0      	movs	r2, #176	; 0xb0
 800156e:	2100      	movs	r1, #0
 8001570:	2078      	movs	r0, #120	; 0x78
 8001572:	f000 fa7b 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001576:	22c8      	movs	r2, #200	; 0xc8
 8001578:	2100      	movs	r1, #0
 800157a:	2078      	movs	r0, #120	; 0x78
 800157c:	f000 fa76 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001580:	2200      	movs	r2, #0
 8001582:	2100      	movs	r1, #0
 8001584:	2078      	movs	r0, #120	; 0x78
 8001586:	f000 fa71 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800158a:	2210      	movs	r2, #16
 800158c:	2100      	movs	r1, #0
 800158e:	2078      	movs	r0, #120	; 0x78
 8001590:	f000 fa6c 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001594:	2240      	movs	r2, #64	; 0x40
 8001596:	2100      	movs	r1, #0
 8001598:	2078      	movs	r0, #120	; 0x78
 800159a:	f000 fa67 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800159e:	2281      	movs	r2, #129	; 0x81
 80015a0:	2100      	movs	r1, #0
 80015a2:	2078      	movs	r0, #120	; 0x78
 80015a4:	f000 fa62 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80015a8:	22ff      	movs	r2, #255	; 0xff
 80015aa:	2100      	movs	r1, #0
 80015ac:	2078      	movs	r0, #120	; 0x78
 80015ae:	f000 fa5d 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80015b2:	22a1      	movs	r2, #161	; 0xa1
 80015b4:	2100      	movs	r1, #0
 80015b6:	2078      	movs	r0, #120	; 0x78
 80015b8:	f000 fa58 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80015bc:	22a6      	movs	r2, #166	; 0xa6
 80015be:	2100      	movs	r1, #0
 80015c0:	2078      	movs	r0, #120	; 0x78
 80015c2:	f000 fa53 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80015c6:	22a8      	movs	r2, #168	; 0xa8
 80015c8:	2100      	movs	r1, #0
 80015ca:	2078      	movs	r0, #120	; 0x78
 80015cc:	f000 fa4e 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80015d0:	223f      	movs	r2, #63	; 0x3f
 80015d2:	2100      	movs	r1, #0
 80015d4:	2078      	movs	r0, #120	; 0x78
 80015d6:	f000 fa49 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80015da:	22a4      	movs	r2, #164	; 0xa4
 80015dc:	2100      	movs	r1, #0
 80015de:	2078      	movs	r0, #120	; 0x78
 80015e0:	f000 fa44 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80015e4:	22d3      	movs	r2, #211	; 0xd3
 80015e6:	2100      	movs	r1, #0
 80015e8:	2078      	movs	r0, #120	; 0x78
 80015ea:	f000 fa3f 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80015ee:	2200      	movs	r2, #0
 80015f0:	2100      	movs	r1, #0
 80015f2:	2078      	movs	r0, #120	; 0x78
 80015f4:	f000 fa3a 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80015f8:	22d5      	movs	r2, #213	; 0xd5
 80015fa:	2100      	movs	r1, #0
 80015fc:	2078      	movs	r0, #120	; 0x78
 80015fe:	f000 fa35 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001602:	22f0      	movs	r2, #240	; 0xf0
 8001604:	2100      	movs	r1, #0
 8001606:	2078      	movs	r0, #120	; 0x78
 8001608:	f000 fa30 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800160c:	22d9      	movs	r2, #217	; 0xd9
 800160e:	2100      	movs	r1, #0
 8001610:	2078      	movs	r0, #120	; 0x78
 8001612:	f000 fa2b 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001616:	2222      	movs	r2, #34	; 0x22
 8001618:	2100      	movs	r1, #0
 800161a:	2078      	movs	r0, #120	; 0x78
 800161c:	f000 fa26 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001620:	22da      	movs	r2, #218	; 0xda
 8001622:	2100      	movs	r1, #0
 8001624:	2078      	movs	r0, #120	; 0x78
 8001626:	f000 fa21 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800162a:	2212      	movs	r2, #18
 800162c:	2100      	movs	r1, #0
 800162e:	2078      	movs	r0, #120	; 0x78
 8001630:	f000 fa1c 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001634:	22db      	movs	r2, #219	; 0xdb
 8001636:	2100      	movs	r1, #0
 8001638:	2078      	movs	r0, #120	; 0x78
 800163a:	f000 fa17 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800163e:	2220      	movs	r2, #32
 8001640:	2100      	movs	r1, #0
 8001642:	2078      	movs	r0, #120	; 0x78
 8001644:	f000 fa12 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001648:	228d      	movs	r2, #141	; 0x8d
 800164a:	2100      	movs	r1, #0
 800164c:	2078      	movs	r0, #120	; 0x78
 800164e:	f000 fa0d 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001652:	2214      	movs	r2, #20
 8001654:	2100      	movs	r1, #0
 8001656:	2078      	movs	r0, #120	; 0x78
 8001658:	f000 fa08 	bl	8001a6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800165c:	22af      	movs	r2, #175	; 0xaf
 800165e:	2100      	movs	r1, #0
 8001660:	2078      	movs	r0, #120	; 0x78
 8001662:	f000 fa03 	bl	8001a6c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001666:	222e      	movs	r2, #46	; 0x2e
 8001668:	2100      	movs	r1, #0
 800166a:	2078      	movs	r0, #120	; 0x78
 800166c:	f000 f9fe 	bl	8001a6c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001670:	2000      	movs	r0, #0
 8001672:	f000 f843 	bl	80016fc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001676:	f000 f813 	bl	80016a0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800167a:	4b08      	ldr	r3, [pc, #32]	; (800169c <SSD1306_Init+0x184>)
 800167c:	2200      	movs	r2, #0
 800167e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <SSD1306_Init+0x184>)
 8001682:	2200      	movs	r2, #0
 8001684:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001686:	4b05      	ldr	r3, [pc, #20]	; (800169c <SSD1306_Init+0x184>)
 8001688:	2201      	movs	r2, #1
 800168a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800168c:	2301      	movs	r3, #1
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	2000020c 	.word	0x2000020c
 800169c:	200006d8 	.word	0x200006d8

080016a0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80016a6:	2300      	movs	r3, #0
 80016a8:	71fb      	strb	r3, [r7, #7]
 80016aa:	e01d      	b.n	80016e8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	3b50      	subs	r3, #80	; 0x50
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	461a      	mov	r2, r3
 80016b4:	2100      	movs	r1, #0
 80016b6:	2078      	movs	r0, #120	; 0x78
 80016b8:	f000 f9d8 	bl	8001a6c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80016bc:	2200      	movs	r2, #0
 80016be:	2100      	movs	r1, #0
 80016c0:	2078      	movs	r0, #120	; 0x78
 80016c2:	f000 f9d3 	bl	8001a6c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80016c6:	2210      	movs	r2, #16
 80016c8:	2100      	movs	r1, #0
 80016ca:	2078      	movs	r0, #120	; 0x78
 80016cc:	f000 f9ce 	bl	8001a6c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	01db      	lsls	r3, r3, #7
 80016d4:	4a08      	ldr	r2, [pc, #32]	; (80016f8 <SSD1306_UpdateScreen+0x58>)
 80016d6:	441a      	add	r2, r3
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	2140      	movs	r1, #64	; 0x40
 80016dc:	2078      	movs	r0, #120	; 0x78
 80016de:	f000 f95f 	bl	80019a0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	3301      	adds	r3, #1
 80016e6:	71fb      	strb	r3, [r7, #7]
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	2b07      	cmp	r3, #7
 80016ec:	d9de      	bls.n	80016ac <SSD1306_UpdateScreen+0xc>
	}
}
 80016ee:	bf00      	nop
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200002d8 	.word	0x200002d8

080016fc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <SSD1306_Fill+0x14>
 800170c:	2300      	movs	r3, #0
 800170e:	e000      	b.n	8001712 <SSD1306_Fill+0x16>
 8001710:	23ff      	movs	r3, #255	; 0xff
 8001712:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001716:	4619      	mov	r1, r3
 8001718:	4803      	ldr	r0, [pc, #12]	; (8001728 <SSD1306_Fill+0x2c>)
 800171a:	f003 fedd 	bl	80054d8 <memset>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	200002d8 	.word	0x200002d8

0800172c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	80fb      	strh	r3, [r7, #6]
 8001736:	460b      	mov	r3, r1
 8001738:	80bb      	strh	r3, [r7, #4]
 800173a:	4613      	mov	r3, r2
 800173c:	70fb      	strb	r3, [r7, #3]
	if (
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	2b7f      	cmp	r3, #127	; 0x7f
 8001742:	d848      	bhi.n	80017d6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001744:	88bb      	ldrh	r3, [r7, #4]
 8001746:	2b3f      	cmp	r3, #63	; 0x3f
 8001748:	d845      	bhi.n	80017d6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800174a:	4b26      	ldr	r3, [pc, #152]	; (80017e4 <SSD1306_DrawPixel+0xb8>)
 800174c:	791b      	ldrb	r3, [r3, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d006      	beq.n	8001760 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	2b00      	cmp	r3, #0
 8001756:	bf0c      	ite	eq
 8001758:	2301      	moveq	r3, #1
 800175a:	2300      	movne	r3, #0
 800175c:	b2db      	uxtb	r3, r3
 800175e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001760:	78fb      	ldrb	r3, [r7, #3]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d11a      	bne.n	800179c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001766:	88fa      	ldrh	r2, [r7, #6]
 8001768:	88bb      	ldrh	r3, [r7, #4]
 800176a:	08db      	lsrs	r3, r3, #3
 800176c:	b298      	uxth	r0, r3
 800176e:	4603      	mov	r3, r0
 8001770:	01db      	lsls	r3, r3, #7
 8001772:	4413      	add	r3, r2
 8001774:	4a1c      	ldr	r2, [pc, #112]	; (80017e8 <SSD1306_DrawPixel+0xbc>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	b25a      	sxtb	r2, r3
 800177a:	88bb      	ldrh	r3, [r7, #4]
 800177c:	f003 0307 	and.w	r3, r3, #7
 8001780:	2101      	movs	r1, #1
 8001782:	fa01 f303 	lsl.w	r3, r1, r3
 8001786:	b25b      	sxtb	r3, r3
 8001788:	4313      	orrs	r3, r2
 800178a:	b259      	sxtb	r1, r3
 800178c:	88fa      	ldrh	r2, [r7, #6]
 800178e:	4603      	mov	r3, r0
 8001790:	01db      	lsls	r3, r3, #7
 8001792:	4413      	add	r3, r2
 8001794:	b2c9      	uxtb	r1, r1
 8001796:	4a14      	ldr	r2, [pc, #80]	; (80017e8 <SSD1306_DrawPixel+0xbc>)
 8001798:	54d1      	strb	r1, [r2, r3]
 800179a:	e01d      	b.n	80017d8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800179c:	88fa      	ldrh	r2, [r7, #6]
 800179e:	88bb      	ldrh	r3, [r7, #4]
 80017a0:	08db      	lsrs	r3, r3, #3
 80017a2:	b298      	uxth	r0, r3
 80017a4:	4603      	mov	r3, r0
 80017a6:	01db      	lsls	r3, r3, #7
 80017a8:	4413      	add	r3, r2
 80017aa:	4a0f      	ldr	r2, [pc, #60]	; (80017e8 <SSD1306_DrawPixel+0xbc>)
 80017ac:	5cd3      	ldrb	r3, [r2, r3]
 80017ae:	b25a      	sxtb	r2, r3
 80017b0:	88bb      	ldrh	r3, [r7, #4]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	2101      	movs	r1, #1
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	b25b      	sxtb	r3, r3
 80017c2:	4013      	ands	r3, r2
 80017c4:	b259      	sxtb	r1, r3
 80017c6:	88fa      	ldrh	r2, [r7, #6]
 80017c8:	4603      	mov	r3, r0
 80017ca:	01db      	lsls	r3, r3, #7
 80017cc:	4413      	add	r3, r2
 80017ce:	b2c9      	uxtb	r1, r1
 80017d0:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <SSD1306_DrawPixel+0xbc>)
 80017d2:	54d1      	strb	r1, [r2, r3]
 80017d4:	e000      	b.n	80017d8 <SSD1306_DrawPixel+0xac>
		return;
 80017d6:	bf00      	nop
	}
}
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	200006d8 	.word	0x200006d8
 80017e8:	200002d8 	.word	0x200002d8

080017ec <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	460a      	mov	r2, r1
 80017f6:	80fb      	strh	r3, [r7, #6]
 80017f8:	4613      	mov	r3, r2
 80017fa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80017fc:	4a05      	ldr	r2, [pc, #20]	; (8001814 <SSD1306_GotoXY+0x28>)
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001802:	4a04      	ldr	r2, [pc, #16]	; (8001814 <SSD1306_GotoXY+0x28>)
 8001804:	88bb      	ldrh	r3, [r7, #4]
 8001806:	8053      	strh	r3, [r2, #2]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	200006d8 	.word	0x200006d8

08001818 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	71fb      	strb	r3, [r7, #7]
 8001824:	4613      	mov	r3, r2
 8001826:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001828:	4b3a      	ldr	r3, [pc, #232]	; (8001914 <SSD1306_Putc+0xfc>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	4413      	add	r3, r2
	if (
 8001834:	2b7f      	cmp	r3, #127	; 0x7f
 8001836:	dc07      	bgt.n	8001848 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001838:	4b36      	ldr	r3, [pc, #216]	; (8001914 <SSD1306_Putc+0xfc>)
 800183a:	885b      	ldrh	r3, [r3, #2]
 800183c:	461a      	mov	r2, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	785b      	ldrb	r3, [r3, #1]
 8001842:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001844:	2b3f      	cmp	r3, #63	; 0x3f
 8001846:	dd01      	ble.n	800184c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001848:	2300      	movs	r3, #0
 800184a:	e05e      	b.n	800190a <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	e04b      	b.n	80018ea <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	3b20      	subs	r3, #32
 800185a:	6839      	ldr	r1, [r7, #0]
 800185c:	7849      	ldrb	r1, [r1, #1]
 800185e:	fb01 f303 	mul.w	r3, r1, r3
 8001862:	4619      	mov	r1, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	440b      	add	r3, r1
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001870:	2300      	movs	r3, #0
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	e030      	b.n	80018d8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d010      	beq.n	80018a8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001886:	4b23      	ldr	r3, [pc, #140]	; (8001914 <SSD1306_Putc+0xfc>)
 8001888:	881a      	ldrh	r2, [r3, #0]
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	b29b      	uxth	r3, r3
 800188e:	4413      	add	r3, r2
 8001890:	b298      	uxth	r0, r3
 8001892:	4b20      	ldr	r3, [pc, #128]	; (8001914 <SSD1306_Putc+0xfc>)
 8001894:	885a      	ldrh	r2, [r3, #2]
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	b29b      	uxth	r3, r3
 800189a:	4413      	add	r3, r2
 800189c:	b29b      	uxth	r3, r3
 800189e:	79ba      	ldrb	r2, [r7, #6]
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff ff43 	bl	800172c <SSD1306_DrawPixel>
 80018a6:	e014      	b.n	80018d2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80018a8:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <SSD1306_Putc+0xfc>)
 80018aa:	881a      	ldrh	r2, [r3, #0]
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	4413      	add	r3, r2
 80018b2:	b298      	uxth	r0, r3
 80018b4:	4b17      	ldr	r3, [pc, #92]	; (8001914 <SSD1306_Putc+0xfc>)
 80018b6:	885a      	ldrh	r2, [r3, #2]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	4413      	add	r3, r2
 80018be:	b299      	uxth	r1, r3
 80018c0:	79bb      	ldrb	r3, [r7, #6]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	bf0c      	ite	eq
 80018c6:	2301      	moveq	r3, #1
 80018c8:	2300      	movne	r3, #0
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	461a      	mov	r2, r3
 80018ce:	f7ff ff2d 	bl	800172c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	3301      	adds	r3, #1
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d3c8      	bcc.n	8001876 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	3301      	adds	r3, #1
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	785b      	ldrb	r3, [r3, #1]
 80018ee:	461a      	mov	r2, r3
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d3ad      	bcc.n	8001852 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80018f6:	4b07      	ldr	r3, [pc, #28]	; (8001914 <SSD1306_Putc+0xfc>)
 80018f8:	881a      	ldrh	r2, [r3, #0]
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	4413      	add	r3, r2
 8001902:	b29a      	uxth	r2, r3
 8001904:	4b03      	ldr	r3, [pc, #12]	; (8001914 <SSD1306_Putc+0xfc>)
 8001906:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001908:	79fb      	ldrb	r3, [r7, #7]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	200006d8 	.word	0x200006d8

08001918 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	4613      	mov	r3, r2
 8001924:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001926:	e012      	b.n	800194e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	79fa      	ldrb	r2, [r7, #7]
 800192e:	68b9      	ldr	r1, [r7, #8]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff71 	bl	8001818 <SSD1306_Putc>
 8001936:	4603      	mov	r3, r0
 8001938:	461a      	mov	r2, r3
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	429a      	cmp	r2, r3
 8001940:	d002      	beq.n	8001948 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	e008      	b.n	800195a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	3301      	adds	r3, #1
 800194c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1e8      	bne.n	8001928 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	781b      	ldrb	r3, [r3, #0]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001966:	2000      	movs	r0, #0
 8001968:	f7ff fec8 	bl	80016fc <SSD1306_Fill>
    SSD1306_UpdateScreen();
 800196c:	f7ff fe98 	bl	80016a0 <SSD1306_UpdateScreen>
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}

08001974 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <ssd1306_I2C_Init+0x28>)
 800197c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800197e:	e002      	b.n	8001986 <ssd1306_I2C_Init+0x12>
		p--;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3b01      	subs	r3, #1
 8001984:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d1f9      	bne.n	8001980 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	0003d090 	.word	0x0003d090

080019a0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data, uint16_t count)
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b0c7      	sub	sp, #284	; 0x11c
 80019a4:	af02      	add	r7, sp, #8
 80019a6:	4604      	mov	r4, r0
 80019a8:	4608      	mov	r0, r1
 80019aa:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80019ae:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80019b2:	600a      	str	r2, [r1, #0]
 80019b4:	4619      	mov	r1, r3
 80019b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80019ba:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80019be:	4622      	mov	r2, r4
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80019c6:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80019ca:	4602      	mov	r2, r0
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80019d2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80019d6:	460a      	mov	r2, r1
 80019d8:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 80019da:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80019de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80019e2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019e6:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80019ea:	7812      	ldrb	r2, [r2, #0]
 80019ec:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80019f4:	e015      	b.n	8001a22 <ssd1306_I2C_WriteMulti+0x82>
		dt[i + 1] = data[i];
 80019f6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019fa:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019fe:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	441a      	add	r2, r3
 8001a06:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	7811      	ldrb	r1, [r2, #0]
 8001a0e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001a12:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8001a16:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8001a18:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001a22:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001a2c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001a30:	8812      	ldrh	r2, [r2, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d8df      	bhi.n	80019f6 <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count + 1, 10);
 8001a36:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001a3a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	b299      	uxth	r1, r3
 8001a42:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001a46:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001a4a:	881b      	ldrh	r3, [r3, #0]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	f107 020c 	add.w	r2, r7, #12
 8001a54:	200a      	movs	r0, #10
 8001a56:	9000      	str	r0, [sp, #0]
 8001a58:	4803      	ldr	r0, [pc, #12]	; (8001a68 <ssd1306_I2C_WriteMulti+0xc8>)
 8001a5a:	f000 fe7f 	bl	800275c <HAL_I2C_Master_Transmit>
}
 8001a5e:	bf00      	nop
 8001a60:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd90      	pop	{r4, r7, pc}
 8001a68:	2000020c 	.word	0x2000020c

08001a6c <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af02      	add	r7, sp, #8
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
 8001a76:	460b      	mov	r3, r1
 8001a78:	71bb      	strb	r3, [r7, #6]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001a7e:	79bb      	ldrb	r3, [r7, #6]
 8001a80:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001a82:	797b      	ldrb	r3, [r7, #5]
 8001a84:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	b299      	uxth	r1, r3
 8001a8a:	f107 020c 	add.w	r2, r7, #12
 8001a8e:	230a      	movs	r3, #10
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2302      	movs	r3, #2
 8001a94:	4803      	ldr	r0, [pc, #12]	; (8001aa4 <ssd1306_I2C_Write+0x38>)
 8001a96:	f000 fe61 	bl	800275c <HAL_I2C_Master_Transmit>
}
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	2000020c 	.word	0x2000020c

08001aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aae:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <HAL_MspInit+0x44>)
 8001ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ab2:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <HAL_MspInit+0x44>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6613      	str	r3, [r2, #96]	; 0x60
 8001aba:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <HAL_MspInit+0x44>)
 8001abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <HAL_MspInit+0x44>)
 8001ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aca:	4a08      	ldr	r2, [pc, #32]	; (8001aec <HAL_MspInit+0x44>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ad2:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_MspInit+0x44>)
 8001ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40021000 	.word	0x40021000

08001af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <NMI_Handler+0x4>

08001af6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001afa:	e7fe      	b.n	8001afa <HardFault_Handler+0x4>

08001afc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <MemManage_Handler+0x4>

08001b02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b06:	e7fe      	b.n	8001b06 <BusFault_Handler+0x4>

08001b08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b0c:	e7fe      	b.n	8001b0c <UsageFault_Handler+0x4>

08001b0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b3c:	f000 fac0 	bl	80020c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return 1;
 8001b48:	2301      	movs	r3, #1
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_kill>:

int _kill(int pid, int sig)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b5e:	f003 fc91 	bl	8005484 <__errno>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2216      	movs	r2, #22
 8001b66:	601a      	str	r2, [r3, #0]
  return -1;
 8001b68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_exit>:

void _exit (int status)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7ff ffe7 	bl	8001b54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b86:	e7fe      	b.n	8001b86 <_exit+0x12>

08001b88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	e00a      	b.n	8001bb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b9a:	f3af 8000 	nop.w
 8001b9e:	4601      	mov	r1, r0
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	b2ca      	uxtb	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	3301      	adds	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697a      	ldr	r2, [r7, #20]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	dbf0      	blt.n	8001b9a <_read+0x12>
  }

  return len;
 8001bb8:	687b      	ldr	r3, [r7, #4]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	60f8      	str	r0, [r7, #12]
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bce:	2300      	movs	r3, #0
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e009      	b.n	8001be8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	60ba      	str	r2, [r7, #8]
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dbf1      	blt.n	8001bd4 <_write+0x12>
  }
  return len;
 8001bf0:	687b      	ldr	r3, [r7, #4]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_close>:

int _close(int file)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c22:	605a      	str	r2, [r3, #4]
  return 0;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <_isatty>:

int _isatty(int file)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c6c:	4a14      	ldr	r2, [pc, #80]	; (8001cc0 <_sbrk+0x5c>)
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <_sbrk+0x60>)
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c78:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <_sbrk+0x64>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <_sbrk+0x64>)
 8001c82:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <_sbrk+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c86:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d207      	bcs.n	8001ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c94:	f003 fbf6 	bl	8005484 <__errno>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	220c      	movs	r2, #12
 8001c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca2:	e009      	b.n	8001cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <_sbrk+0x64>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001caa:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <_sbrk+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4a05      	ldr	r2, [pc, #20]	; (8001cc8 <_sbrk+0x64>)
 8001cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20008000 	.word	0x20008000
 8001cc4:	00000400 	.word	0x00000400
 8001cc8:	200006e0 	.word	0x200006e0
 8001ccc:	20000828 	.word	0x20000828

08001cd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <SystemInit+0x20>)
 8001cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cda:	4a05      	ldr	r2, [pc, #20]	; (8001cf0 <SystemInit+0x20>)
 8001cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cfa:	f107 0310 	add.w	r3, r7, #16
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d08:	1d3b      	adds	r3, r7, #4
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d12:	4b1d      	ldr	r3, [pc, #116]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d18:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d20:	4b19      	ldr	r3, [pc, #100]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4;
 8001d26:	4b18      	ldr	r3, [pc, #96]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d28:	2204      	movs	r2, #4
 8001d2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d2c:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d32:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d38:	4813      	ldr	r0, [pc, #76]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d3a:	f003 f849 	bl	8004dd0 <HAL_TIM_Base_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d44:	f7ff fb4e 	bl	80013e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d4e:	f107 0310 	add.w	r3, r7, #16
 8001d52:	4619      	mov	r1, r3
 8001d54:	480c      	ldr	r0, [pc, #48]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d56:	f003 f8ed 	bl	8004f34 <HAL_TIM_ConfigClockSource>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d60:	f7ff fb40 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d64:	2320      	movs	r3, #32
 8001d66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4805      	ldr	r0, [pc, #20]	; (8001d88 <MX_TIM2_Init+0x94>)
 8001d72:	f003 fb05 	bl	8005380 <HAL_TIMEx_MasterConfigSynchronization>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d7c:	f7ff fb32 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d80:	bf00      	nop
 8001d82:	3720      	adds	r7, #32
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	200006e4 	.word	0x200006e4

08001d8c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d92:	f107 0310 	add.w	r3, r7, #16
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001daa:	4b1d      	ldr	r3, [pc, #116]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001dac:	4a1d      	ldr	r2, [pc, #116]	; (8001e24 <MX_TIM3_Init+0x98>)
 8001dae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 8001db0:	4b1b      	ldr	r3, [pc, #108]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db6:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 84;
 8001dbc:	4b18      	ldr	r3, [pc, #96]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001dbe:	2254      	movs	r2, #84	; 0x54
 8001dc0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc2:	4b17      	ldr	r3, [pc, #92]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc8:	4b15      	ldr	r3, [pc, #84]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001dce:	4814      	ldr	r0, [pc, #80]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001dd0:	f002 fffe 	bl	8004dd0 <HAL_TIM_Base_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001dda:	f7ff fb03 	bl	80013e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001de2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	4619      	mov	r1, r3
 8001dea:	480d      	ldr	r0, [pc, #52]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001dec:	f003 f8a2 	bl	8004f34 <HAL_TIM_ConfigClockSource>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001df6:	f7ff faf5 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001dfa:	2320      	movs	r3, #32
 8001dfc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e02:	1d3b      	adds	r3, r7, #4
 8001e04:	4619      	mov	r1, r3
 8001e06:	4806      	ldr	r0, [pc, #24]	; (8001e20 <MX_TIM3_Init+0x94>)
 8001e08:	f003 faba 	bl	8005380 <HAL_TIMEx_MasterConfigSynchronization>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001e12:	f7ff fae7 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e16:	bf00      	nop
 8001e18:	3720      	adds	r7, #32
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000730 	.word	0x20000730
 8001e24:	40000400 	.word	0x40000400

08001e28 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e2e:	1d3b      	adds	r3, r7, #4
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e38:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e3a:	4a1a      	ldr	r2, [pc, #104]	; (8001ea4 <MX_TIM6_Init+0x7c>)
 8001e3c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 40000-1;
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e40:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001e44:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e46:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20999;
 8001e4c:	4b14      	ldr	r3, [pc, #80]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e4e:	f245 2207 	movw	r2, #20999	; 0x5207
 8001e52:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e54:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e5a:	4811      	ldr	r0, [pc, #68]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e5c:	f002 ffb8 	bl	8004dd0 <HAL_TIM_Base_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001e66:	f7ff fabd 	bl	80013e4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8001e6a:	2108      	movs	r1, #8
 8001e6c:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e6e:	f003 f806 	bl	8004e7e <HAL_TIM_OnePulse_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_TIM6_Init+0x54>
  {
    Error_Handler();
 8001e78:	f7ff fab4 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	4619      	mov	r1, r3
 8001e88:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_TIM6_Init+0x78>)
 8001e8a:	f003 fa79 	bl	8005380 <HAL_TIMEx_MasterConfigSynchronization>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM6_Init+0x70>
  {
    Error_Handler();
 8001e94:	f7ff faa6 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	2000077c 	.word	0x2000077c
 8001ea4:	40001000 	.word	0x40001000

08001ea8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001eb8:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001eba:	4a15      	ldr	r2, [pc, #84]	; (8001f10 <MX_TIM7_Init+0x68>)
 8001ebc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1-1;
 8001ebe:	4b13      	ldr	r3, [pc, #76]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec4:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 84;
 8001eca:	4b10      	ldr	r3, [pc, #64]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001ecc:	2254      	movs	r2, #84	; 0x54
 8001ece:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001ed6:	480d      	ldr	r0, [pc, #52]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001ed8:	f002 ff7a 	bl	8004dd0 <HAL_TIM_Base_Init>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001ee2:	f7ff fa7f 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4806      	ldr	r0, [pc, #24]	; (8001f0c <MX_TIM7_Init+0x64>)
 8001ef4:	f003 fa44 	bl	8005380 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001efe:	f7ff fa71 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200007c8 	.word	0x200007c8
 8001f10:	40001400 	.word	0x40001400

08001f14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b087      	sub	sp, #28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f24:	d10c      	bne.n	8001f40 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2a:	4a23      	ldr	r2, [pc, #140]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6593      	str	r3, [r2, #88]	; 0x58
 8001f32:	4b21      	ldr	r3, [pc, #132]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001f3e:	e034      	b.n	8001faa <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM3)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a1d      	ldr	r2, [pc, #116]	; (8001fbc <HAL_TIM_Base_MspInit+0xa8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d10c      	bne.n	8001f64 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	4a1a      	ldr	r2, [pc, #104]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6593      	str	r3, [r2, #88]	; 0x58
 8001f56:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]
}
 8001f62:	e022      	b.n	8001faa <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM6)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a15      	ldr	r2, [pc, #84]	; (8001fc0 <HAL_TIM_Base_MspInit+0xac>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d10c      	bne.n	8001f88 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f6e:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f72:	4a11      	ldr	r2, [pc, #68]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f74:	f043 0310 	orr.w	r3, r3, #16
 8001f78:	6593      	str	r3, [r2, #88]	; 0x58
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
}
 8001f86:	e010      	b.n	8001faa <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM7)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0d      	ldr	r2, [pc, #52]	; (8001fc4 <HAL_TIM_Base_MspInit+0xb0>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d10b      	bne.n	8001faa <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f96:	4a08      	ldr	r2, [pc, #32]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001f98:	f043 0320 	orr.w	r3, r3, #32
 8001f9c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_TIM_Base_MspInit+0xa4>)
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa2:	f003 0320 	and.w	r3, r3, #32
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
}
 8001faa:	bf00      	nop
 8001fac:	371c      	adds	r7, #28
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40000400 	.word	0x40000400
 8001fc0:	40001000 	.word	0x40001000
 8001fc4:	40001400 	.word	0x40001400

08001fc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fc8:	480d      	ldr	r0, [pc, #52]	; (8002000 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fcc:	480d      	ldr	r0, [pc, #52]	; (8002004 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fce:	490e      	ldr	r1, [pc, #56]	; (8002008 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fd0:	4a0e      	ldr	r2, [pc, #56]	; (800200c <LoopForever+0xe>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001fd4:	e002      	b.n	8001fdc <LoopCopyDataInit>

08001fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fda:	3304      	adds	r3, #4

08001fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe0:	d3f9      	bcc.n	8001fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe2:	4a0b      	ldr	r2, [pc, #44]	; (8002010 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fe4:	4c0b      	ldr	r4, [pc, #44]	; (8002014 <LoopForever+0x16>)
  movs r3, #0
 8001fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe8:	e001      	b.n	8001fee <LoopFillZerobss>

08001fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fec:	3204      	adds	r2, #4

08001fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff0:	d3fb      	bcc.n	8001fea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ff2:	f7ff fe6d 	bl	8001cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ff6:	f003 fa4b 	bl	8005490 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ffa:	f7ff f8dd 	bl	80011b8 <main>

08001ffe <LoopForever>:

LoopForever:
    b LoopForever
 8001ffe:	e7fe      	b.n	8001ffe <LoopForever>
  ldr   r0, =_estack
 8002000:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002004:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002008:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800200c:	0800b7a4 	.word	0x0800b7a4
  ldr r2, =_sbss
 8002010:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002014:	20000828 	.word	0x20000828

08002018 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002018:	e7fe      	b.n	8002018 <ADC1_2_IRQHandler>

0800201a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002020:	2300      	movs	r3, #0
 8002022:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002024:	2003      	movs	r0, #3
 8002026:	f000 f93d 	bl	80022a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800202a:	2000      	movs	r0, #0
 800202c:	f000 f80e 	bl	800204c <HAL_InitTick>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d002      	beq.n	800203c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	71fb      	strb	r3, [r7, #7]
 800203a:	e001      	b.n	8002040 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800203c:	f7ff fd34 	bl	8001aa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002040:	79fb      	ldrb	r3, [r7, #7]

}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002058:	4b16      	ldr	r3, [pc, #88]	; (80020b4 <HAL_InitTick+0x68>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d022      	beq.n	80020a6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002060:	4b15      	ldr	r3, [pc, #84]	; (80020b8 <HAL_InitTick+0x6c>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4b13      	ldr	r3, [pc, #76]	; (80020b4 <HAL_InitTick+0x68>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800206c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	4618      	mov	r0, r3
 8002076:	f000 f93a 	bl	80022ee <HAL_SYSTICK_Config>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d10f      	bne.n	80020a0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b0f      	cmp	r3, #15
 8002084:	d809      	bhi.n	800209a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002086:	2200      	movs	r2, #0
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	f04f 30ff 	mov.w	r0, #4294967295
 800208e:	f000 f914 	bl	80022ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002092:	4a0a      	ldr	r2, [pc, #40]	; (80020bc <HAL_InitTick+0x70>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	e007      	b.n	80020aa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	73fb      	strb	r3, [r7, #15]
 800209e:	e004      	b.n	80020aa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e001      	b.n	80020aa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000018 	.word	0x20000018
 80020b8:	20000010 	.word	0x20000010
 80020bc:	20000014 	.word	0x20000014

080020c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_IncTick+0x1c>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <HAL_IncTick+0x20>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4413      	add	r3, r2
 80020ce:	4a03      	ldr	r2, [pc, #12]	; (80020dc <HAL_IncTick+0x1c>)
 80020d0:	6013      	str	r3, [r2, #0]
}
 80020d2:	bf00      	nop
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	20000814 	.word	0x20000814
 80020e0:	20000018 	.word	0x20000018

080020e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return uwTick;
 80020e8:	4b03      	ldr	r3, [pc, #12]	; (80020f8 <HAL_GetTick+0x14>)
 80020ea:	681b      	ldr	r3, [r3, #0]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20000814 	.word	0x20000814

080020fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002104:	f7ff ffee 	bl	80020e4 <HAL_GetTick>
 8002108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002114:	d004      	beq.n	8002120 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <HAL_Delay+0x40>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4413      	add	r3, r2
 800211e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002120:	bf00      	nop
 8002122:	f7ff ffdf 	bl	80020e4 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	429a      	cmp	r2, r3
 8002130:	d8f7      	bhi.n	8002122 <HAL_Delay+0x26>
  {
  }
}
 8002132:	bf00      	nop
 8002134:	bf00      	nop
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000018 	.word	0x20000018

08002140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002150:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <__NVIC_SetPriorityGrouping+0x44>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800215c:	4013      	ands	r3, r2
 800215e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002168:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800216c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002172:	4a04      	ldr	r2, [pc, #16]	; (8002184 <__NVIC_SetPriorityGrouping+0x44>)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	60d3      	str	r3, [r2, #12]
}
 8002178:	bf00      	nop
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <__NVIC_GetPriorityGrouping+0x18>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	0a1b      	lsrs	r3, r3, #8
 8002192:	f003 0307 	and.w	r3, r3, #7
}
 8002196:	4618      	mov	r0, r3
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	6039      	str	r1, [r7, #0]
 80021ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	db0a      	blt.n	80021ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	490c      	ldr	r1, [pc, #48]	; (80021f0 <__NVIC_SetPriority+0x4c>)
 80021be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c2:	0112      	lsls	r2, r2, #4
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	440b      	add	r3, r1
 80021c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021cc:	e00a      	b.n	80021e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	4908      	ldr	r1, [pc, #32]	; (80021f4 <__NVIC_SetPriority+0x50>)
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	3b04      	subs	r3, #4
 80021dc:	0112      	lsls	r2, r2, #4
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	440b      	add	r3, r1
 80021e2:	761a      	strb	r2, [r3, #24]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	e000e100 	.word	0xe000e100
 80021f4:	e000ed00 	.word	0xe000ed00

080021f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b089      	sub	sp, #36	; 0x24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f1c3 0307 	rsb	r3, r3, #7
 8002212:	2b04      	cmp	r3, #4
 8002214:	bf28      	it	cs
 8002216:	2304      	movcs	r3, #4
 8002218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3304      	adds	r3, #4
 800221e:	2b06      	cmp	r3, #6
 8002220:	d902      	bls.n	8002228 <NVIC_EncodePriority+0x30>
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	3b03      	subs	r3, #3
 8002226:	e000      	b.n	800222a <NVIC_EncodePriority+0x32>
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	f04f 32ff 	mov.w	r2, #4294967295
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43da      	mvns	r2, r3
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	401a      	ands	r2, r3
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002240:	f04f 31ff 	mov.w	r1, #4294967295
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	fa01 f303 	lsl.w	r3, r1, r3
 800224a:	43d9      	mvns	r1, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002250:	4313      	orrs	r3, r2
         );
}
 8002252:	4618      	mov	r0, r3
 8002254:	3724      	adds	r7, #36	; 0x24
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3b01      	subs	r3, #1
 800226c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002270:	d301      	bcc.n	8002276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002272:	2301      	movs	r3, #1
 8002274:	e00f      	b.n	8002296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <SysTick_Config+0x40>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3b01      	subs	r3, #1
 800227c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800227e:	210f      	movs	r1, #15
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	f7ff ff8e 	bl	80021a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <SysTick_Config+0x40>)
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <SysTick_Config+0x40>)
 8002290:	2207      	movs	r2, #7
 8002292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	e000e010 	.word	0xe000e010

080022a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ff47 	bl	8002140 <__NVIC_SetPriorityGrouping>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b086      	sub	sp, #24
 80022be:	af00      	add	r7, sp, #0
 80022c0:	4603      	mov	r3, r0
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022c8:	f7ff ff5e 	bl	8002188 <__NVIC_GetPriorityGrouping>
 80022cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	68b9      	ldr	r1, [r7, #8]
 80022d2:	6978      	ldr	r0, [r7, #20]
 80022d4:	f7ff ff90 	bl	80021f8 <NVIC_EncodePriority>
 80022d8:	4602      	mov	r2, r0
 80022da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff5f 	bl	80021a4 <__NVIC_SetPriority>
}
 80022e6:	bf00      	nop
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b082      	sub	sp, #8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff ffb2 	bl	8002260 <SysTick_Config>
 80022fc:	4603      	mov	r3, r0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002308:	b480      	push	{r7}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002316:	e15a      	b.n	80025ce <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2101      	movs	r1, #1
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 814c 	beq.w	80025c8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d005      	beq.n	8002348 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002344:	2b02      	cmp	r3, #2
 8002346:	d130      	bne.n	80023aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	2203      	movs	r2, #3
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4013      	ands	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800237e:	2201      	movs	r2, #1
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43db      	mvns	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	091b      	lsrs	r3, r3, #4
 8002394:	f003 0201 	and.w	r2, r3, #1
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	d017      	beq.n	80023e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	2203      	movs	r2, #3
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43db      	mvns	r3, r3
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	4013      	ands	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d123      	bne.n	800243a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	08da      	lsrs	r2, r3, #3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3208      	adds	r2, #8
 80023fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	220f      	movs	r2, #15
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4013      	ands	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	691a      	ldr	r2, [r3, #16]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	08da      	lsrs	r2, r3, #3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3208      	adds	r2, #8
 8002434:	6939      	ldr	r1, [r7, #16]
 8002436:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	2203      	movs	r2, #3
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0203 	and.w	r2, r3, #3
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 80a6 	beq.w	80025c8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800247c:	4b5b      	ldr	r3, [pc, #364]	; (80025ec <HAL_GPIO_Init+0x2e4>)
 800247e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002480:	4a5a      	ldr	r2, [pc, #360]	; (80025ec <HAL_GPIO_Init+0x2e4>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6613      	str	r3, [r2, #96]	; 0x60
 8002488:	4b58      	ldr	r3, [pc, #352]	; (80025ec <HAL_GPIO_Init+0x2e4>)
 800248a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002494:	4a56      	ldr	r2, [pc, #344]	; (80025f0 <HAL_GPIO_Init+0x2e8>)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	089b      	lsrs	r3, r3, #2
 800249a:	3302      	adds	r3, #2
 800249c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	220f      	movs	r2, #15
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	4013      	ands	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80024be:	d01f      	beq.n	8002500 <HAL_GPIO_Init+0x1f8>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a4c      	ldr	r2, [pc, #304]	; (80025f4 <HAL_GPIO_Init+0x2ec>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d019      	beq.n	80024fc <HAL_GPIO_Init+0x1f4>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a4b      	ldr	r2, [pc, #300]	; (80025f8 <HAL_GPIO_Init+0x2f0>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d013      	beq.n	80024f8 <HAL_GPIO_Init+0x1f0>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a4a      	ldr	r2, [pc, #296]	; (80025fc <HAL_GPIO_Init+0x2f4>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d00d      	beq.n	80024f4 <HAL_GPIO_Init+0x1ec>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a49      	ldr	r2, [pc, #292]	; (8002600 <HAL_GPIO_Init+0x2f8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d007      	beq.n	80024f0 <HAL_GPIO_Init+0x1e8>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a48      	ldr	r2, [pc, #288]	; (8002604 <HAL_GPIO_Init+0x2fc>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d101      	bne.n	80024ec <HAL_GPIO_Init+0x1e4>
 80024e8:	2305      	movs	r3, #5
 80024ea:	e00a      	b.n	8002502 <HAL_GPIO_Init+0x1fa>
 80024ec:	2306      	movs	r3, #6
 80024ee:	e008      	b.n	8002502 <HAL_GPIO_Init+0x1fa>
 80024f0:	2304      	movs	r3, #4
 80024f2:	e006      	b.n	8002502 <HAL_GPIO_Init+0x1fa>
 80024f4:	2303      	movs	r3, #3
 80024f6:	e004      	b.n	8002502 <HAL_GPIO_Init+0x1fa>
 80024f8:	2302      	movs	r3, #2
 80024fa:	e002      	b.n	8002502 <HAL_GPIO_Init+0x1fa>
 80024fc:	2301      	movs	r3, #1
 80024fe:	e000      	b.n	8002502 <HAL_GPIO_Init+0x1fa>
 8002500:	2300      	movs	r3, #0
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	f002 0203 	and.w	r2, r2, #3
 8002508:	0092      	lsls	r2, r2, #2
 800250a:	4093      	lsls	r3, r2
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002512:	4937      	ldr	r1, [pc, #220]	; (80025f0 <HAL_GPIO_Init+0x2e8>)
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	089b      	lsrs	r3, r3, #2
 8002518:	3302      	adds	r3, #2
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002520:	4b39      	ldr	r3, [pc, #228]	; (8002608 <HAL_GPIO_Init+0x300>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	43db      	mvns	r3, r3
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4013      	ands	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002544:	4a30      	ldr	r2, [pc, #192]	; (8002608 <HAL_GPIO_Init+0x300>)
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800254a:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <HAL_GPIO_Init+0x300>)
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	43db      	mvns	r3, r3
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4013      	ands	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800256e:	4a26      	ldr	r2, [pc, #152]	; (8002608 <HAL_GPIO_Init+0x300>)
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002574:	4b24      	ldr	r3, [pc, #144]	; (8002608 <HAL_GPIO_Init+0x300>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	43db      	mvns	r3, r3
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4013      	ands	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002598:	4a1b      	ldr	r2, [pc, #108]	; (8002608 <HAL_GPIO_Init+0x300>)
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800259e:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <HAL_GPIO_Init+0x300>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025c2:	4a11      	ldr	r2, [pc, #68]	; (8002608 <HAL_GPIO_Init+0x300>)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	3301      	adds	r3, #1
 80025cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	fa22 f303 	lsr.w	r3, r2, r3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f47f ae9d 	bne.w	8002318 <HAL_GPIO_Init+0x10>
  }
}
 80025de:	bf00      	nop
 80025e0:	bf00      	nop
 80025e2:	371c      	adds	r7, #28
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40010000 	.word	0x40010000
 80025f4:	48000400 	.word	0x48000400
 80025f8:	48000800 	.word	0x48000800
 80025fc:	48000c00 	.word	0x48000c00
 8002600:	48001000 	.word	0x48001000
 8002604:	48001400 	.word	0x48001400
 8002608:	40010400 	.word	0x40010400

0800260c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	460b      	mov	r3, r1
 8002616:	807b      	strh	r3, [r7, #2]
 8002618:	4613      	mov	r3, r2
 800261a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800261c:	787b      	ldrb	r3, [r7, #1]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002622:	887a      	ldrh	r2, [r7, #2]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002628:	e002      	b.n	8002630 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800262a:	887a      	ldrh	r2, [r7, #2]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e081      	b.n	8002752 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d106      	bne.n	8002668 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7fe fd32 	bl	80010cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2224      	movs	r2, #36	; 0x24
 800266c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 0201 	bic.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800268c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800269c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d107      	bne.n	80026b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	e006      	b.n	80026c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689a      	ldr	r2, [r3, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80026c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d104      	bne.n	80026d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691a      	ldr	r2, [r3, #16]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	69d9      	ldr	r1, [r3, #28]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a1a      	ldr	r2, [r3, #32]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 0201 	orr.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2220      	movs	r2, #32
 800273e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af02      	add	r7, sp, #8
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	607a      	str	r2, [r7, #4]
 8002766:	461a      	mov	r2, r3
 8002768:	460b      	mov	r3, r1
 800276a:	817b      	strh	r3, [r7, #10]
 800276c:	4613      	mov	r3, r2
 800276e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b20      	cmp	r3, #32
 800277a:	f040 80da 	bne.w	8002932 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_I2C_Master_Transmit+0x30>
 8002788:	2302      	movs	r3, #2
 800278a:	e0d3      	b.n	8002934 <HAL_I2C_Master_Transmit+0x1d8>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002794:	f7ff fca6 	bl	80020e4 <HAL_GetTick>
 8002798:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	2319      	movs	r3, #25
 80027a0:	2201      	movs	r2, #1
 80027a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 f9f7 	bl	8002b9a <I2C_WaitOnFlagUntilTimeout>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e0be      	b.n	8002934 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2221      	movs	r2, #33	; 0x21
 80027ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2210      	movs	r2, #16
 80027c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	893a      	ldrh	r2, [r7, #8]
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	2bff      	cmp	r3, #255	; 0xff
 80027e6:	d90e      	bls.n	8002806 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	22ff      	movs	r2, #255	; 0xff
 80027ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	8979      	ldrh	r1, [r7, #10]
 80027f6:	4b51      	ldr	r3, [pc, #324]	; (800293c <HAL_I2C_Master_Transmit+0x1e0>)
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 fb74 	bl	8002eec <I2C_TransferConfig>
 8002804:	e06c      	b.n	80028e0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002814:	b2da      	uxtb	r2, r3
 8002816:	8979      	ldrh	r1, [r7, #10]
 8002818:	4b48      	ldr	r3, [pc, #288]	; (800293c <HAL_I2C_Master_Transmit+0x1e0>)
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 fb63 	bl	8002eec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002826:	e05b      	b.n	80028e0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	6a39      	ldr	r1, [r7, #32]
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f000 f9f4 	bl	8002c1a <I2C_WaitOnTXISFlagUntilTimeout>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e07b      	b.n	8002934 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002856:	b29b      	uxth	r3, r3
 8002858:	3b01      	subs	r3, #1
 800285a:	b29a      	uxth	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002864:	3b01      	subs	r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002870:	b29b      	uxth	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d034      	beq.n	80028e0 <HAL_I2C_Master_Transmit+0x184>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287a:	2b00      	cmp	r3, #0
 800287c:	d130      	bne.n	80028e0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	9300      	str	r3, [sp, #0]
 8002882:	6a3b      	ldr	r3, [r7, #32]
 8002884:	2200      	movs	r2, #0
 8002886:	2180      	movs	r1, #128	; 0x80
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f000 f986 	bl	8002b9a <I2C_WaitOnFlagUntilTimeout>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e04d      	b.n	8002934 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289c:	b29b      	uxth	r3, r3
 800289e:	2bff      	cmp	r3, #255	; 0xff
 80028a0:	d90e      	bls.n	80028c0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	22ff      	movs	r2, #255	; 0xff
 80028a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	8979      	ldrh	r1, [r7, #10]
 80028b0:	2300      	movs	r3, #0
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 fb17 	bl	8002eec <I2C_TransferConfig>
 80028be:	e00f      	b.n	80028e0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	8979      	ldrh	r1, [r7, #10]
 80028d2:	2300      	movs	r3, #0
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 fb06 	bl	8002eec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d19e      	bne.n	8002828 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	6a39      	ldr	r1, [r7, #32]
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 f9d3 	bl	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e01a      	b.n	8002934 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2220      	movs	r2, #32
 8002904:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6859      	ldr	r1, [r3, #4]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <HAL_I2C_Master_Transmit+0x1e4>)
 8002912:	400b      	ands	r3, r1
 8002914:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2220      	movs	r2, #32
 800291a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800292e:	2300      	movs	r3, #0
 8002930:	e000      	b.n	8002934 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002932:	2302      	movs	r3, #2
  }
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	80002000 	.word	0x80002000
 8002940:	fe00e800 	.word	0xfe00e800

08002944 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08a      	sub	sp, #40	; 0x28
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	460b      	mov	r3, r1
 8002952:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b20      	cmp	r3, #32
 8002962:	f040 80f1 	bne.w	8002b48 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002974:	d101      	bne.n	800297a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002976:	2302      	movs	r3, #2
 8002978:	e0e7      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_I2C_IsDeviceReady+0x44>
 8002984:	2302      	movs	r3, #2
 8002986:	e0e0      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2224      	movs	r2, #36	; 0x24
 8002994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d107      	bne.n	80029b6 <HAL_I2C_IsDeviceReady+0x72>
 80029a6:	897b      	ldrh	r3, [r7, #10]
 80029a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80029b4:	e004      	b.n	80029c0 <HAL_I2C_IsDeviceReady+0x7c>
 80029b6:	897b      	ldrh	r3, [r7, #10]
 80029b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029bc:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80029c6:	f7ff fb8d 	bl	80020e4 <HAL_GetTick>
 80029ca:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b20      	cmp	r3, #32
 80029d8:	bf0c      	ite	eq
 80029da:	2301      	moveq	r3, #1
 80029dc:	2300      	movne	r3, #0
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0310 	and.w	r3, r3, #16
 80029ec:	2b10      	cmp	r3, #16
 80029ee:	bf0c      	ite	eq
 80029f0:	2301      	moveq	r3, #1
 80029f2:	2300      	movne	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80029f8:	e034      	b.n	8002a64 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a00:	d01a      	beq.n	8002a38 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a02:	f7ff fb6f 	bl	80020e4 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d302      	bcc.n	8002a18 <HAL_I2C_IsDeviceReady+0xd4>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10f      	bne.n	8002a38 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a24:	f043 0220 	orr.w	r2, r3, #32
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e088      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	f003 0320 	and.w	r3, r3, #32
 8002a42:	2b20      	cmp	r3, #32
 8002a44:	bf0c      	ite	eq
 8002a46:	2301      	moveq	r3, #1
 8002a48:	2300      	movne	r3, #0
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	f003 0310 	and.w	r3, r3, #16
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002a64:	7ffb      	ldrb	r3, [r7, #31]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d102      	bne.n	8002a70 <HAL_I2C_IsDeviceReady+0x12c>
 8002a6a:	7fbb      	ldrb	r3, [r7, #30]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0c4      	beq.n	80029fa <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	f003 0310 	and.w	r3, r3, #16
 8002a7a:	2b10      	cmp	r3, #16
 8002a7c:	d01a      	beq.n	8002ab4 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	2200      	movs	r2, #0
 8002a86:	2120      	movs	r1, #32
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f000 f886 	bl	8002b9a <I2C_WaitOnFlagUntilTimeout>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e058      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e04a      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	2200      	movs	r2, #0
 8002abc:	2120      	movs	r1, #32
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f86b 	bl	8002b9a <I2C_WaitOnFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e03d      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2210      	movs	r2, #16
 8002ad4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2220      	movs	r2, #32
 8002adc:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d118      	bne.n	8002b18 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002af4:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2200      	movs	r2, #0
 8002afe:	2120      	movs	r1, #32
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 f84a 	bl	8002b9a <I2C_WaitOnFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e01c      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2220      	movs	r2, #32
 8002b16:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	f63f af3b 	bhi.w	800299e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b34:	f043 0220 	orr.w	r2, r3, #32
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002b48:	2302      	movs	r3, #2
  }
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3720      	adds	r7, #32
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d103      	bne.n	8002b70 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d007      	beq.n	8002b8e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	699a      	ldr	r2, [r3, #24]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 0201 	orr.w	r2, r2, #1
 8002b8c:	619a      	str	r2, [r3, #24]
  }
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b084      	sub	sp, #16
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002baa:	e022      	b.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb2:	d01e      	beq.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bb4:	f7ff fa96 	bl	80020e4 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d302      	bcc.n	8002bca <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d113      	bne.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	f043 0220 	orr.w	r2, r3, #32
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699a      	ldr	r2, [r3, #24]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d0cd      	beq.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c26:	e02c      	b.n	8002c82 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	68b9      	ldr	r1, [r7, #8]
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 f871 	bl	8002d14 <I2C_IsErrorOccurred>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e02a      	b.n	8002c92 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c42:	d01e      	beq.n	8002c82 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c44:	f7ff fa4e 	bl	80020e4 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d302      	bcc.n	8002c5a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d113      	bne.n	8002c82 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	f043 0220 	orr.w	r2, r3, #32
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e007      	b.n	8002c92 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d1cb      	bne.n	8002c28 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b084      	sub	sp, #16
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ca6:	e028      	b.n	8002cfa <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	68b9      	ldr	r1, [r7, #8]
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 f831 	bl	8002d14 <I2C_IsErrorOccurred>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e026      	b.n	8002d0a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cbc:	f7ff fa12 	bl	80020e4 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d302      	bcc.n	8002cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d113      	bne.n	8002cfa <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	f043 0220 	orr.w	r2, r3, #32
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e007      	b.n	8002d0a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	f003 0320 	and.w	r3, r3, #32
 8002d04:	2b20      	cmp	r3, #32
 8002d06:	d1cf      	bne.n	8002ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b08a      	sub	sp, #40	; 0x28
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	f003 0310 	and.w	r3, r3, #16
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d075      	beq.n	8002e2c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2210      	movs	r2, #16
 8002d46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d48:	e056      	b.n	8002df8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d50:	d052      	beq.n	8002df8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d52:	f7ff f9c7 	bl	80020e4 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d302      	bcc.n	8002d68 <I2C_IsErrorOccurred+0x54>
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d147      	bne.n	8002df8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d8a:	d12e      	bne.n	8002dea <I2C_IsErrorOccurred+0xd6>
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d92:	d02a      	beq.n	8002dea <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002d94:	7cfb      	ldrb	r3, [r7, #19]
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	d027      	beq.n	8002dea <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002da8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002daa:	f7ff f99b 	bl	80020e4 <HAL_GetTick>
 8002dae:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002db0:	e01b      	b.n	8002dea <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002db2:	f7ff f997 	bl	80020e4 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b19      	cmp	r3, #25
 8002dbe:	d914      	bls.n	8002dea <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc4:	f043 0220 	orr.w	r2, r3, #32
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	2b20      	cmp	r3, #32
 8002df6:	d1dc      	bne.n	8002db2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b20      	cmp	r3, #32
 8002e04:	d003      	beq.n	8002e0e <I2C_IsErrorOccurred+0xfa>
 8002e06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d09d      	beq.n	8002d4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d103      	bne.n	8002e1e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2220      	movs	r2, #32
 8002e1c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	f043 0304 	orr.w	r3, r3, #4
 8002e24:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00b      	beq.n	8002e56 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00b      	beq.n	8002e78 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	f043 0308 	orr.w	r3, r3, #8
 8002e66:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00b      	beq.n	8002e9a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	f043 0302 	orr.w	r3, r3, #2
 8002e88:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e92:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d01c      	beq.n	8002edc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f7ff fe55 	bl	8002b52 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6859      	ldr	r1, [r3, #4]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <I2C_IsErrorOccurred+0x1d4>)
 8002eb4:	400b      	ands	r3, r1
 8002eb6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2220      	movs	r2, #32
 8002ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002edc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3728      	adds	r7, #40	; 0x28
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	fe00e800 	.word	0xfe00e800

08002eec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b087      	sub	sp, #28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	817b      	strh	r3, [r7, #10]
 8002efa:	4613      	mov	r3, r2
 8002efc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002efe:	897b      	ldrh	r3, [r7, #10]
 8002f00:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f04:	7a7b      	ldrb	r3, [r7, #9]
 8002f06:	041b      	lsls	r3, r3, #16
 8002f08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f0c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f12:	6a3b      	ldr	r3, [r7, #32]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f1a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	0d5b      	lsrs	r3, r3, #21
 8002f26:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002f2a:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <I2C_TransferConfig+0x60>)
 8002f2c:	430b      	orrs	r3, r1
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	ea02 0103 	and.w	r1, r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f3e:	bf00      	nop
 8002f40:	371c      	adds	r7, #28
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	03ff63ff 	.word	0x03ff63ff

08002f50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b20      	cmp	r3, #32
 8002f64:	d138      	bne.n	8002fd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e032      	b.n	8002fda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2224      	movs	r2, #36	; 0x24
 8002f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f022 0201 	bic.w	r2, r2, #1
 8002f92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002fa2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6819      	ldr	r1, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	e000      	b.n	8002fda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fd8:	2302      	movs	r3, #2
  }
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b085      	sub	sp, #20
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
 8002fee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d139      	bne.n	8003070 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003006:	2302      	movs	r3, #2
 8003008:	e033      	b.n	8003072 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2224      	movs	r2, #36	; 0x24
 8003016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0201 	bic.w	r2, r2, #1
 8003028:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003038:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	021b      	lsls	r3, r3, #8
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	4313      	orrs	r3, r2
 8003042:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800306c:	2300      	movs	r3, #0
 800306e:	e000      	b.n	8003072 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003070:	2302      	movs	r3, #2
  }
}
 8003072:	4618      	mov	r0, r3
 8003074:	3714      	adds	r7, #20
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d141      	bne.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800308e:	4b4b      	ldr	r3, [pc, #300]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800309a:	d131      	bne.n	8003100 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800309c:	4b47      	ldr	r3, [pc, #284]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030a2:	4a46      	ldr	r2, [pc, #280]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030ac:	4b43      	ldr	r3, [pc, #268]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030b4:	4a41      	ldr	r2, [pc, #260]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030bc:	4b40      	ldr	r3, [pc, #256]	; (80031c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2232      	movs	r2, #50	; 0x32
 80030c2:	fb02 f303 	mul.w	r3, r2, r3
 80030c6:	4a3f      	ldr	r2, [pc, #252]	; (80031c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030c8:	fba2 2303 	umull	r2, r3, r2, r3
 80030cc:	0c9b      	lsrs	r3, r3, #18
 80030ce:	3301      	adds	r3, #1
 80030d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030d2:	e002      	b.n	80030da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030da:	4b38      	ldr	r3, [pc, #224]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030e6:	d102      	bne.n	80030ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1f2      	bne.n	80030d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030ee:	4b33      	ldr	r3, [pc, #204]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fa:	d158      	bne.n	80031ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e057      	b.n	80031b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003100:	4b2e      	ldr	r3, [pc, #184]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003102:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003106:	4a2d      	ldr	r2, [pc, #180]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003108:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800310c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003110:	e04d      	b.n	80031ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003118:	d141      	bne.n	800319e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003122:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003126:	d131      	bne.n	800318c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003128:	4b24      	ldr	r3, [pc, #144]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800312e:	4a23      	ldr	r2, [pc, #140]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003134:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003138:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003140:	4a1e      	ldr	r2, [pc, #120]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003146:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003148:	4b1d      	ldr	r3, [pc, #116]	; (80031c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2232      	movs	r2, #50	; 0x32
 800314e:	fb02 f303 	mul.w	r3, r2, r3
 8003152:	4a1c      	ldr	r2, [pc, #112]	; (80031c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003154:	fba2 2303 	umull	r2, r3, r2, r3
 8003158:	0c9b      	lsrs	r3, r3, #18
 800315a:	3301      	adds	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800315e:	e002      	b.n	8003166 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	3b01      	subs	r3, #1
 8003164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003166:	4b15      	ldr	r3, [pc, #84]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800316e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003172:	d102      	bne.n	800317a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1f2      	bne.n	8003160 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003182:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003186:	d112      	bne.n	80031ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e011      	b.n	80031b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800318e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003192:	4a0a      	ldr	r2, [pc, #40]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003198:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800319c:	e007      	b.n	80031ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800319e:	4b07      	ldr	r3, [pc, #28]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031a6:	4a05      	ldr	r2, [pc, #20]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	40007000 	.word	0x40007000
 80031c0:	20000010 	.word	0x20000010
 80031c4:	431bde83 	.word	0x431bde83

080031c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b088      	sub	sp, #32
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e306      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d075      	beq.n	80032d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031e6:	4b97      	ldr	r3, [pc, #604]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 030c 	and.w	r3, r3, #12
 80031ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031f0:	4b94      	ldr	r3, [pc, #592]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	2b0c      	cmp	r3, #12
 80031fe:	d102      	bne.n	8003206 <HAL_RCC_OscConfig+0x3e>
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2b03      	cmp	r3, #3
 8003204:	d002      	beq.n	800320c <HAL_RCC_OscConfig+0x44>
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	2b08      	cmp	r3, #8
 800320a:	d10b      	bne.n	8003224 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800320c:	4b8d      	ldr	r3, [pc, #564]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d05b      	beq.n	80032d0 <HAL_RCC_OscConfig+0x108>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d157      	bne.n	80032d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e2e1      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800322c:	d106      	bne.n	800323c <HAL_RCC_OscConfig+0x74>
 800322e:	4b85      	ldr	r3, [pc, #532]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a84      	ldr	r2, [pc, #528]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	e01d      	b.n	8003278 <HAL_RCC_OscConfig+0xb0>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003244:	d10c      	bne.n	8003260 <HAL_RCC_OscConfig+0x98>
 8003246:	4b7f      	ldr	r3, [pc, #508]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a7e      	ldr	r2, [pc, #504]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800324c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	4b7c      	ldr	r3, [pc, #496]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a7b      	ldr	r2, [pc, #492]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800325c:	6013      	str	r3, [r2, #0]
 800325e:	e00b      	b.n	8003278 <HAL_RCC_OscConfig+0xb0>
 8003260:	4b78      	ldr	r3, [pc, #480]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a77      	ldr	r2, [pc, #476]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003266:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	4b75      	ldr	r3, [pc, #468]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a74      	ldr	r2, [pc, #464]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003272:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d013      	beq.n	80032a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003280:	f7fe ff30 	bl	80020e4 <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003286:	e008      	b.n	800329a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003288:	f7fe ff2c 	bl	80020e4 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b64      	cmp	r3, #100	; 0x64
 8003294:	d901      	bls.n	800329a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e2a6      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800329a:	4b6a      	ldr	r3, [pc, #424]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d0f0      	beq.n	8003288 <HAL_RCC_OscConfig+0xc0>
 80032a6:	e014      	b.n	80032d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a8:	f7fe ff1c 	bl	80020e4 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032b0:	f7fe ff18 	bl	80020e4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b64      	cmp	r3, #100	; 0x64
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e292      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032c2:	4b60      	ldr	r3, [pc, #384]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f0      	bne.n	80032b0 <HAL_RCC_OscConfig+0xe8>
 80032ce:	e000      	b.n	80032d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d075      	beq.n	80033ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032de:	4b59      	ldr	r3, [pc, #356]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032e8:	4b56      	ldr	r3, [pc, #344]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	d102      	bne.n	80032fe <HAL_RCC_OscConfig+0x136>
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d002      	beq.n	8003304 <HAL_RCC_OscConfig+0x13c>
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b04      	cmp	r3, #4
 8003302:	d11f      	bne.n	8003344 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003304:	4b4f      	ldr	r3, [pc, #316]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800330c:	2b00      	cmp	r3, #0
 800330e:	d005      	beq.n	800331c <HAL_RCC_OscConfig+0x154>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e265      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800331c:	4b49      	ldr	r3, [pc, #292]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	061b      	lsls	r3, r3, #24
 800332a:	4946      	ldr	r1, [pc, #280]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800332c:	4313      	orrs	r3, r2
 800332e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003330:	4b45      	ldr	r3, [pc, #276]	; (8003448 <HAL_RCC_OscConfig+0x280>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7fe fe89 	bl	800204c <HAL_InitTick>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d043      	beq.n	80033c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e251      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d023      	beq.n	8003394 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800334c:	4b3d      	ldr	r3, [pc, #244]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a3c      	ldr	r2, [pc, #240]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003356:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fe fec4 	bl	80020e4 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003360:	f7fe fec0 	bl	80020e4 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e23a      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003372:	4b34      	ldr	r3, [pc, #208]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337e:	4b31      	ldr	r3, [pc, #196]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	061b      	lsls	r3, r3, #24
 800338c:	492d      	ldr	r1, [pc, #180]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800338e:	4313      	orrs	r3, r2
 8003390:	604b      	str	r3, [r1, #4]
 8003392:	e01a      	b.n	80033ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003394:	4b2b      	ldr	r3, [pc, #172]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a2a      	ldr	r2, [pc, #168]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800339a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800339e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a0:	f7fe fea0 	bl	80020e4 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a8:	f7fe fe9c 	bl	80020e4 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e216      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033ba:	4b22      	ldr	r3, [pc, #136]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x1e0>
 80033c6:	e000      	b.n	80033ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0308 	and.w	r3, r3, #8
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d041      	beq.n	800345a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d01c      	beq.n	8003418 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033de:	4b19      	ldr	r3, [pc, #100]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80033e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033e4:	4a17      	ldr	r2, [pc, #92]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ee:	f7fe fe79 	bl	80020e4 <HAL_GetTick>
 80033f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033f4:	e008      	b.n	8003408 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f6:	f7fe fe75 	bl	80020e4 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e1ef      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003408:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800340a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0ef      	beq.n	80033f6 <HAL_RCC_OscConfig+0x22e>
 8003416:	e020      	b.n	800345a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003418:	4b0a      	ldr	r3, [pc, #40]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 800341a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800341e:	4a09      	ldr	r2, [pc, #36]	; (8003444 <HAL_RCC_OscConfig+0x27c>)
 8003420:	f023 0301 	bic.w	r3, r3, #1
 8003424:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003428:	f7fe fe5c 	bl	80020e4 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800342e:	e00d      	b.n	800344c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003430:	f7fe fe58 	bl	80020e4 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d906      	bls.n	800344c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e1d2      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
 8003442:	bf00      	nop
 8003444:	40021000 	.word	0x40021000
 8003448:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800344c:	4b8c      	ldr	r3, [pc, #560]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 800344e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1ea      	bne.n	8003430 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 80a6 	beq.w	80035b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003468:	2300      	movs	r3, #0
 800346a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800346c:	4b84      	ldr	r3, [pc, #528]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 800346e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_RCC_OscConfig+0x2b4>
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x2b6>
 800347c:	2300      	movs	r3, #0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00d      	beq.n	800349e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003482:	4b7f      	ldr	r3, [pc, #508]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003486:	4a7e      	ldr	r2, [pc, #504]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348c:	6593      	str	r3, [r2, #88]	; 0x58
 800348e:	4b7c      	ldr	r3, [pc, #496]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800349a:	2301      	movs	r3, #1
 800349c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800349e:	4b79      	ldr	r3, [pc, #484]	; (8003684 <HAL_RCC_OscConfig+0x4bc>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d118      	bne.n	80034dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034aa:	4b76      	ldr	r3, [pc, #472]	; (8003684 <HAL_RCC_OscConfig+0x4bc>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a75      	ldr	r2, [pc, #468]	; (8003684 <HAL_RCC_OscConfig+0x4bc>)
 80034b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034b6:	f7fe fe15 	bl	80020e4 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034be:	f7fe fe11 	bl	80020e4 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e18b      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034d0:	4b6c      	ldr	r3, [pc, #432]	; (8003684 <HAL_RCC_OscConfig+0x4bc>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0f0      	beq.n	80034be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d108      	bne.n	80034f6 <HAL_RCC_OscConfig+0x32e>
 80034e4:	4b66      	ldr	r3, [pc, #408]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80034e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ea:	4a65      	ldr	r2, [pc, #404]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80034f4:	e024      	b.n	8003540 <HAL_RCC_OscConfig+0x378>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	2b05      	cmp	r3, #5
 80034fc:	d110      	bne.n	8003520 <HAL_RCC_OscConfig+0x358>
 80034fe:	4b60      	ldr	r3, [pc, #384]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003504:	4a5e      	ldr	r2, [pc, #376]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003506:	f043 0304 	orr.w	r3, r3, #4
 800350a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800350e:	4b5c      	ldr	r3, [pc, #368]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003514:	4a5a      	ldr	r2, [pc, #360]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800351e:	e00f      	b.n	8003540 <HAL_RCC_OscConfig+0x378>
 8003520:	4b57      	ldr	r3, [pc, #348]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003526:	4a56      	ldr	r2, [pc, #344]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003528:	f023 0301 	bic.w	r3, r3, #1
 800352c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003530:	4b53      	ldr	r3, [pc, #332]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003536:	4a52      	ldr	r2, [pc, #328]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003538:	f023 0304 	bic.w	r3, r3, #4
 800353c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d016      	beq.n	8003576 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003548:	f7fe fdcc 	bl	80020e4 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800354e:	e00a      	b.n	8003566 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003550:	f7fe fdc8 	bl	80020e4 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	f241 3288 	movw	r2, #5000	; 0x1388
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e140      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003566:	4b46      	ldr	r3, [pc, #280]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0ed      	beq.n	8003550 <HAL_RCC_OscConfig+0x388>
 8003574:	e015      	b.n	80035a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003576:	f7fe fdb5 	bl	80020e4 <HAL_GetTick>
 800357a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800357c:	e00a      	b.n	8003594 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800357e:	f7fe fdb1 	bl	80020e4 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	f241 3288 	movw	r2, #5000	; 0x1388
 800358c:	4293      	cmp	r3, r2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e129      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003594:	4b3a      	ldr	r3, [pc, #232]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1ed      	bne.n	800357e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035a2:	7ffb      	ldrb	r3, [r7, #31]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d105      	bne.n	80035b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035a8:	4b35      	ldr	r3, [pc, #212]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80035aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ac:	4a34      	ldr	r2, [pc, #208]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80035ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d03c      	beq.n	800363a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d01c      	beq.n	8003602 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035c8:	4b2d      	ldr	r3, [pc, #180]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80035ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035ce:	4a2c      	ldr	r2, [pc, #176]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d8:	f7fe fd84 	bl	80020e4 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035e0:	f7fe fd80 	bl	80020e4 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e0fa      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035f2:	4b23      	ldr	r3, [pc, #140]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 80035f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0ef      	beq.n	80035e0 <HAL_RCC_OscConfig+0x418>
 8003600:	e01b      	b.n	800363a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003602:	4b1f      	ldr	r3, [pc, #124]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003604:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003608:	4a1d      	ldr	r2, [pc, #116]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 800360a:	f023 0301 	bic.w	r3, r3, #1
 800360e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003612:	f7fe fd67 	bl	80020e4 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800361a:	f7fe fd63 	bl	80020e4 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e0dd      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800362c:	4b14      	ldr	r3, [pc, #80]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 800362e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1ef      	bne.n	800361a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 80d1 	beq.w	80037e6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003644:	4b0e      	ldr	r3, [pc, #56]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 030c 	and.w	r3, r3, #12
 800364c:	2b0c      	cmp	r3, #12
 800364e:	f000 808b 	beq.w	8003768 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d15e      	bne.n	8003718 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800365a:	4b09      	ldr	r3, [pc, #36]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a08      	ldr	r2, [pc, #32]	; (8003680 <HAL_RCC_OscConfig+0x4b8>)
 8003660:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003666:	f7fe fd3d 	bl	80020e4 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366c:	e00c      	b.n	8003688 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366e:	f7fe fd39 	bl	80020e4 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d905      	bls.n	8003688 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e0b3      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
 8003680:	40021000 	.word	0x40021000
 8003684:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003688:	4b59      	ldr	r3, [pc, #356]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1ec      	bne.n	800366e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003694:	4b56      	ldr	r3, [pc, #344]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 8003696:	68da      	ldr	r2, [r3, #12]
 8003698:	4b56      	ldr	r3, [pc, #344]	; (80037f4 <HAL_RCC_OscConfig+0x62c>)
 800369a:	4013      	ands	r3, r2
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6a11      	ldr	r1, [r2, #32]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036a4:	3a01      	subs	r2, #1
 80036a6:	0112      	lsls	r2, r2, #4
 80036a8:	4311      	orrs	r1, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80036ae:	0212      	lsls	r2, r2, #8
 80036b0:	4311      	orrs	r1, r2
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036b6:	0852      	lsrs	r2, r2, #1
 80036b8:	3a01      	subs	r2, #1
 80036ba:	0552      	lsls	r2, r2, #21
 80036bc:	4311      	orrs	r1, r2
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036c2:	0852      	lsrs	r2, r2, #1
 80036c4:	3a01      	subs	r2, #1
 80036c6:	0652      	lsls	r2, r2, #25
 80036c8:	4311      	orrs	r1, r2
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80036ce:	06d2      	lsls	r2, r2, #27
 80036d0:	430a      	orrs	r2, r1
 80036d2:	4947      	ldr	r1, [pc, #284]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036d8:	4b45      	ldr	r3, [pc, #276]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a44      	ldr	r2, [pc, #272]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 80036de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036e4:	4b42      	ldr	r3, [pc, #264]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4a41      	ldr	r2, [pc, #260]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 80036ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f0:	f7fe fcf8 	bl	80020e4 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f8:	f7fe fcf4 	bl	80020e4 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e06e      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370a:	4b39      	ldr	r3, [pc, #228]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x530>
 8003716:	e066      	b.n	80037e6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003718:	4b35      	ldr	r3, [pc, #212]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a34      	ldr	r2, [pc, #208]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 800371e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003722:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003724:	4b32      	ldr	r3, [pc, #200]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4a31      	ldr	r2, [pc, #196]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 800372a:	f023 0303 	bic.w	r3, r3, #3
 800372e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003730:	4b2f      	ldr	r3, [pc, #188]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4a2e      	ldr	r2, [pc, #184]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 8003736:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800373a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800373e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003740:	f7fe fcd0 	bl	80020e4 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fe fccc 	bl	80020e4 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e046      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800375a:	4b25      	ldr	r3, [pc, #148]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x580>
 8003766:	e03e      	b.n	80037e6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e039      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003774:	4b1e      	ldr	r3, [pc, #120]	; (80037f0 <HAL_RCC_OscConfig+0x628>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f003 0203 	and.w	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	429a      	cmp	r2, r3
 8003786:	d12c      	bne.n	80037e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	3b01      	subs	r3, #1
 8003794:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003796:	429a      	cmp	r2, r3
 8003798:	d123      	bne.n	80037e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d11b      	bne.n	80037e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d113      	bne.n	80037e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c4:	085b      	lsrs	r3, r3, #1
 80037c6:	3b01      	subs	r3, #1
 80037c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d109      	bne.n	80037e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037d8:	085b      	lsrs	r3, r3, #1
 80037da:	3b01      	subs	r3, #1
 80037dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037de:	429a      	cmp	r2, r3
 80037e0:	d001      	beq.n	80037e6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e000      	b.n	80037e8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3720      	adds	r7, #32
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40021000 	.word	0x40021000
 80037f4:	019f800c 	.word	0x019f800c

080037f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e11e      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003810:	4b91      	ldr	r3, [pc, #580]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 030f 	and.w	r3, r3, #15
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d910      	bls.n	8003840 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b8e      	ldr	r3, [pc, #568]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f023 020f 	bic.w	r2, r3, #15
 8003826:	498c      	ldr	r1, [pc, #560]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b8a      	ldr	r3, [pc, #552]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e106      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	d073      	beq.n	8003934 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2b03      	cmp	r3, #3
 8003852:	d129      	bne.n	80038a8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003854:	4b81      	ldr	r3, [pc, #516]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0f4      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003864:	f000 f966 	bl	8003b34 <RCC_GetSysClockFreqFromPLLSource>
 8003868:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	4a7c      	ldr	r2, [pc, #496]	; (8003a60 <HAL_RCC_ClockConfig+0x268>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d93f      	bls.n	80038f2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003872:	4b7a      	ldr	r3, [pc, #488]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d009      	beq.n	8003892 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003886:	2b00      	cmp	r3, #0
 8003888:	d033      	beq.n	80038f2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800388e:	2b00      	cmp	r3, #0
 8003890:	d12f      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003892:	4b72      	ldr	r3, [pc, #456]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800389a:	4a70      	ldr	r2, [pc, #448]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 800389c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	617b      	str	r3, [r7, #20]
 80038a6:	e024      	b.n	80038f2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d107      	bne.n	80038c0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038b0:	4b6a      	ldr	r3, [pc, #424]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d109      	bne.n	80038d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e0c6      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038c0:	4b66      	ldr	r3, [pc, #408]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0be      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80038d0:	f000 f8ce 	bl	8003a70 <HAL_RCC_GetSysClockFreq>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	4a61      	ldr	r2, [pc, #388]	; (8003a60 <HAL_RCC_ClockConfig+0x268>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d909      	bls.n	80038f2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038de:	4b5f      	ldr	r3, [pc, #380]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038e6:	4a5d      	ldr	r2, [pc, #372]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80038e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80038ee:	2380      	movs	r3, #128	; 0x80
 80038f0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038f2:	4b5a      	ldr	r3, [pc, #360]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f023 0203 	bic.w	r2, r3, #3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	4957      	ldr	r1, [pc, #348]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003900:	4313      	orrs	r3, r2
 8003902:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003904:	f7fe fbee 	bl	80020e4 <HAL_GetTick>
 8003908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	e00a      	b.n	8003922 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800390c:	f7fe fbea 	bl	80020e4 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	f241 3288 	movw	r2, #5000	; 0x1388
 800391a:	4293      	cmp	r3, r2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e095      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003922:	4b4e      	ldr	r3, [pc, #312]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 020c 	and.w	r2, r3, #12
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	429a      	cmp	r2, r3
 8003932:	d1eb      	bne.n	800390c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d023      	beq.n	8003988 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800394c:	4b43      	ldr	r3, [pc, #268]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4a42      	ldr	r2, [pc, #264]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003952:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003956:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0308 	and.w	r3, r3, #8
 8003960:	2b00      	cmp	r3, #0
 8003962:	d007      	beq.n	8003974 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003964:	4b3d      	ldr	r3, [pc, #244]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800396c:	4a3b      	ldr	r2, [pc, #236]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 800396e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003972:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003974:	4b39      	ldr	r3, [pc, #228]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	4936      	ldr	r1, [pc, #216]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003982:	4313      	orrs	r3, r2
 8003984:	608b      	str	r3, [r1, #8]
 8003986:	e008      	b.n	800399a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	2b80      	cmp	r3, #128	; 0x80
 800398c:	d105      	bne.n	800399a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800398e:	4b33      	ldr	r3, [pc, #204]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	4a32      	ldr	r2, [pc, #200]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003994:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003998:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800399a:	4b2f      	ldr	r3, [pc, #188]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 030f 	and.w	r3, r3, #15
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d21d      	bcs.n	80039e4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a8:	4b2b      	ldr	r3, [pc, #172]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f023 020f 	bic.w	r2, r3, #15
 80039b0:	4929      	ldr	r1, [pc, #164]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80039b8:	f7fe fb94 	bl	80020e4 <HAL_GetTick>
 80039bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039be:	e00a      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c0:	f7fe fb90 	bl	80020e4 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e03b      	b.n	8003a4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d6:	4b20      	ldr	r3, [pc, #128]	; (8003a58 <HAL_RCC_ClockConfig+0x260>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d1ed      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d008      	beq.n	8003a02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f0:	4b1a      	ldr	r3, [pc, #104]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4917      	ldr	r1, [pc, #92]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d009      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a0e:	4b13      	ldr	r3, [pc, #76]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	490f      	ldr	r1, [pc, #60]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a22:	f000 f825 	bl	8003a70 <HAL_RCC_GetSysClockFreq>
 8003a26:	4602      	mov	r2, r0
 8003a28:	4b0c      	ldr	r3, [pc, #48]	; (8003a5c <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	091b      	lsrs	r3, r3, #4
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	490c      	ldr	r1, [pc, #48]	; (8003a64 <HAL_RCC_ClockConfig+0x26c>)
 8003a34:	5ccb      	ldrb	r3, [r1, r3]
 8003a36:	f003 031f 	and.w	r3, r3, #31
 8003a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a3e:	4a0a      	ldr	r2, [pc, #40]	; (8003a68 <HAL_RCC_ClockConfig+0x270>)
 8003a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a42:	4b0a      	ldr	r3, [pc, #40]	; (8003a6c <HAL_RCC_ClockConfig+0x274>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fe fb00 	bl	800204c <HAL_InitTick>
 8003a4c:	4603      	mov	r3, r0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40022000 	.word	0x40022000
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	04c4b400 	.word	0x04c4b400
 8003a64:	0800b2e8 	.word	0x0800b2e8
 8003a68:	20000010 	.word	0x20000010
 8003a6c:	20000014 	.word	0x20000014

08003a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b087      	sub	sp, #28
 8003a74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a76:	4b2c      	ldr	r3, [pc, #176]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 030c 	and.w	r3, r3, #12
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d102      	bne.n	8003a88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a82:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a84:	613b      	str	r3, [r7, #16]
 8003a86:	e047      	b.n	8003b18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003a88:	4b27      	ldr	r3, [pc, #156]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f003 030c 	and.w	r3, r3, #12
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d102      	bne.n	8003a9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a94:	4b26      	ldr	r3, [pc, #152]	; (8003b30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	e03e      	b.n	8003b18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a9a:	4b23      	ldr	r3, [pc, #140]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 030c 	and.w	r3, r3, #12
 8003aa2:	2b0c      	cmp	r3, #12
 8003aa4:	d136      	bne.n	8003b14 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003aa6:	4b20      	ldr	r3, [pc, #128]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ab0:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 030f 	and.w	r3, r3, #15
 8003aba:	3301      	adds	r3, #1
 8003abc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	d10c      	bne.n	8003ade <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ac4:	4a1a      	ldr	r2, [pc, #104]	; (8003b30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003acc:	4a16      	ldr	r2, [pc, #88]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ace:	68d2      	ldr	r2, [r2, #12]
 8003ad0:	0a12      	lsrs	r2, r2, #8
 8003ad2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ad6:	fb02 f303 	mul.w	r3, r2, r3
 8003ada:	617b      	str	r3, [r7, #20]
      break;
 8003adc:	e00c      	b.n	8003af8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ade:	4a13      	ldr	r2, [pc, #76]	; (8003b2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae6:	4a10      	ldr	r2, [pc, #64]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ae8:	68d2      	ldr	r2, [r2, #12]
 8003aea:	0a12      	lsrs	r2, r2, #8
 8003aec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003af0:	fb02 f303 	mul.w	r3, r2, r3
 8003af4:	617b      	str	r3, [r7, #20]
      break;
 8003af6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003af8:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	0e5b      	lsrs	r3, r3, #25
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	3301      	adds	r3, #1
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b10:	613b      	str	r3, [r7, #16]
 8003b12:	e001      	b.n	8003b18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003b18:	693b      	ldr	r3, [r7, #16]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	371c      	adds	r7, #28
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	00f42400 	.word	0x00f42400
 8003b30:	017d7840 	.word	0x017d7840

08003b34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b087      	sub	sp, #28
 8003b38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b3a:	4b1e      	ldr	r3, [pc, #120]	; (8003bb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b44:	4b1b      	ldr	r3, [pc, #108]	; (8003bb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	091b      	lsrs	r3, r3, #4
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	3301      	adds	r3, #1
 8003b50:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d10c      	bne.n	8003b72 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b58:	4a17      	ldr	r2, [pc, #92]	; (8003bb8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b60:	4a14      	ldr	r2, [pc, #80]	; (8003bb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b62:	68d2      	ldr	r2, [r2, #12]
 8003b64:	0a12      	lsrs	r2, r2, #8
 8003b66:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	617b      	str	r3, [r7, #20]
    break;
 8003b70:	e00c      	b.n	8003b8c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b72:	4a12      	ldr	r2, [pc, #72]	; (8003bbc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7a:	4a0e      	ldr	r2, [pc, #56]	; (8003bb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b7c:	68d2      	ldr	r2, [r2, #12]
 8003b7e:	0a12      	lsrs	r2, r2, #8
 8003b80:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b84:	fb02 f303 	mul.w	r3, r2, r3
 8003b88:	617b      	str	r3, [r7, #20]
    break;
 8003b8a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b8c:	4b09      	ldr	r3, [pc, #36]	; (8003bb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	0e5b      	lsrs	r3, r3, #25
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	3301      	adds	r3, #1
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003ba6:	687b      	ldr	r3, [r7, #4]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	371c      	adds	r7, #28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	017d7840 	.word	0x017d7840
 8003bbc:	00f42400 	.word	0x00f42400

08003bc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bc8:	2300      	movs	r3, #0
 8003bca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bcc:	2300      	movs	r3, #0
 8003bce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 8098 	beq.w	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bde:	2300      	movs	r3, #0
 8003be0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003be2:	4b43      	ldr	r3, [pc, #268]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10d      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bee:	4b40      	ldr	r3, [pc, #256]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf2:	4a3f      	ldr	r2, [pc, #252]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8003bfa:	4b3d      	ldr	r3, [pc, #244]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c02:	60bb      	str	r3, [r7, #8]
 8003c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c06:	2301      	movs	r3, #1
 8003c08:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c0a:	4b3a      	ldr	r3, [pc, #232]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a39      	ldr	r2, [pc, #228]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c16:	f7fe fa65 	bl	80020e4 <HAL_GetTick>
 8003c1a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c1c:	e009      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c1e:	f7fe fa61 	bl	80020e4 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d902      	bls.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	74fb      	strb	r3, [r7, #19]
        break;
 8003c30:	e005      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c32:	4b30      	ldr	r3, [pc, #192]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0ef      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c3e:	7cfb      	ldrb	r3, [r7, #19]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d159      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c44:	4b2a      	ldr	r3, [pc, #168]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c4e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d01e      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d019      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c60:	4b23      	ldr	r3, [pc, #140]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c6c:	4b20      	ldr	r3, [pc, #128]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c72:	4a1f      	ldr	r2, [pc, #124]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c7c:	4b1c      	ldr	r3, [pc, #112]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c82:	4a1b      	ldr	r2, [pc, #108]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c8c:	4a18      	ldr	r2, [pc, #96]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d016      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9e:	f7fe fa21 	bl	80020e4 <HAL_GetTick>
 8003ca2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ca4:	e00b      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca6:	f7fe fa1d 	bl	80020e4 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d902      	bls.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	74fb      	strb	r3, [r7, #19]
            break;
 8003cbc:	e006      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0ec      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10b      	bne.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cd2:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce0:	4903      	ldr	r1, [pc, #12]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003ce8:	e008      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cea:	7cfb      	ldrb	r3, [r7, #19]
 8003cec:	74bb      	strb	r3, [r7, #18]
 8003cee:	e005      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf8:	7cfb      	ldrb	r3, [r7, #19]
 8003cfa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cfc:	7c7b      	ldrb	r3, [r7, #17]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d105      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d02:	4ba6      	ldr	r3, [pc, #664]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d06:	4aa5      	ldr	r2, [pc, #660]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d0c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00a      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d1a:	4ba0      	ldr	r3, [pc, #640]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d20:	f023 0203 	bic.w	r2, r3, #3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	499c      	ldr	r1, [pc, #624]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00a      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d3c:	4b97      	ldr	r3, [pc, #604]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d42:	f023 020c 	bic.w	r2, r3, #12
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4994      	ldr	r1, [pc, #592]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0304 	and.w	r3, r3, #4
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00a      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d5e:	4b8f      	ldr	r3, [pc, #572]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d64:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	498b      	ldr	r1, [pc, #556]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0308 	and.w	r3, r3, #8
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00a      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d80:	4b86      	ldr	r3, [pc, #536]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d86:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	4983      	ldr	r1, [pc, #524]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003da2:	4b7e      	ldr	r3, [pc, #504]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003da8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	497a      	ldr	r1, [pc, #488]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dc4:	4b75      	ldr	r3, [pc, #468]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	4972      	ldr	r1, [pc, #456]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00a      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003de6:	4b6d      	ldr	r3, [pc, #436]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	4969      	ldr	r1, [pc, #420]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00a      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e08:	4b64      	ldr	r3, [pc, #400]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e0e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	4961      	ldr	r1, [pc, #388]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00a      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e2a:	4b5c      	ldr	r3, [pc, #368]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e30:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e38:	4958      	ldr	r1, [pc, #352]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d015      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e4c:	4b53      	ldr	r3, [pc, #332]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5a:	4950      	ldr	r1, [pc, #320]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e6a:	d105      	bne.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e6c:	4b4b      	ldr	r3, [pc, #300]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	4a4a      	ldr	r2, [pc, #296]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e76:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d015      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e84:	4b45      	ldr	r3, [pc, #276]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e92:	4942      	ldr	r1, [pc, #264]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ea2:	d105      	bne.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ea4:	4b3d      	ldr	r3, [pc, #244]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	4a3c      	ldr	r2, [pc, #240]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003eae:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d015      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ebc:	4b37      	ldr	r3, [pc, #220]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eca:	4934      	ldr	r1, [pc, #208]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003eda:	d105      	bne.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003edc:	4b2f      	ldr	r3, [pc, #188]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	4a2e      	ldr	r2, [pc, #184]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ee6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d015      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ef4:	4b29      	ldr	r3, [pc, #164]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f02:	4926      	ldr	r1, [pc, #152]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f12:	d105      	bne.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f14:	4b21      	ldr	r3, [pc, #132]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	4a20      	ldr	r2, [pc, #128]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d015      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3a:	4918      	ldr	r1, [pc, #96]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f4a:	d105      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f4c:	4b13      	ldr	r3, [pc, #76]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	4a12      	ldr	r2, [pc, #72]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d015      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f64:	4b0d      	ldr	r3, [pc, #52]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f6a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f72:	490a      	ldr	r1, [pc, #40]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f82:	d105      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f84:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4a04      	ldr	r2, [pc, #16]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f8e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003f90:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40021000 	.word	0x40021000

08003fa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e09d      	b.n	80040ee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d108      	bne.n	8003fcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fc2:	d009      	beq.n	8003fd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	61da      	str	r2, [r3, #28]
 8003fca:	e005      	b.n	8003fd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d106      	bne.n	8003ff8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fd fa30 	bl	8001458 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800400e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004018:	d902      	bls.n	8004020 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	e002      	b.n	8004026 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004024:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800402e:	d007      	beq.n	8004040 <HAL_SPI_Init+0xa0>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004038:	d002      	beq.n	8004040 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	431a      	orrs	r2, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004078:	431a      	orrs	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004082:	ea42 0103 	orr.w	r1, r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800408a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	0c1b      	lsrs	r3, r3, #16
 800409c:	f003 0204 	and.w	r2, r3, #4
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80040bc:	ea42 0103 	orr.w	r1, r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	69da      	ldr	r2, [r3, #28]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b088      	sub	sp, #32
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	603b      	str	r3, [r7, #0]
 8004102:	4613      	mov	r3, r2
 8004104:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_SPI_Transmit+0x22>
 8004114:	2302      	movs	r3, #2
 8004116:	e158      	b.n	80043ca <HAL_SPI_Transmit+0x2d4>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004120:	f7fd ffe0 	bl	80020e4 <HAL_GetTick>
 8004124:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004126:	88fb      	ldrh	r3, [r7, #6]
 8004128:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d002      	beq.n	800413c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004136:	2302      	movs	r3, #2
 8004138:	77fb      	strb	r3, [r7, #31]
    goto error;
 800413a:	e13d      	b.n	80043b8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_SPI_Transmit+0x52>
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d102      	bne.n	800414e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800414c:	e134      	b.n	80043b8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2203      	movs	r2, #3
 8004152:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	88fa      	ldrh	r2, [r7, #6]
 8004166:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	88fa      	ldrh	r2, [r7, #6]
 800416c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004198:	d10f      	bne.n	80041ba <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c4:	2b40      	cmp	r3, #64	; 0x40
 80041c6:	d007      	beq.n	80041d8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041e0:	d94b      	bls.n	800427a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <HAL_SPI_Transmit+0xfa>
 80041ea:	8afb      	ldrh	r3, [r7, #22]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d13e      	bne.n	800426e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f4:	881a      	ldrh	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004200:	1c9a      	adds	r2, r3, #2
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004214:	e02b      	b.n	800426e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b02      	cmp	r3, #2
 8004222:	d112      	bne.n	800424a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004228:	881a      	ldrh	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004234:	1c9a      	adds	r2, r3, #2
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004248:	e011      	b.n	800426e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800424a:	f7fd ff4b 	bl	80020e4 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d803      	bhi.n	8004262 <HAL_SPI_Transmit+0x16c>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004260:	d102      	bne.n	8004268 <HAL_SPI_Transmit+0x172>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d102      	bne.n	800426e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800426c:	e0a4      	b.n	80043b8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ce      	bne.n	8004216 <HAL_SPI_Transmit+0x120>
 8004278:	e07c      	b.n	8004374 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <HAL_SPI_Transmit+0x192>
 8004282:	8afb      	ldrh	r3, [r7, #22]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d170      	bne.n	800436a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800428c:	b29b      	uxth	r3, r3
 800428e:	2b01      	cmp	r3, #1
 8004290:	d912      	bls.n	80042b8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004296:	881a      	ldrh	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a2:	1c9a      	adds	r2, r3, #2
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b02      	subs	r3, #2
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042b6:	e058      	b.n	800436a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	7812      	ldrb	r2, [r2, #0]
 80042c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80042de:	e044      	b.n	800436a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d12b      	bne.n	8004346 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d912      	bls.n	800431e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fc:	881a      	ldrh	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004308:	1c9a      	adds	r2, r3, #2
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004312:	b29b      	uxth	r3, r3
 8004314:	3b02      	subs	r3, #2
 8004316:	b29a      	uxth	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800431c:	e025      	b.n	800436a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	330c      	adds	r3, #12
 8004328:	7812      	ldrb	r2, [r2, #0]
 800432a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800433a:	b29b      	uxth	r3, r3
 800433c:	3b01      	subs	r3, #1
 800433e:	b29a      	uxth	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004344:	e011      	b.n	800436a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004346:	f7fd fecd 	bl	80020e4 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d803      	bhi.n	800435e <HAL_SPI_Transmit+0x268>
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435c:	d102      	bne.n	8004364 <HAL_SPI_Transmit+0x26e>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d102      	bne.n	800436a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004368:	e026      	b.n	80043b8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1b5      	bne.n	80042e0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	6839      	ldr	r1, [r7, #0]
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f000 fce3 	bl	8004d44 <SPI_EndRxTxTransaction>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2220      	movs	r2, #32
 8004388:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10a      	bne.n	80043a8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004392:	2300      	movs	r3, #0
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	77fb      	strb	r3, [r7, #31]
 80043b4:	e000      	b.n	80043b8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80043b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80043c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3720      	adds	r7, #32
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b088      	sub	sp, #32
 80043d6:	af02      	add	r7, sp, #8
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	603b      	str	r3, [r7, #0]
 80043de:	4613      	mov	r3, r2
 80043e0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043ee:	d112      	bne.n	8004416 <HAL_SPI_Receive+0x44>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10e      	bne.n	8004416 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2204      	movs	r2, #4
 80043fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004400:	88fa      	ldrh	r2, [r7, #6]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4613      	mov	r3, r2
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 f910 	bl	8004632 <HAL_SPI_TransmitReceive>
 8004412:	4603      	mov	r3, r0
 8004414:	e109      	b.n	800462a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800441c:	2b01      	cmp	r3, #1
 800441e:	d101      	bne.n	8004424 <HAL_SPI_Receive+0x52>
 8004420:	2302      	movs	r3, #2
 8004422:	e102      	b.n	800462a <HAL_SPI_Receive+0x258>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800442c:	f7fd fe5a 	bl	80020e4 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b01      	cmp	r3, #1
 800443c:	d002      	beq.n	8004444 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800443e:	2302      	movs	r3, #2
 8004440:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004442:	e0e9      	b.n	8004618 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <HAL_SPI_Receive+0x7e>
 800444a:	88fb      	ldrh	r3, [r7, #6]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d102      	bne.n	8004456 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004454:	e0e0      	b.n	8004618 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2204      	movs	r2, #4
 800445a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	88fa      	ldrh	r2, [r7, #6]
 800446e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	88fa      	ldrh	r2, [r7, #6]
 8004476:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044a0:	d908      	bls.n	80044b4 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044b0:	605a      	str	r2, [r3, #4]
 80044b2:	e007      	b.n	80044c4 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044c2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044cc:	d10f      	bne.n	80044ee <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044ec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f8:	2b40      	cmp	r3, #64	; 0x40
 80044fa:	d007      	beq.n	800450c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800450a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004514:	d867      	bhi.n	80045e6 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004516:	e030      	b.n	800457a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b01      	cmp	r3, #1
 8004524:	d117      	bne.n	8004556 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f103 020c 	add.w	r2, r3, #12
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	7812      	ldrb	r2, [r2, #0]
 8004534:	b2d2      	uxtb	r2, r2
 8004536:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004554:	e011      	b.n	800457a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004556:	f7fd fdc5 	bl	80020e4 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	429a      	cmp	r2, r3
 8004564:	d803      	bhi.n	800456e <HAL_SPI_Receive+0x19c>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456c:	d102      	bne.n	8004574 <HAL_SPI_Receive+0x1a2>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d102      	bne.n	800457a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004578:	e04e      	b.n	8004618 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1c8      	bne.n	8004518 <HAL_SPI_Receive+0x146>
 8004586:	e034      	b.n	80045f2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b01      	cmp	r3, #1
 8004594:	d115      	bne.n	80045c2 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	b292      	uxth	r2, r2
 80045a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a8:	1c9a      	adds	r2, r3, #2
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80045c0:	e011      	b.n	80045e6 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045c2:	f7fd fd8f 	bl	80020e4 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	683a      	ldr	r2, [r7, #0]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d803      	bhi.n	80045da <HAL_SPI_Receive+0x208>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d102      	bne.n	80045e0 <HAL_SPI_Receive+0x20e>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d102      	bne.n	80045e6 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80045e4:	e018      	b.n	8004618 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1ca      	bne.n	8004588 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	6839      	ldr	r1, [r7, #0]
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 fb4c 	bl	8004c94 <SPI_EndRxTransaction>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d002      	beq.n	8004608 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2220      	movs	r2, #32
 8004606:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800460c:	2b00      	cmp	r3, #0
 800460e:	d002      	beq.n	8004616 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	75fb      	strb	r3, [r7, #23]
 8004614:	e000      	b.n	8004618 <HAL_SPI_Receive+0x246>
  }

error :
 8004616:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004628:	7dfb      	ldrb	r3, [r7, #23]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b08a      	sub	sp, #40	; 0x28
 8004636:	af00      	add	r7, sp, #0
 8004638:	60f8      	str	r0, [r7, #12]
 800463a:	60b9      	str	r1, [r7, #8]
 800463c:	607a      	str	r2, [r7, #4]
 800463e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004640:	2301      	movs	r3, #1
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004644:	2300      	movs	r3, #0
 8004646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004650:	2b01      	cmp	r3, #1
 8004652:	d101      	bne.n	8004658 <HAL_SPI_TransmitReceive+0x26>
 8004654:	2302      	movs	r3, #2
 8004656:	e1fb      	b.n	8004a50 <HAL_SPI_TransmitReceive+0x41e>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004660:	f7fd fd40 	bl	80020e4 <HAL_GetTick>
 8004664:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800466c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004674:	887b      	ldrh	r3, [r7, #2]
 8004676:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004678:	887b      	ldrh	r3, [r7, #2]
 800467a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800467c:	7efb      	ldrb	r3, [r7, #27]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d00e      	beq.n	80046a0 <HAL_SPI_TransmitReceive+0x6e>
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004688:	d106      	bne.n	8004698 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d102      	bne.n	8004698 <HAL_SPI_TransmitReceive+0x66>
 8004692:	7efb      	ldrb	r3, [r7, #27]
 8004694:	2b04      	cmp	r3, #4
 8004696:	d003      	beq.n	80046a0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004698:	2302      	movs	r3, #2
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800469e:	e1cd      	b.n	8004a3c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d005      	beq.n	80046b2 <HAL_SPI_TransmitReceive+0x80>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <HAL_SPI_TransmitReceive+0x80>
 80046ac:	887b      	ldrh	r3, [r7, #2]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d103      	bne.n	80046ba <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80046b8:	e1c0      	b.n	8004a3c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d003      	beq.n	80046ce <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2205      	movs	r2, #5
 80046ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	887a      	ldrh	r2, [r7, #2]
 80046de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	887a      	ldrh	r2, [r7, #2]
 80046e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	887a      	ldrh	r2, [r7, #2]
 80046f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	887a      	ldrh	r2, [r7, #2]
 80046fa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004710:	d802      	bhi.n	8004718 <HAL_SPI_TransmitReceive+0xe6>
 8004712:	8a3b      	ldrh	r3, [r7, #16]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d908      	bls.n	800472a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004726:	605a      	str	r2, [r3, #4]
 8004728:	e007      	b.n	800473a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004738:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004744:	2b40      	cmp	r3, #64	; 0x40
 8004746:	d007      	beq.n	8004758 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004756:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004760:	d97c      	bls.n	800485c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <HAL_SPI_TransmitReceive+0x13e>
 800476a:	8a7b      	ldrh	r3, [r7, #18]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d169      	bne.n	8004844 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004774:	881a      	ldrh	r2, [r3, #0]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004780:	1c9a      	adds	r2, r3, #2
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800478a:	b29b      	uxth	r3, r3
 800478c:	3b01      	subs	r3, #1
 800478e:	b29a      	uxth	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004794:	e056      	b.n	8004844 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d11b      	bne.n	80047dc <HAL_SPI_TransmitReceive+0x1aa>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d016      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x1aa>
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d113      	bne.n	80047dc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	881a      	ldrh	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c4:	1c9a      	adds	r2, r3, #2
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	3b01      	subs	r3, #1
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d11c      	bne.n	8004824 <HAL_SPI_TransmitReceive+0x1f2>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d016      	beq.n	8004824 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68da      	ldr	r2, [r3, #12]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	b292      	uxth	r2, r2
 8004802:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004808:	1c9a      	adds	r2, r3, #2
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004814:	b29b      	uxth	r3, r3
 8004816:	3b01      	subs	r3, #1
 8004818:	b29a      	uxth	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004820:	2301      	movs	r3, #1
 8004822:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004824:	f7fd fc5e 	bl	80020e4 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004830:	429a      	cmp	r2, r3
 8004832:	d807      	bhi.n	8004844 <HAL_SPI_TransmitReceive+0x212>
 8004834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483a:	d003      	beq.n	8004844 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004842:	e0fb      	b.n	8004a3c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1a3      	bne.n	8004796 <HAL_SPI_TransmitReceive+0x164>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d19d      	bne.n	8004796 <HAL_SPI_TransmitReceive+0x164>
 800485a:	e0df      	b.n	8004a1c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d003      	beq.n	800486c <HAL_SPI_TransmitReceive+0x23a>
 8004864:	8a7b      	ldrh	r3, [r7, #18]
 8004866:	2b01      	cmp	r3, #1
 8004868:	f040 80cb 	bne.w	8004a02 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004870:	b29b      	uxth	r3, r3
 8004872:	2b01      	cmp	r3, #1
 8004874:	d912      	bls.n	800489c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487a:	881a      	ldrh	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004886:	1c9a      	adds	r2, r3, #2
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b02      	subs	r3, #2
 8004894:	b29a      	uxth	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	87da      	strh	r2, [r3, #62]	; 0x3e
 800489a:	e0b2      	b.n	8004a02 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	330c      	adds	r3, #12
 80048a6:	7812      	ldrb	r2, [r2, #0]
 80048a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	3b01      	subs	r3, #1
 80048bc:	b29a      	uxth	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048c2:	e09e      	b.n	8004a02 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d134      	bne.n	800493c <HAL_SPI_TransmitReceive+0x30a>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d02f      	beq.n	800493c <HAL_SPI_TransmitReceive+0x30a>
 80048dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d12c      	bne.n	800493c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d912      	bls.n	8004912 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f0:	881a      	ldrh	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fc:	1c9a      	adds	r2, r3, #2
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004906:	b29b      	uxth	r3, r3
 8004908:	3b02      	subs	r3, #2
 800490a:	b29a      	uxth	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004910:	e012      	b.n	8004938 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	330c      	adds	r3, #12
 800491c:	7812      	ldrb	r2, [r2, #0]
 800491e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800492e:	b29b      	uxth	r3, r3
 8004930:	3b01      	subs	r3, #1
 8004932:	b29a      	uxth	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b01      	cmp	r3, #1
 8004948:	d148      	bne.n	80049dc <HAL_SPI_TransmitReceive+0x3aa>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d042      	beq.n	80049dc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800495c:	b29b      	uxth	r3, r3
 800495e:	2b01      	cmp	r3, #1
 8004960:	d923      	bls.n	80049aa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68da      	ldr	r2, [r3, #12]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496c:	b292      	uxth	r2, r2
 800496e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	1c9a      	adds	r2, r3, #2
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b02      	subs	r3, #2
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004992:	b29b      	uxth	r3, r3
 8004994:	2b01      	cmp	r3, #1
 8004996:	d81f      	bhi.n	80049d8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049a6:	605a      	str	r2, [r3, #4]
 80049a8:	e016      	b.n	80049d8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f103 020c 	add.w	r2, r3, #12
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	7812      	ldrb	r2, [r2, #0]
 80049b8:	b2d2      	uxtb	r2, r2
 80049ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	3b01      	subs	r3, #1
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049d8:	2301      	movs	r3, #1
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049dc:	f7fd fb82 	bl	80020e4 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d803      	bhi.n	80049f4 <HAL_SPI_TransmitReceive+0x3c2>
 80049ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f2:	d102      	bne.n	80049fa <HAL_SPI_TransmitReceive+0x3c8>
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d103      	bne.n	8004a02 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004a00:	e01c      	b.n	8004a3c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f47f af5b 	bne.w	80048c4 <HAL_SPI_TransmitReceive+0x292>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f47f af54 	bne.w	80048c4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a1c:	69fa      	ldr	r2, [r7, #28]
 8004a1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f98f 	bl	8004d44 <SPI_EndRxTxTransaction>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d006      	beq.n	8004a3a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2220      	movs	r2, #32
 8004a36:	661a      	str	r2, [r3, #96]	; 0x60
 8004a38:	e000      	b.n	8004a3c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004a3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004a4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3728      	adds	r7, #40	; 0x28
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b088      	sub	sp, #32
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	603b      	str	r3, [r7, #0]
 8004a64:	4613      	mov	r3, r2
 8004a66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a68:	f7fd fb3c 	bl	80020e4 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	4413      	add	r3, r2
 8004a76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a78:	f7fd fb34 	bl	80020e4 <HAL_GetTick>
 8004a7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a7e:	4b39      	ldr	r3, [pc, #228]	; (8004b64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	015b      	lsls	r3, r3, #5
 8004a84:	0d1b      	lsrs	r3, r3, #20
 8004a86:	69fa      	ldr	r2, [r7, #28]
 8004a88:	fb02 f303 	mul.w	r3, r2, r3
 8004a8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a8e:	e054      	b.n	8004b3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a96:	d050      	beq.n	8004b3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a98:	f7fd fb24 	bl	80020e4 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	69fa      	ldr	r2, [r7, #28]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d902      	bls.n	8004aae <SPI_WaitFlagStateUntilTimeout+0x56>
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d13d      	bne.n	8004b2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004abc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ac6:	d111      	bne.n	8004aec <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad0:	d004      	beq.n	8004adc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ada:	d107      	bne.n	8004aec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004af4:	d10f      	bne.n	8004b16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b04:	601a      	str	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e017      	b.n	8004b5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d101      	bne.n	8004b34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	3b01      	subs	r3, #1
 8004b38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	4013      	ands	r3, r2
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	bf0c      	ite	eq
 8004b4a:	2301      	moveq	r3, #1
 8004b4c:	2300      	movne	r3, #0
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	461a      	mov	r2, r3
 8004b52:	79fb      	ldrb	r3, [r7, #7]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d19b      	bne.n	8004a90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3720      	adds	r7, #32
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000010 	.word	0x20000010

08004b68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b08a      	sub	sp, #40	; 0x28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
 8004b74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b76:	2300      	movs	r3, #0
 8004b78:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b7a:	f7fd fab3 	bl	80020e4 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b82:	1a9b      	subs	r3, r3, r2
 8004b84:	683a      	ldr	r2, [r7, #0]
 8004b86:	4413      	add	r3, r2
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004b8a:	f7fd faab 	bl	80020e4 <HAL_GetTick>
 8004b8e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	330c      	adds	r3, #12
 8004b96:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b98:	4b3d      	ldr	r3, [pc, #244]	; (8004c90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	4413      	add	r3, r2
 8004ba2:	00da      	lsls	r2, r3, #3
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	0d1b      	lsrs	r3, r3, #20
 8004ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004baa:	fb02 f303 	mul.w	r3, r2, r3
 8004bae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004bb0:	e060      	b.n	8004c74 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004bb8:	d107      	bne.n	8004bca <SPI_WaitFifoStateUntilTimeout+0x62>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d104      	bne.n	8004bca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004bc8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd0:	d050      	beq.n	8004c74 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bd2:	f7fd fa87 	bl	80020e4 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d902      	bls.n	8004be8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d13d      	bne.n	8004c64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bf6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c00:	d111      	bne.n	8004c26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c0a:	d004      	beq.n	8004c16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c14:	d107      	bne.n	8004c26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c2e:	d10f      	bne.n	8004c50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e010      	b.n	8004c86 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	3b01      	subs	r3, #1
 8004c72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689a      	ldr	r2, [r3, #8]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d196      	bne.n	8004bb2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3728      	adds	r7, #40	; 0x28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000010 	.word	0x20000010

08004c94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af02      	add	r7, sp, #8
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ca8:	d111      	bne.n	8004cce <SPI_EndRxTransaction+0x3a>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb2:	d004      	beq.n	8004cbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cbc:	d107      	bne.n	8004cce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ccc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	9300      	str	r3, [sp, #0]
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2180      	movs	r1, #128	; 0x80
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f7ff febd 	bl	8004a58 <SPI_WaitFlagStateUntilTimeout>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d007      	beq.n	8004cf4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ce8:	f043 0220 	orr.w	r2, r3, #32
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e023      	b.n	8004d3c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cfc:	d11d      	bne.n	8004d3a <SPI_EndRxTransaction+0xa6>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d06:	d004      	beq.n	8004d12 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d10:	d113      	bne.n	8004d3a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f7ff ff22 	bl	8004b68 <SPI_WaitFifoStateUntilTimeout>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d007      	beq.n	8004d3a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d2e:	f043 0220 	orr.w	r2, r3, #32
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e000      	b.n	8004d3c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f7ff ff03 	bl	8004b68 <SPI_WaitFifoStateUntilTimeout>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d007      	beq.n	8004d78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d6c:	f043 0220 	orr.w	r2, r3, #32
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e027      	b.n	8004dc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2180      	movs	r1, #128	; 0x80
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f7ff fe68 	bl	8004a58 <SPI_WaitFlagStateUntilTimeout>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d007      	beq.n	8004d9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d92:	f043 0220 	orr.w	r2, r3, #32
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e014      	b.n	8004dc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f7ff fedc 	bl	8004b68 <SPI_WaitFifoStateUntilTimeout>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d007      	beq.n	8004dc6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dba:	f043 0220 	orr.w	r2, r3, #32
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e000      	b.n	8004dc8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e049      	b.n	8004e76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d106      	bne.n	8004dfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7fd f88c 	bl	8001f14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4610      	mov	r0, r2
 8004e10:	f000 f98a 	bl	8005128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b082      	sub	sp, #8
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e041      	b.n	8004f16 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f839 	bl	8004f1e <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f000 f932 	bl	8005128 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0208 	bic.w	r2, r2, #8
 8004ed2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6819      	ldr	r1, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_TIM_ConfigClockSource+0x1c>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e0de      	b.n	800510e <HAL_TIM_ConfigClockSource+0x1da>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004f6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68ba      	ldr	r2, [r7, #8]
 8004f82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a63      	ldr	r2, [pc, #396]	; (8005118 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	f000 80a9 	beq.w	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f90:	4a61      	ldr	r2, [pc, #388]	; (8005118 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	f200 80ae 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f98:	4a60      	ldr	r2, [pc, #384]	; (800511c <HAL_TIM_ConfigClockSource+0x1e8>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	f000 80a1 	beq.w	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004fa0:	4a5e      	ldr	r2, [pc, #376]	; (800511c <HAL_TIM_ConfigClockSource+0x1e8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	f200 80a6 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004fa8:	4a5d      	ldr	r2, [pc, #372]	; (8005120 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	f000 8099 	beq.w	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004fb0:	4a5b      	ldr	r2, [pc, #364]	; (8005120 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	f200 809e 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004fb8:	4a5a      	ldr	r2, [pc, #360]	; (8005124 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	f000 8091 	beq.w	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004fc0:	4a58      	ldr	r2, [pc, #352]	; (8005124 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	f200 8096 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004fc8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004fcc:	f000 8089 	beq.w	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004fd0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004fd4:	f200 808e 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fdc:	d03e      	beq.n	800505c <HAL_TIM_ConfigClockSource+0x128>
 8004fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fe2:	f200 8087 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fea:	f000 8086 	beq.w	80050fa <HAL_TIM_ConfigClockSource+0x1c6>
 8004fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ff2:	d87f      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ff4:	2b70      	cmp	r3, #112	; 0x70
 8004ff6:	d01a      	beq.n	800502e <HAL_TIM_ConfigClockSource+0xfa>
 8004ff8:	2b70      	cmp	r3, #112	; 0x70
 8004ffa:	d87b      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ffc:	2b60      	cmp	r3, #96	; 0x60
 8004ffe:	d050      	beq.n	80050a2 <HAL_TIM_ConfigClockSource+0x16e>
 8005000:	2b60      	cmp	r3, #96	; 0x60
 8005002:	d877      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005004:	2b50      	cmp	r3, #80	; 0x50
 8005006:	d03c      	beq.n	8005082 <HAL_TIM_ConfigClockSource+0x14e>
 8005008:	2b50      	cmp	r3, #80	; 0x50
 800500a:	d873      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 800500c:	2b40      	cmp	r3, #64	; 0x40
 800500e:	d058      	beq.n	80050c2 <HAL_TIM_ConfigClockSource+0x18e>
 8005010:	2b40      	cmp	r3, #64	; 0x40
 8005012:	d86f      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005014:	2b30      	cmp	r3, #48	; 0x30
 8005016:	d064      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005018:	2b30      	cmp	r3, #48	; 0x30
 800501a:	d86b      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 800501c:	2b20      	cmp	r3, #32
 800501e:	d060      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005020:	2b20      	cmp	r3, #32
 8005022:	d867      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005024:	2b00      	cmp	r3, #0
 8005026:	d05c      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005028:	2b10      	cmp	r3, #16
 800502a:	d05a      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x1ae>
 800502c:	e062      	b.n	80050f4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6818      	ldr	r0, [r3, #0]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	6899      	ldr	r1, [r3, #8]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f000 f97f 	bl	8005340 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005050:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	609a      	str	r2, [r3, #8]
      break;
 800505a:	e04f      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6818      	ldr	r0, [r3, #0]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	6899      	ldr	r1, [r3, #8]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f000 f968 	bl	8005340 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800507e:	609a      	str	r2, [r3, #8]
      break;
 8005080:	e03c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6818      	ldr	r0, [r3, #0]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	6859      	ldr	r1, [r3, #4]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	461a      	mov	r2, r3
 8005090:	f000 f8da 	bl	8005248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2150      	movs	r1, #80	; 0x50
 800509a:	4618      	mov	r0, r3
 800509c:	f000 f933 	bl	8005306 <TIM_ITRx_SetConfig>
      break;
 80050a0:	e02c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6818      	ldr	r0, [r3, #0]
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	6859      	ldr	r1, [r3, #4]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	461a      	mov	r2, r3
 80050b0:	f000 f8f9 	bl	80052a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2160      	movs	r1, #96	; 0x60
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 f923 	bl	8005306 <TIM_ITRx_SetConfig>
      break;
 80050c0:	e01c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	6859      	ldr	r1, [r3, #4]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	461a      	mov	r2, r3
 80050d0:	f000 f8ba 	bl	8005248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2140      	movs	r1, #64	; 0x40
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 f913 	bl	8005306 <TIM_ITRx_SetConfig>
      break;
 80050e0:	e00c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4619      	mov	r1, r3
 80050ec:	4610      	mov	r0, r2
 80050ee:	f000 f90a 	bl	8005306 <TIM_ITRx_SetConfig>
      break;
 80050f2:	e003      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	73fb      	strb	r3, [r7, #15]
      break;
 80050f8:	e000      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80050fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800510c:	7bfb      	ldrb	r3, [r7, #15]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	00100070 	.word	0x00100070
 800511c:	00100040 	.word	0x00100040
 8005120:	00100030 	.word	0x00100030
 8005124:	00100020 	.word	0x00100020

08005128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a3c      	ldr	r2, [pc, #240]	; (800522c <TIM_Base_SetConfig+0x104>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d00f      	beq.n	8005160 <TIM_Base_SetConfig+0x38>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005146:	d00b      	beq.n	8005160 <TIM_Base_SetConfig+0x38>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a39      	ldr	r2, [pc, #228]	; (8005230 <TIM_Base_SetConfig+0x108>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d007      	beq.n	8005160 <TIM_Base_SetConfig+0x38>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a38      	ldr	r2, [pc, #224]	; (8005234 <TIM_Base_SetConfig+0x10c>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d003      	beq.n	8005160 <TIM_Base_SetConfig+0x38>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a37      	ldr	r2, [pc, #220]	; (8005238 <TIM_Base_SetConfig+0x110>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d108      	bne.n	8005172 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a2d      	ldr	r2, [pc, #180]	; (800522c <TIM_Base_SetConfig+0x104>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d01b      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005180:	d017      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a2a      	ldr	r2, [pc, #168]	; (8005230 <TIM_Base_SetConfig+0x108>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a29      	ldr	r2, [pc, #164]	; (8005234 <TIM_Base_SetConfig+0x10c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d00f      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a28      	ldr	r2, [pc, #160]	; (8005238 <TIM_Base_SetConfig+0x110>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00b      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a27      	ldr	r2, [pc, #156]	; (800523c <TIM_Base_SetConfig+0x114>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d007      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a26      	ldr	r2, [pc, #152]	; (8005240 <TIM_Base_SetConfig+0x118>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d003      	beq.n	80051b2 <TIM_Base_SetConfig+0x8a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a25      	ldr	r2, [pc, #148]	; (8005244 <TIM_Base_SetConfig+0x11c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d108      	bne.n	80051c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a10      	ldr	r2, [pc, #64]	; (800522c <TIM_Base_SetConfig+0x104>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00f      	beq.n	8005210 <TIM_Base_SetConfig+0xe8>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a11      	ldr	r2, [pc, #68]	; (8005238 <TIM_Base_SetConfig+0x110>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d00b      	beq.n	8005210 <TIM_Base_SetConfig+0xe8>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a10      	ldr	r2, [pc, #64]	; (800523c <TIM_Base_SetConfig+0x114>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d007      	beq.n	8005210 <TIM_Base_SetConfig+0xe8>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a0f      	ldr	r2, [pc, #60]	; (8005240 <TIM_Base_SetConfig+0x118>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d003      	beq.n	8005210 <TIM_Base_SetConfig+0xe8>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a0e      	ldr	r2, [pc, #56]	; (8005244 <TIM_Base_SetConfig+0x11c>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d103      	bne.n	8005218 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	615a      	str	r2, [r3, #20]
}
 800521e:	bf00      	nop
 8005220:	3714      	adds	r7, #20
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	40012c00 	.word	0x40012c00
 8005230:	40000400 	.word	0x40000400
 8005234:	40000800 	.word	0x40000800
 8005238:	40013400 	.word	0x40013400
 800523c:	40014000 	.word	0x40014000
 8005240:	40014400 	.word	0x40014400
 8005244:	40014800 	.word	0x40014800

08005248 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005248:	b480      	push	{r7}
 800524a:	b087      	sub	sp, #28
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	f023 0201 	bic.w	r2, r3, #1
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	4313      	orrs	r3, r2
 800527c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f023 030a 	bic.w	r3, r3, #10
 8005284:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	621a      	str	r2, [r3, #32]
}
 800529a:	bf00      	nop
 800529c:	371c      	adds	r7, #28
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052a6:	b480      	push	{r7}
 80052a8:	b087      	sub	sp, #28
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	60f8      	str	r0, [r7, #12]
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	f023 0210 	bic.w	r2, r3, #16
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	031b      	lsls	r3, r3, #12
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	4313      	orrs	r3, r2
 80052da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	621a      	str	r2, [r3, #32]
}
 80052fa:	bf00      	nop
 80052fc:	371c      	adds	r7, #28
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005306:	b480      	push	{r7}
 8005308:	b085      	sub	sp, #20
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800531c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	f043 0307 	orr.w	r3, r3, #7
 800532c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	609a      	str	r2, [r3, #8]
}
 8005334:	bf00      	nop
 8005336:	3714      	adds	r7, #20
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005340:	b480      	push	{r7}
 8005342:	b087      	sub	sp, #28
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
 800534c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800535a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	021a      	lsls	r2, r3, #8
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	431a      	orrs	r2, r3
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4313      	orrs	r3, r2
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	609a      	str	r2, [r3, #8]
}
 8005374:	bf00      	nop
 8005376:	371c      	adds	r7, #28
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005390:	2b01      	cmp	r3, #1
 8005392:	d101      	bne.n	8005398 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005394:	2302      	movs	r3, #2
 8005396:	e065      	b.n	8005464 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2202      	movs	r2, #2
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a2c      	ldr	r2, [pc, #176]	; (8005470 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d004      	beq.n	80053cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a2b      	ldr	r2, [pc, #172]	; (8005474 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d108      	bne.n	80053de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80053d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	4313      	orrs	r3, r2
 80053dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80053e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a1b      	ldr	r2, [pc, #108]	; (8005470 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d018      	beq.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800540e:	d013      	beq.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a18      	ldr	r2, [pc, #96]	; (8005478 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d00e      	beq.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a17      	ldr	r2, [pc, #92]	; (800547c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d009      	beq.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a12      	ldr	r2, [pc, #72]	; (8005474 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d004      	beq.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a13      	ldr	r2, [pc, #76]	; (8005480 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d10c      	bne.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800543e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	4313      	orrs	r3, r2
 8005448:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	40012c00 	.word	0x40012c00
 8005474:	40013400 	.word	0x40013400
 8005478:	40000400 	.word	0x40000400
 800547c:	40000800 	.word	0x40000800
 8005480:	40014000 	.word	0x40014000

08005484 <__errno>:
 8005484:	4b01      	ldr	r3, [pc, #4]	; (800548c <__errno+0x8>)
 8005486:	6818      	ldr	r0, [r3, #0]
 8005488:	4770      	bx	lr
 800548a:	bf00      	nop
 800548c:	2000001c 	.word	0x2000001c

08005490 <__libc_init_array>:
 8005490:	b570      	push	{r4, r5, r6, lr}
 8005492:	4d0d      	ldr	r5, [pc, #52]	; (80054c8 <__libc_init_array+0x38>)
 8005494:	4c0d      	ldr	r4, [pc, #52]	; (80054cc <__libc_init_array+0x3c>)
 8005496:	1b64      	subs	r4, r4, r5
 8005498:	10a4      	asrs	r4, r4, #2
 800549a:	2600      	movs	r6, #0
 800549c:	42a6      	cmp	r6, r4
 800549e:	d109      	bne.n	80054b4 <__libc_init_array+0x24>
 80054a0:	4d0b      	ldr	r5, [pc, #44]	; (80054d0 <__libc_init_array+0x40>)
 80054a2:	4c0c      	ldr	r4, [pc, #48]	; (80054d4 <__libc_init_array+0x44>)
 80054a4:	f004 fc90 	bl	8009dc8 <_init>
 80054a8:	1b64      	subs	r4, r4, r5
 80054aa:	10a4      	asrs	r4, r4, #2
 80054ac:	2600      	movs	r6, #0
 80054ae:	42a6      	cmp	r6, r4
 80054b0:	d105      	bne.n	80054be <__libc_init_array+0x2e>
 80054b2:	bd70      	pop	{r4, r5, r6, pc}
 80054b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054b8:	4798      	blx	r3
 80054ba:	3601      	adds	r6, #1
 80054bc:	e7ee      	b.n	800549c <__libc_init_array+0xc>
 80054be:	f855 3b04 	ldr.w	r3, [r5], #4
 80054c2:	4798      	blx	r3
 80054c4:	3601      	adds	r6, #1
 80054c6:	e7f2      	b.n	80054ae <__libc_init_array+0x1e>
 80054c8:	0800b79c 	.word	0x0800b79c
 80054cc:	0800b79c 	.word	0x0800b79c
 80054d0:	0800b79c 	.word	0x0800b79c
 80054d4:	0800b7a0 	.word	0x0800b7a0

080054d8 <memset>:
 80054d8:	4402      	add	r2, r0
 80054da:	4603      	mov	r3, r0
 80054dc:	4293      	cmp	r3, r2
 80054de:	d100      	bne.n	80054e2 <memset+0xa>
 80054e0:	4770      	bx	lr
 80054e2:	f803 1b01 	strb.w	r1, [r3], #1
 80054e6:	e7f9      	b.n	80054dc <memset+0x4>

080054e8 <__cvt>:
 80054e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054ec:	ec55 4b10 	vmov	r4, r5, d0
 80054f0:	2d00      	cmp	r5, #0
 80054f2:	460e      	mov	r6, r1
 80054f4:	4619      	mov	r1, r3
 80054f6:	462b      	mov	r3, r5
 80054f8:	bfbb      	ittet	lt
 80054fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80054fe:	461d      	movlt	r5, r3
 8005500:	2300      	movge	r3, #0
 8005502:	232d      	movlt	r3, #45	; 0x2d
 8005504:	700b      	strb	r3, [r1, #0]
 8005506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005508:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800550c:	4691      	mov	r9, r2
 800550e:	f023 0820 	bic.w	r8, r3, #32
 8005512:	bfbc      	itt	lt
 8005514:	4622      	movlt	r2, r4
 8005516:	4614      	movlt	r4, r2
 8005518:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800551c:	d005      	beq.n	800552a <__cvt+0x42>
 800551e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005522:	d100      	bne.n	8005526 <__cvt+0x3e>
 8005524:	3601      	adds	r6, #1
 8005526:	2102      	movs	r1, #2
 8005528:	e000      	b.n	800552c <__cvt+0x44>
 800552a:	2103      	movs	r1, #3
 800552c:	ab03      	add	r3, sp, #12
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	ab02      	add	r3, sp, #8
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	ec45 4b10 	vmov	d0, r4, r5
 8005538:	4653      	mov	r3, sl
 800553a:	4632      	mov	r2, r6
 800553c:	f001 fdac 	bl	8007098 <_dtoa_r>
 8005540:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005544:	4607      	mov	r7, r0
 8005546:	d102      	bne.n	800554e <__cvt+0x66>
 8005548:	f019 0f01 	tst.w	r9, #1
 800554c:	d022      	beq.n	8005594 <__cvt+0xac>
 800554e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005552:	eb07 0906 	add.w	r9, r7, r6
 8005556:	d110      	bne.n	800557a <__cvt+0x92>
 8005558:	783b      	ldrb	r3, [r7, #0]
 800555a:	2b30      	cmp	r3, #48	; 0x30
 800555c:	d10a      	bne.n	8005574 <__cvt+0x8c>
 800555e:	2200      	movs	r2, #0
 8005560:	2300      	movs	r3, #0
 8005562:	4620      	mov	r0, r4
 8005564:	4629      	mov	r1, r5
 8005566:	f7fb fad7 	bl	8000b18 <__aeabi_dcmpeq>
 800556a:	b918      	cbnz	r0, 8005574 <__cvt+0x8c>
 800556c:	f1c6 0601 	rsb	r6, r6, #1
 8005570:	f8ca 6000 	str.w	r6, [sl]
 8005574:	f8da 3000 	ldr.w	r3, [sl]
 8005578:	4499      	add	r9, r3
 800557a:	2200      	movs	r2, #0
 800557c:	2300      	movs	r3, #0
 800557e:	4620      	mov	r0, r4
 8005580:	4629      	mov	r1, r5
 8005582:	f7fb fac9 	bl	8000b18 <__aeabi_dcmpeq>
 8005586:	b108      	cbz	r0, 800558c <__cvt+0xa4>
 8005588:	f8cd 900c 	str.w	r9, [sp, #12]
 800558c:	2230      	movs	r2, #48	; 0x30
 800558e:	9b03      	ldr	r3, [sp, #12]
 8005590:	454b      	cmp	r3, r9
 8005592:	d307      	bcc.n	80055a4 <__cvt+0xbc>
 8005594:	9b03      	ldr	r3, [sp, #12]
 8005596:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005598:	1bdb      	subs	r3, r3, r7
 800559a:	4638      	mov	r0, r7
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	b004      	add	sp, #16
 80055a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055a4:	1c59      	adds	r1, r3, #1
 80055a6:	9103      	str	r1, [sp, #12]
 80055a8:	701a      	strb	r2, [r3, #0]
 80055aa:	e7f0      	b.n	800558e <__cvt+0xa6>

080055ac <__exponent>:
 80055ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055ae:	4603      	mov	r3, r0
 80055b0:	2900      	cmp	r1, #0
 80055b2:	bfb8      	it	lt
 80055b4:	4249      	neglt	r1, r1
 80055b6:	f803 2b02 	strb.w	r2, [r3], #2
 80055ba:	bfb4      	ite	lt
 80055bc:	222d      	movlt	r2, #45	; 0x2d
 80055be:	222b      	movge	r2, #43	; 0x2b
 80055c0:	2909      	cmp	r1, #9
 80055c2:	7042      	strb	r2, [r0, #1]
 80055c4:	dd2a      	ble.n	800561c <__exponent+0x70>
 80055c6:	f10d 0407 	add.w	r4, sp, #7
 80055ca:	46a4      	mov	ip, r4
 80055cc:	270a      	movs	r7, #10
 80055ce:	46a6      	mov	lr, r4
 80055d0:	460a      	mov	r2, r1
 80055d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80055d6:	fb07 1516 	mls	r5, r7, r6, r1
 80055da:	3530      	adds	r5, #48	; 0x30
 80055dc:	2a63      	cmp	r2, #99	; 0x63
 80055de:	f104 34ff 	add.w	r4, r4, #4294967295
 80055e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80055e6:	4631      	mov	r1, r6
 80055e8:	dcf1      	bgt.n	80055ce <__exponent+0x22>
 80055ea:	3130      	adds	r1, #48	; 0x30
 80055ec:	f1ae 0502 	sub.w	r5, lr, #2
 80055f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80055f4:	1c44      	adds	r4, r0, #1
 80055f6:	4629      	mov	r1, r5
 80055f8:	4561      	cmp	r1, ip
 80055fa:	d30a      	bcc.n	8005612 <__exponent+0x66>
 80055fc:	f10d 0209 	add.w	r2, sp, #9
 8005600:	eba2 020e 	sub.w	r2, r2, lr
 8005604:	4565      	cmp	r5, ip
 8005606:	bf88      	it	hi
 8005608:	2200      	movhi	r2, #0
 800560a:	4413      	add	r3, r2
 800560c:	1a18      	subs	r0, r3, r0
 800560e:	b003      	add	sp, #12
 8005610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005616:	f804 2f01 	strb.w	r2, [r4, #1]!
 800561a:	e7ed      	b.n	80055f8 <__exponent+0x4c>
 800561c:	2330      	movs	r3, #48	; 0x30
 800561e:	3130      	adds	r1, #48	; 0x30
 8005620:	7083      	strb	r3, [r0, #2]
 8005622:	70c1      	strb	r1, [r0, #3]
 8005624:	1d03      	adds	r3, r0, #4
 8005626:	e7f1      	b.n	800560c <__exponent+0x60>

08005628 <_printf_float>:
 8005628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562c:	ed2d 8b02 	vpush	{d8}
 8005630:	b08d      	sub	sp, #52	; 0x34
 8005632:	460c      	mov	r4, r1
 8005634:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005638:	4616      	mov	r6, r2
 800563a:	461f      	mov	r7, r3
 800563c:	4605      	mov	r5, r0
 800563e:	f002 fe89 	bl	8008354 <_localeconv_r>
 8005642:	f8d0 a000 	ldr.w	sl, [r0]
 8005646:	4650      	mov	r0, sl
 8005648:	f7fa fdea 	bl	8000220 <strlen>
 800564c:	2300      	movs	r3, #0
 800564e:	930a      	str	r3, [sp, #40]	; 0x28
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	9305      	str	r3, [sp, #20]
 8005654:	f8d8 3000 	ldr.w	r3, [r8]
 8005658:	f894 b018 	ldrb.w	fp, [r4, #24]
 800565c:	3307      	adds	r3, #7
 800565e:	f023 0307 	bic.w	r3, r3, #7
 8005662:	f103 0208 	add.w	r2, r3, #8
 8005666:	f8c8 2000 	str.w	r2, [r8]
 800566a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005672:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005676:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800567a:	9307      	str	r3, [sp, #28]
 800567c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005680:	ee08 0a10 	vmov	s16, r0
 8005684:	4b9f      	ldr	r3, [pc, #636]	; (8005904 <_printf_float+0x2dc>)
 8005686:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800568a:	f04f 32ff 	mov.w	r2, #4294967295
 800568e:	f7fb fa75 	bl	8000b7c <__aeabi_dcmpun>
 8005692:	bb88      	cbnz	r0, 80056f8 <_printf_float+0xd0>
 8005694:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005698:	4b9a      	ldr	r3, [pc, #616]	; (8005904 <_printf_float+0x2dc>)
 800569a:	f04f 32ff 	mov.w	r2, #4294967295
 800569e:	f7fb fa4f 	bl	8000b40 <__aeabi_dcmple>
 80056a2:	bb48      	cbnz	r0, 80056f8 <_printf_float+0xd0>
 80056a4:	2200      	movs	r2, #0
 80056a6:	2300      	movs	r3, #0
 80056a8:	4640      	mov	r0, r8
 80056aa:	4649      	mov	r1, r9
 80056ac:	f7fb fa3e 	bl	8000b2c <__aeabi_dcmplt>
 80056b0:	b110      	cbz	r0, 80056b8 <_printf_float+0x90>
 80056b2:	232d      	movs	r3, #45	; 0x2d
 80056b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056b8:	4b93      	ldr	r3, [pc, #588]	; (8005908 <_printf_float+0x2e0>)
 80056ba:	4894      	ldr	r0, [pc, #592]	; (800590c <_printf_float+0x2e4>)
 80056bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80056c0:	bf94      	ite	ls
 80056c2:	4698      	movls	r8, r3
 80056c4:	4680      	movhi	r8, r0
 80056c6:	2303      	movs	r3, #3
 80056c8:	6123      	str	r3, [r4, #16]
 80056ca:	9b05      	ldr	r3, [sp, #20]
 80056cc:	f023 0204 	bic.w	r2, r3, #4
 80056d0:	6022      	str	r2, [r4, #0]
 80056d2:	f04f 0900 	mov.w	r9, #0
 80056d6:	9700      	str	r7, [sp, #0]
 80056d8:	4633      	mov	r3, r6
 80056da:	aa0b      	add	r2, sp, #44	; 0x2c
 80056dc:	4621      	mov	r1, r4
 80056de:	4628      	mov	r0, r5
 80056e0:	f000 f9d8 	bl	8005a94 <_printf_common>
 80056e4:	3001      	adds	r0, #1
 80056e6:	f040 8090 	bne.w	800580a <_printf_float+0x1e2>
 80056ea:	f04f 30ff 	mov.w	r0, #4294967295
 80056ee:	b00d      	add	sp, #52	; 0x34
 80056f0:	ecbd 8b02 	vpop	{d8}
 80056f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056f8:	4642      	mov	r2, r8
 80056fa:	464b      	mov	r3, r9
 80056fc:	4640      	mov	r0, r8
 80056fe:	4649      	mov	r1, r9
 8005700:	f7fb fa3c 	bl	8000b7c <__aeabi_dcmpun>
 8005704:	b140      	cbz	r0, 8005718 <_printf_float+0xf0>
 8005706:	464b      	mov	r3, r9
 8005708:	2b00      	cmp	r3, #0
 800570a:	bfbc      	itt	lt
 800570c:	232d      	movlt	r3, #45	; 0x2d
 800570e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005712:	487f      	ldr	r0, [pc, #508]	; (8005910 <_printf_float+0x2e8>)
 8005714:	4b7f      	ldr	r3, [pc, #508]	; (8005914 <_printf_float+0x2ec>)
 8005716:	e7d1      	b.n	80056bc <_printf_float+0x94>
 8005718:	6863      	ldr	r3, [r4, #4]
 800571a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800571e:	9206      	str	r2, [sp, #24]
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	d13f      	bne.n	80057a4 <_printf_float+0x17c>
 8005724:	2306      	movs	r3, #6
 8005726:	6063      	str	r3, [r4, #4]
 8005728:	9b05      	ldr	r3, [sp, #20]
 800572a:	6861      	ldr	r1, [r4, #4]
 800572c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005730:	2300      	movs	r3, #0
 8005732:	9303      	str	r3, [sp, #12]
 8005734:	ab0a      	add	r3, sp, #40	; 0x28
 8005736:	e9cd b301 	strd	fp, r3, [sp, #4]
 800573a:	ab09      	add	r3, sp, #36	; 0x24
 800573c:	ec49 8b10 	vmov	d0, r8, r9
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	6022      	str	r2, [r4, #0]
 8005744:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005748:	4628      	mov	r0, r5
 800574a:	f7ff fecd 	bl	80054e8 <__cvt>
 800574e:	9b06      	ldr	r3, [sp, #24]
 8005750:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005752:	2b47      	cmp	r3, #71	; 0x47
 8005754:	4680      	mov	r8, r0
 8005756:	d108      	bne.n	800576a <_printf_float+0x142>
 8005758:	1cc8      	adds	r0, r1, #3
 800575a:	db02      	blt.n	8005762 <_printf_float+0x13a>
 800575c:	6863      	ldr	r3, [r4, #4]
 800575e:	4299      	cmp	r1, r3
 8005760:	dd41      	ble.n	80057e6 <_printf_float+0x1be>
 8005762:	f1ab 0b02 	sub.w	fp, fp, #2
 8005766:	fa5f fb8b 	uxtb.w	fp, fp
 800576a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800576e:	d820      	bhi.n	80057b2 <_printf_float+0x18a>
 8005770:	3901      	subs	r1, #1
 8005772:	465a      	mov	r2, fp
 8005774:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005778:	9109      	str	r1, [sp, #36]	; 0x24
 800577a:	f7ff ff17 	bl	80055ac <__exponent>
 800577e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005780:	1813      	adds	r3, r2, r0
 8005782:	2a01      	cmp	r2, #1
 8005784:	4681      	mov	r9, r0
 8005786:	6123      	str	r3, [r4, #16]
 8005788:	dc02      	bgt.n	8005790 <_printf_float+0x168>
 800578a:	6822      	ldr	r2, [r4, #0]
 800578c:	07d2      	lsls	r2, r2, #31
 800578e:	d501      	bpl.n	8005794 <_printf_float+0x16c>
 8005790:	3301      	adds	r3, #1
 8005792:	6123      	str	r3, [r4, #16]
 8005794:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005798:	2b00      	cmp	r3, #0
 800579a:	d09c      	beq.n	80056d6 <_printf_float+0xae>
 800579c:	232d      	movs	r3, #45	; 0x2d
 800579e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057a2:	e798      	b.n	80056d6 <_printf_float+0xae>
 80057a4:	9a06      	ldr	r2, [sp, #24]
 80057a6:	2a47      	cmp	r2, #71	; 0x47
 80057a8:	d1be      	bne.n	8005728 <_printf_float+0x100>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1bc      	bne.n	8005728 <_printf_float+0x100>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e7b9      	b.n	8005726 <_printf_float+0xfe>
 80057b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80057b6:	d118      	bne.n	80057ea <_printf_float+0x1c2>
 80057b8:	2900      	cmp	r1, #0
 80057ba:	6863      	ldr	r3, [r4, #4]
 80057bc:	dd0b      	ble.n	80057d6 <_printf_float+0x1ae>
 80057be:	6121      	str	r1, [r4, #16]
 80057c0:	b913      	cbnz	r3, 80057c8 <_printf_float+0x1a0>
 80057c2:	6822      	ldr	r2, [r4, #0]
 80057c4:	07d0      	lsls	r0, r2, #31
 80057c6:	d502      	bpl.n	80057ce <_printf_float+0x1a6>
 80057c8:	3301      	adds	r3, #1
 80057ca:	440b      	add	r3, r1
 80057cc:	6123      	str	r3, [r4, #16]
 80057ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80057d0:	f04f 0900 	mov.w	r9, #0
 80057d4:	e7de      	b.n	8005794 <_printf_float+0x16c>
 80057d6:	b913      	cbnz	r3, 80057de <_printf_float+0x1b6>
 80057d8:	6822      	ldr	r2, [r4, #0]
 80057da:	07d2      	lsls	r2, r2, #31
 80057dc:	d501      	bpl.n	80057e2 <_printf_float+0x1ba>
 80057de:	3302      	adds	r3, #2
 80057e0:	e7f4      	b.n	80057cc <_printf_float+0x1a4>
 80057e2:	2301      	movs	r3, #1
 80057e4:	e7f2      	b.n	80057cc <_printf_float+0x1a4>
 80057e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80057ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057ec:	4299      	cmp	r1, r3
 80057ee:	db05      	blt.n	80057fc <_printf_float+0x1d4>
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	6121      	str	r1, [r4, #16]
 80057f4:	07d8      	lsls	r0, r3, #31
 80057f6:	d5ea      	bpl.n	80057ce <_printf_float+0x1a6>
 80057f8:	1c4b      	adds	r3, r1, #1
 80057fa:	e7e7      	b.n	80057cc <_printf_float+0x1a4>
 80057fc:	2900      	cmp	r1, #0
 80057fe:	bfd4      	ite	le
 8005800:	f1c1 0202 	rsble	r2, r1, #2
 8005804:	2201      	movgt	r2, #1
 8005806:	4413      	add	r3, r2
 8005808:	e7e0      	b.n	80057cc <_printf_float+0x1a4>
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	055a      	lsls	r2, r3, #21
 800580e:	d407      	bmi.n	8005820 <_printf_float+0x1f8>
 8005810:	6923      	ldr	r3, [r4, #16]
 8005812:	4642      	mov	r2, r8
 8005814:	4631      	mov	r1, r6
 8005816:	4628      	mov	r0, r5
 8005818:	47b8      	blx	r7
 800581a:	3001      	adds	r0, #1
 800581c:	d12c      	bne.n	8005878 <_printf_float+0x250>
 800581e:	e764      	b.n	80056ea <_printf_float+0xc2>
 8005820:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005824:	f240 80e0 	bls.w	80059e8 <_printf_float+0x3c0>
 8005828:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800582c:	2200      	movs	r2, #0
 800582e:	2300      	movs	r3, #0
 8005830:	f7fb f972 	bl	8000b18 <__aeabi_dcmpeq>
 8005834:	2800      	cmp	r0, #0
 8005836:	d034      	beq.n	80058a2 <_printf_float+0x27a>
 8005838:	4a37      	ldr	r2, [pc, #220]	; (8005918 <_printf_float+0x2f0>)
 800583a:	2301      	movs	r3, #1
 800583c:	4631      	mov	r1, r6
 800583e:	4628      	mov	r0, r5
 8005840:	47b8      	blx	r7
 8005842:	3001      	adds	r0, #1
 8005844:	f43f af51 	beq.w	80056ea <_printf_float+0xc2>
 8005848:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800584c:	429a      	cmp	r2, r3
 800584e:	db02      	blt.n	8005856 <_printf_float+0x22e>
 8005850:	6823      	ldr	r3, [r4, #0]
 8005852:	07d8      	lsls	r0, r3, #31
 8005854:	d510      	bpl.n	8005878 <_printf_float+0x250>
 8005856:	ee18 3a10 	vmov	r3, s16
 800585a:	4652      	mov	r2, sl
 800585c:	4631      	mov	r1, r6
 800585e:	4628      	mov	r0, r5
 8005860:	47b8      	blx	r7
 8005862:	3001      	adds	r0, #1
 8005864:	f43f af41 	beq.w	80056ea <_printf_float+0xc2>
 8005868:	f04f 0800 	mov.w	r8, #0
 800586c:	f104 091a 	add.w	r9, r4, #26
 8005870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005872:	3b01      	subs	r3, #1
 8005874:	4543      	cmp	r3, r8
 8005876:	dc09      	bgt.n	800588c <_printf_float+0x264>
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	079b      	lsls	r3, r3, #30
 800587c:	f100 8105 	bmi.w	8005a8a <_printf_float+0x462>
 8005880:	68e0      	ldr	r0, [r4, #12]
 8005882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005884:	4298      	cmp	r0, r3
 8005886:	bfb8      	it	lt
 8005888:	4618      	movlt	r0, r3
 800588a:	e730      	b.n	80056ee <_printf_float+0xc6>
 800588c:	2301      	movs	r3, #1
 800588e:	464a      	mov	r2, r9
 8005890:	4631      	mov	r1, r6
 8005892:	4628      	mov	r0, r5
 8005894:	47b8      	blx	r7
 8005896:	3001      	adds	r0, #1
 8005898:	f43f af27 	beq.w	80056ea <_printf_float+0xc2>
 800589c:	f108 0801 	add.w	r8, r8, #1
 80058a0:	e7e6      	b.n	8005870 <_printf_float+0x248>
 80058a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	dc39      	bgt.n	800591c <_printf_float+0x2f4>
 80058a8:	4a1b      	ldr	r2, [pc, #108]	; (8005918 <_printf_float+0x2f0>)
 80058aa:	2301      	movs	r3, #1
 80058ac:	4631      	mov	r1, r6
 80058ae:	4628      	mov	r0, r5
 80058b0:	47b8      	blx	r7
 80058b2:	3001      	adds	r0, #1
 80058b4:	f43f af19 	beq.w	80056ea <_printf_float+0xc2>
 80058b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058bc:	4313      	orrs	r3, r2
 80058be:	d102      	bne.n	80058c6 <_printf_float+0x29e>
 80058c0:	6823      	ldr	r3, [r4, #0]
 80058c2:	07d9      	lsls	r1, r3, #31
 80058c4:	d5d8      	bpl.n	8005878 <_printf_float+0x250>
 80058c6:	ee18 3a10 	vmov	r3, s16
 80058ca:	4652      	mov	r2, sl
 80058cc:	4631      	mov	r1, r6
 80058ce:	4628      	mov	r0, r5
 80058d0:	47b8      	blx	r7
 80058d2:	3001      	adds	r0, #1
 80058d4:	f43f af09 	beq.w	80056ea <_printf_float+0xc2>
 80058d8:	f04f 0900 	mov.w	r9, #0
 80058dc:	f104 0a1a 	add.w	sl, r4, #26
 80058e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e2:	425b      	negs	r3, r3
 80058e4:	454b      	cmp	r3, r9
 80058e6:	dc01      	bgt.n	80058ec <_printf_float+0x2c4>
 80058e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ea:	e792      	b.n	8005812 <_printf_float+0x1ea>
 80058ec:	2301      	movs	r3, #1
 80058ee:	4652      	mov	r2, sl
 80058f0:	4631      	mov	r1, r6
 80058f2:	4628      	mov	r0, r5
 80058f4:	47b8      	blx	r7
 80058f6:	3001      	adds	r0, #1
 80058f8:	f43f aef7 	beq.w	80056ea <_printf_float+0xc2>
 80058fc:	f109 0901 	add.w	r9, r9, #1
 8005900:	e7ee      	b.n	80058e0 <_printf_float+0x2b8>
 8005902:	bf00      	nop
 8005904:	7fefffff 	.word	0x7fefffff
 8005908:	0800b2fc 	.word	0x0800b2fc
 800590c:	0800b300 	.word	0x0800b300
 8005910:	0800b308 	.word	0x0800b308
 8005914:	0800b304 	.word	0x0800b304
 8005918:	0800b30c 	.word	0x0800b30c
 800591c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800591e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005920:	429a      	cmp	r2, r3
 8005922:	bfa8      	it	ge
 8005924:	461a      	movge	r2, r3
 8005926:	2a00      	cmp	r2, #0
 8005928:	4691      	mov	r9, r2
 800592a:	dc37      	bgt.n	800599c <_printf_float+0x374>
 800592c:	f04f 0b00 	mov.w	fp, #0
 8005930:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005934:	f104 021a 	add.w	r2, r4, #26
 8005938:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800593a:	9305      	str	r3, [sp, #20]
 800593c:	eba3 0309 	sub.w	r3, r3, r9
 8005940:	455b      	cmp	r3, fp
 8005942:	dc33      	bgt.n	80059ac <_printf_float+0x384>
 8005944:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005948:	429a      	cmp	r2, r3
 800594a:	db3b      	blt.n	80059c4 <_printf_float+0x39c>
 800594c:	6823      	ldr	r3, [r4, #0]
 800594e:	07da      	lsls	r2, r3, #31
 8005950:	d438      	bmi.n	80059c4 <_printf_float+0x39c>
 8005952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005954:	9a05      	ldr	r2, [sp, #20]
 8005956:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005958:	1a9a      	subs	r2, r3, r2
 800595a:	eba3 0901 	sub.w	r9, r3, r1
 800595e:	4591      	cmp	r9, r2
 8005960:	bfa8      	it	ge
 8005962:	4691      	movge	r9, r2
 8005964:	f1b9 0f00 	cmp.w	r9, #0
 8005968:	dc35      	bgt.n	80059d6 <_printf_float+0x3ae>
 800596a:	f04f 0800 	mov.w	r8, #0
 800596e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005972:	f104 0a1a 	add.w	sl, r4, #26
 8005976:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800597a:	1a9b      	subs	r3, r3, r2
 800597c:	eba3 0309 	sub.w	r3, r3, r9
 8005980:	4543      	cmp	r3, r8
 8005982:	f77f af79 	ble.w	8005878 <_printf_float+0x250>
 8005986:	2301      	movs	r3, #1
 8005988:	4652      	mov	r2, sl
 800598a:	4631      	mov	r1, r6
 800598c:	4628      	mov	r0, r5
 800598e:	47b8      	blx	r7
 8005990:	3001      	adds	r0, #1
 8005992:	f43f aeaa 	beq.w	80056ea <_printf_float+0xc2>
 8005996:	f108 0801 	add.w	r8, r8, #1
 800599a:	e7ec      	b.n	8005976 <_printf_float+0x34e>
 800599c:	4613      	mov	r3, r2
 800599e:	4631      	mov	r1, r6
 80059a0:	4642      	mov	r2, r8
 80059a2:	4628      	mov	r0, r5
 80059a4:	47b8      	blx	r7
 80059a6:	3001      	adds	r0, #1
 80059a8:	d1c0      	bne.n	800592c <_printf_float+0x304>
 80059aa:	e69e      	b.n	80056ea <_printf_float+0xc2>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4631      	mov	r1, r6
 80059b0:	4628      	mov	r0, r5
 80059b2:	9205      	str	r2, [sp, #20]
 80059b4:	47b8      	blx	r7
 80059b6:	3001      	adds	r0, #1
 80059b8:	f43f ae97 	beq.w	80056ea <_printf_float+0xc2>
 80059bc:	9a05      	ldr	r2, [sp, #20]
 80059be:	f10b 0b01 	add.w	fp, fp, #1
 80059c2:	e7b9      	b.n	8005938 <_printf_float+0x310>
 80059c4:	ee18 3a10 	vmov	r3, s16
 80059c8:	4652      	mov	r2, sl
 80059ca:	4631      	mov	r1, r6
 80059cc:	4628      	mov	r0, r5
 80059ce:	47b8      	blx	r7
 80059d0:	3001      	adds	r0, #1
 80059d2:	d1be      	bne.n	8005952 <_printf_float+0x32a>
 80059d4:	e689      	b.n	80056ea <_printf_float+0xc2>
 80059d6:	9a05      	ldr	r2, [sp, #20]
 80059d8:	464b      	mov	r3, r9
 80059da:	4442      	add	r2, r8
 80059dc:	4631      	mov	r1, r6
 80059de:	4628      	mov	r0, r5
 80059e0:	47b8      	blx	r7
 80059e2:	3001      	adds	r0, #1
 80059e4:	d1c1      	bne.n	800596a <_printf_float+0x342>
 80059e6:	e680      	b.n	80056ea <_printf_float+0xc2>
 80059e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ea:	2a01      	cmp	r2, #1
 80059ec:	dc01      	bgt.n	80059f2 <_printf_float+0x3ca>
 80059ee:	07db      	lsls	r3, r3, #31
 80059f0:	d538      	bpl.n	8005a64 <_printf_float+0x43c>
 80059f2:	2301      	movs	r3, #1
 80059f4:	4642      	mov	r2, r8
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	f43f ae74 	beq.w	80056ea <_printf_float+0xc2>
 8005a02:	ee18 3a10 	vmov	r3, s16
 8005a06:	4652      	mov	r2, sl
 8005a08:	4631      	mov	r1, r6
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	47b8      	blx	r7
 8005a0e:	3001      	adds	r0, #1
 8005a10:	f43f ae6b 	beq.w	80056ea <_printf_float+0xc2>
 8005a14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	f7fb f87c 	bl	8000b18 <__aeabi_dcmpeq>
 8005a20:	b9d8      	cbnz	r0, 8005a5a <_printf_float+0x432>
 8005a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a24:	f108 0201 	add.w	r2, r8, #1
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	4631      	mov	r1, r6
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	47b8      	blx	r7
 8005a30:	3001      	adds	r0, #1
 8005a32:	d10e      	bne.n	8005a52 <_printf_float+0x42a>
 8005a34:	e659      	b.n	80056ea <_printf_float+0xc2>
 8005a36:	2301      	movs	r3, #1
 8005a38:	4652      	mov	r2, sl
 8005a3a:	4631      	mov	r1, r6
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	47b8      	blx	r7
 8005a40:	3001      	adds	r0, #1
 8005a42:	f43f ae52 	beq.w	80056ea <_printf_float+0xc2>
 8005a46:	f108 0801 	add.w	r8, r8, #1
 8005a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	4543      	cmp	r3, r8
 8005a50:	dcf1      	bgt.n	8005a36 <_printf_float+0x40e>
 8005a52:	464b      	mov	r3, r9
 8005a54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005a58:	e6dc      	b.n	8005814 <_printf_float+0x1ec>
 8005a5a:	f04f 0800 	mov.w	r8, #0
 8005a5e:	f104 0a1a 	add.w	sl, r4, #26
 8005a62:	e7f2      	b.n	8005a4a <_printf_float+0x422>
 8005a64:	2301      	movs	r3, #1
 8005a66:	4642      	mov	r2, r8
 8005a68:	e7df      	b.n	8005a2a <_printf_float+0x402>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	464a      	mov	r2, r9
 8005a6e:	4631      	mov	r1, r6
 8005a70:	4628      	mov	r0, r5
 8005a72:	47b8      	blx	r7
 8005a74:	3001      	adds	r0, #1
 8005a76:	f43f ae38 	beq.w	80056ea <_printf_float+0xc2>
 8005a7a:	f108 0801 	add.w	r8, r8, #1
 8005a7e:	68e3      	ldr	r3, [r4, #12]
 8005a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a82:	1a5b      	subs	r3, r3, r1
 8005a84:	4543      	cmp	r3, r8
 8005a86:	dcf0      	bgt.n	8005a6a <_printf_float+0x442>
 8005a88:	e6fa      	b.n	8005880 <_printf_float+0x258>
 8005a8a:	f04f 0800 	mov.w	r8, #0
 8005a8e:	f104 0919 	add.w	r9, r4, #25
 8005a92:	e7f4      	b.n	8005a7e <_printf_float+0x456>

08005a94 <_printf_common>:
 8005a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a98:	4616      	mov	r6, r2
 8005a9a:	4699      	mov	r9, r3
 8005a9c:	688a      	ldr	r2, [r1, #8]
 8005a9e:	690b      	ldr	r3, [r1, #16]
 8005aa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	bfb8      	it	lt
 8005aa8:	4613      	movlt	r3, r2
 8005aaa:	6033      	str	r3, [r6, #0]
 8005aac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ab0:	4607      	mov	r7, r0
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	b10a      	cbz	r2, 8005aba <_printf_common+0x26>
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	6033      	str	r3, [r6, #0]
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	0699      	lsls	r1, r3, #26
 8005abe:	bf42      	ittt	mi
 8005ac0:	6833      	ldrmi	r3, [r6, #0]
 8005ac2:	3302      	addmi	r3, #2
 8005ac4:	6033      	strmi	r3, [r6, #0]
 8005ac6:	6825      	ldr	r5, [r4, #0]
 8005ac8:	f015 0506 	ands.w	r5, r5, #6
 8005acc:	d106      	bne.n	8005adc <_printf_common+0x48>
 8005ace:	f104 0a19 	add.w	sl, r4, #25
 8005ad2:	68e3      	ldr	r3, [r4, #12]
 8005ad4:	6832      	ldr	r2, [r6, #0]
 8005ad6:	1a9b      	subs	r3, r3, r2
 8005ad8:	42ab      	cmp	r3, r5
 8005ada:	dc26      	bgt.n	8005b2a <_printf_common+0x96>
 8005adc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ae0:	1e13      	subs	r3, r2, #0
 8005ae2:	6822      	ldr	r2, [r4, #0]
 8005ae4:	bf18      	it	ne
 8005ae6:	2301      	movne	r3, #1
 8005ae8:	0692      	lsls	r2, r2, #26
 8005aea:	d42b      	bmi.n	8005b44 <_printf_common+0xb0>
 8005aec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005af0:	4649      	mov	r1, r9
 8005af2:	4638      	mov	r0, r7
 8005af4:	47c0      	blx	r8
 8005af6:	3001      	adds	r0, #1
 8005af8:	d01e      	beq.n	8005b38 <_printf_common+0xa4>
 8005afa:	6823      	ldr	r3, [r4, #0]
 8005afc:	68e5      	ldr	r5, [r4, #12]
 8005afe:	6832      	ldr	r2, [r6, #0]
 8005b00:	f003 0306 	and.w	r3, r3, #6
 8005b04:	2b04      	cmp	r3, #4
 8005b06:	bf08      	it	eq
 8005b08:	1aad      	subeq	r5, r5, r2
 8005b0a:	68a3      	ldr	r3, [r4, #8]
 8005b0c:	6922      	ldr	r2, [r4, #16]
 8005b0e:	bf0c      	ite	eq
 8005b10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b14:	2500      	movne	r5, #0
 8005b16:	4293      	cmp	r3, r2
 8005b18:	bfc4      	itt	gt
 8005b1a:	1a9b      	subgt	r3, r3, r2
 8005b1c:	18ed      	addgt	r5, r5, r3
 8005b1e:	2600      	movs	r6, #0
 8005b20:	341a      	adds	r4, #26
 8005b22:	42b5      	cmp	r5, r6
 8005b24:	d11a      	bne.n	8005b5c <_printf_common+0xc8>
 8005b26:	2000      	movs	r0, #0
 8005b28:	e008      	b.n	8005b3c <_printf_common+0xa8>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	4652      	mov	r2, sl
 8005b2e:	4649      	mov	r1, r9
 8005b30:	4638      	mov	r0, r7
 8005b32:	47c0      	blx	r8
 8005b34:	3001      	adds	r0, #1
 8005b36:	d103      	bne.n	8005b40 <_printf_common+0xac>
 8005b38:	f04f 30ff 	mov.w	r0, #4294967295
 8005b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b40:	3501      	adds	r5, #1
 8005b42:	e7c6      	b.n	8005ad2 <_printf_common+0x3e>
 8005b44:	18e1      	adds	r1, r4, r3
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	2030      	movs	r0, #48	; 0x30
 8005b4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b4e:	4422      	add	r2, r4
 8005b50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b58:	3302      	adds	r3, #2
 8005b5a:	e7c7      	b.n	8005aec <_printf_common+0x58>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	4622      	mov	r2, r4
 8005b60:	4649      	mov	r1, r9
 8005b62:	4638      	mov	r0, r7
 8005b64:	47c0      	blx	r8
 8005b66:	3001      	adds	r0, #1
 8005b68:	d0e6      	beq.n	8005b38 <_printf_common+0xa4>
 8005b6a:	3601      	adds	r6, #1
 8005b6c:	e7d9      	b.n	8005b22 <_printf_common+0x8e>
	...

08005b70 <_printf_i>:
 8005b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b74:	7e0f      	ldrb	r7, [r1, #24]
 8005b76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b78:	2f78      	cmp	r7, #120	; 0x78
 8005b7a:	4691      	mov	r9, r2
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	460c      	mov	r4, r1
 8005b80:	469a      	mov	sl, r3
 8005b82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b86:	d807      	bhi.n	8005b98 <_printf_i+0x28>
 8005b88:	2f62      	cmp	r7, #98	; 0x62
 8005b8a:	d80a      	bhi.n	8005ba2 <_printf_i+0x32>
 8005b8c:	2f00      	cmp	r7, #0
 8005b8e:	f000 80d8 	beq.w	8005d42 <_printf_i+0x1d2>
 8005b92:	2f58      	cmp	r7, #88	; 0x58
 8005b94:	f000 80a3 	beq.w	8005cde <_printf_i+0x16e>
 8005b98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ba0:	e03a      	b.n	8005c18 <_printf_i+0xa8>
 8005ba2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ba6:	2b15      	cmp	r3, #21
 8005ba8:	d8f6      	bhi.n	8005b98 <_printf_i+0x28>
 8005baa:	a101      	add	r1, pc, #4	; (adr r1, 8005bb0 <_printf_i+0x40>)
 8005bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bb0:	08005c09 	.word	0x08005c09
 8005bb4:	08005c1d 	.word	0x08005c1d
 8005bb8:	08005b99 	.word	0x08005b99
 8005bbc:	08005b99 	.word	0x08005b99
 8005bc0:	08005b99 	.word	0x08005b99
 8005bc4:	08005b99 	.word	0x08005b99
 8005bc8:	08005c1d 	.word	0x08005c1d
 8005bcc:	08005b99 	.word	0x08005b99
 8005bd0:	08005b99 	.word	0x08005b99
 8005bd4:	08005b99 	.word	0x08005b99
 8005bd8:	08005b99 	.word	0x08005b99
 8005bdc:	08005d29 	.word	0x08005d29
 8005be0:	08005c4d 	.word	0x08005c4d
 8005be4:	08005d0b 	.word	0x08005d0b
 8005be8:	08005b99 	.word	0x08005b99
 8005bec:	08005b99 	.word	0x08005b99
 8005bf0:	08005d4b 	.word	0x08005d4b
 8005bf4:	08005b99 	.word	0x08005b99
 8005bf8:	08005c4d 	.word	0x08005c4d
 8005bfc:	08005b99 	.word	0x08005b99
 8005c00:	08005b99 	.word	0x08005b99
 8005c04:	08005d13 	.word	0x08005d13
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	1d1a      	adds	r2, r3, #4
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	602a      	str	r2, [r5, #0]
 8005c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e0a3      	b.n	8005d64 <_printf_i+0x1f4>
 8005c1c:	6820      	ldr	r0, [r4, #0]
 8005c1e:	6829      	ldr	r1, [r5, #0]
 8005c20:	0606      	lsls	r6, r0, #24
 8005c22:	f101 0304 	add.w	r3, r1, #4
 8005c26:	d50a      	bpl.n	8005c3e <_printf_i+0xce>
 8005c28:	680e      	ldr	r6, [r1, #0]
 8005c2a:	602b      	str	r3, [r5, #0]
 8005c2c:	2e00      	cmp	r6, #0
 8005c2e:	da03      	bge.n	8005c38 <_printf_i+0xc8>
 8005c30:	232d      	movs	r3, #45	; 0x2d
 8005c32:	4276      	negs	r6, r6
 8005c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c38:	485e      	ldr	r0, [pc, #376]	; (8005db4 <_printf_i+0x244>)
 8005c3a:	230a      	movs	r3, #10
 8005c3c:	e019      	b.n	8005c72 <_printf_i+0x102>
 8005c3e:	680e      	ldr	r6, [r1, #0]
 8005c40:	602b      	str	r3, [r5, #0]
 8005c42:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c46:	bf18      	it	ne
 8005c48:	b236      	sxthne	r6, r6
 8005c4a:	e7ef      	b.n	8005c2c <_printf_i+0xbc>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	6820      	ldr	r0, [r4, #0]
 8005c50:	1d19      	adds	r1, r3, #4
 8005c52:	6029      	str	r1, [r5, #0]
 8005c54:	0601      	lsls	r1, r0, #24
 8005c56:	d501      	bpl.n	8005c5c <_printf_i+0xec>
 8005c58:	681e      	ldr	r6, [r3, #0]
 8005c5a:	e002      	b.n	8005c62 <_printf_i+0xf2>
 8005c5c:	0646      	lsls	r6, r0, #25
 8005c5e:	d5fb      	bpl.n	8005c58 <_printf_i+0xe8>
 8005c60:	881e      	ldrh	r6, [r3, #0]
 8005c62:	4854      	ldr	r0, [pc, #336]	; (8005db4 <_printf_i+0x244>)
 8005c64:	2f6f      	cmp	r7, #111	; 0x6f
 8005c66:	bf0c      	ite	eq
 8005c68:	2308      	moveq	r3, #8
 8005c6a:	230a      	movne	r3, #10
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c72:	6865      	ldr	r5, [r4, #4]
 8005c74:	60a5      	str	r5, [r4, #8]
 8005c76:	2d00      	cmp	r5, #0
 8005c78:	bfa2      	ittt	ge
 8005c7a:	6821      	ldrge	r1, [r4, #0]
 8005c7c:	f021 0104 	bicge.w	r1, r1, #4
 8005c80:	6021      	strge	r1, [r4, #0]
 8005c82:	b90e      	cbnz	r6, 8005c88 <_printf_i+0x118>
 8005c84:	2d00      	cmp	r5, #0
 8005c86:	d04d      	beq.n	8005d24 <_printf_i+0x1b4>
 8005c88:	4615      	mov	r5, r2
 8005c8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c8e:	fb03 6711 	mls	r7, r3, r1, r6
 8005c92:	5dc7      	ldrb	r7, [r0, r7]
 8005c94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c98:	4637      	mov	r7, r6
 8005c9a:	42bb      	cmp	r3, r7
 8005c9c:	460e      	mov	r6, r1
 8005c9e:	d9f4      	bls.n	8005c8a <_printf_i+0x11a>
 8005ca0:	2b08      	cmp	r3, #8
 8005ca2:	d10b      	bne.n	8005cbc <_printf_i+0x14c>
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	07de      	lsls	r6, r3, #31
 8005ca8:	d508      	bpl.n	8005cbc <_printf_i+0x14c>
 8005caa:	6923      	ldr	r3, [r4, #16]
 8005cac:	6861      	ldr	r1, [r4, #4]
 8005cae:	4299      	cmp	r1, r3
 8005cb0:	bfde      	ittt	le
 8005cb2:	2330      	movle	r3, #48	; 0x30
 8005cb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005cb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005cbc:	1b52      	subs	r2, r2, r5
 8005cbe:	6122      	str	r2, [r4, #16]
 8005cc0:	f8cd a000 	str.w	sl, [sp]
 8005cc4:	464b      	mov	r3, r9
 8005cc6:	aa03      	add	r2, sp, #12
 8005cc8:	4621      	mov	r1, r4
 8005cca:	4640      	mov	r0, r8
 8005ccc:	f7ff fee2 	bl	8005a94 <_printf_common>
 8005cd0:	3001      	adds	r0, #1
 8005cd2:	d14c      	bne.n	8005d6e <_printf_i+0x1fe>
 8005cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd8:	b004      	add	sp, #16
 8005cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cde:	4835      	ldr	r0, [pc, #212]	; (8005db4 <_printf_i+0x244>)
 8005ce0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ce4:	6829      	ldr	r1, [r5, #0]
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005cec:	6029      	str	r1, [r5, #0]
 8005cee:	061d      	lsls	r5, r3, #24
 8005cf0:	d514      	bpl.n	8005d1c <_printf_i+0x1ac>
 8005cf2:	07df      	lsls	r7, r3, #31
 8005cf4:	bf44      	itt	mi
 8005cf6:	f043 0320 	orrmi.w	r3, r3, #32
 8005cfa:	6023      	strmi	r3, [r4, #0]
 8005cfc:	b91e      	cbnz	r6, 8005d06 <_printf_i+0x196>
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	f023 0320 	bic.w	r3, r3, #32
 8005d04:	6023      	str	r3, [r4, #0]
 8005d06:	2310      	movs	r3, #16
 8005d08:	e7b0      	b.n	8005c6c <_printf_i+0xfc>
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	f043 0320 	orr.w	r3, r3, #32
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	2378      	movs	r3, #120	; 0x78
 8005d14:	4828      	ldr	r0, [pc, #160]	; (8005db8 <_printf_i+0x248>)
 8005d16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d1a:	e7e3      	b.n	8005ce4 <_printf_i+0x174>
 8005d1c:	0659      	lsls	r1, r3, #25
 8005d1e:	bf48      	it	mi
 8005d20:	b2b6      	uxthmi	r6, r6
 8005d22:	e7e6      	b.n	8005cf2 <_printf_i+0x182>
 8005d24:	4615      	mov	r5, r2
 8005d26:	e7bb      	b.n	8005ca0 <_printf_i+0x130>
 8005d28:	682b      	ldr	r3, [r5, #0]
 8005d2a:	6826      	ldr	r6, [r4, #0]
 8005d2c:	6961      	ldr	r1, [r4, #20]
 8005d2e:	1d18      	adds	r0, r3, #4
 8005d30:	6028      	str	r0, [r5, #0]
 8005d32:	0635      	lsls	r5, r6, #24
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	d501      	bpl.n	8005d3c <_printf_i+0x1cc>
 8005d38:	6019      	str	r1, [r3, #0]
 8005d3a:	e002      	b.n	8005d42 <_printf_i+0x1d2>
 8005d3c:	0670      	lsls	r0, r6, #25
 8005d3e:	d5fb      	bpl.n	8005d38 <_printf_i+0x1c8>
 8005d40:	8019      	strh	r1, [r3, #0]
 8005d42:	2300      	movs	r3, #0
 8005d44:	6123      	str	r3, [r4, #16]
 8005d46:	4615      	mov	r5, r2
 8005d48:	e7ba      	b.n	8005cc0 <_printf_i+0x150>
 8005d4a:	682b      	ldr	r3, [r5, #0]
 8005d4c:	1d1a      	adds	r2, r3, #4
 8005d4e:	602a      	str	r2, [r5, #0]
 8005d50:	681d      	ldr	r5, [r3, #0]
 8005d52:	6862      	ldr	r2, [r4, #4]
 8005d54:	2100      	movs	r1, #0
 8005d56:	4628      	mov	r0, r5
 8005d58:	f7fa fa6a 	bl	8000230 <memchr>
 8005d5c:	b108      	cbz	r0, 8005d62 <_printf_i+0x1f2>
 8005d5e:	1b40      	subs	r0, r0, r5
 8005d60:	6060      	str	r0, [r4, #4]
 8005d62:	6863      	ldr	r3, [r4, #4]
 8005d64:	6123      	str	r3, [r4, #16]
 8005d66:	2300      	movs	r3, #0
 8005d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d6c:	e7a8      	b.n	8005cc0 <_printf_i+0x150>
 8005d6e:	6923      	ldr	r3, [r4, #16]
 8005d70:	462a      	mov	r2, r5
 8005d72:	4649      	mov	r1, r9
 8005d74:	4640      	mov	r0, r8
 8005d76:	47d0      	blx	sl
 8005d78:	3001      	adds	r0, #1
 8005d7a:	d0ab      	beq.n	8005cd4 <_printf_i+0x164>
 8005d7c:	6823      	ldr	r3, [r4, #0]
 8005d7e:	079b      	lsls	r3, r3, #30
 8005d80:	d413      	bmi.n	8005daa <_printf_i+0x23a>
 8005d82:	68e0      	ldr	r0, [r4, #12]
 8005d84:	9b03      	ldr	r3, [sp, #12]
 8005d86:	4298      	cmp	r0, r3
 8005d88:	bfb8      	it	lt
 8005d8a:	4618      	movlt	r0, r3
 8005d8c:	e7a4      	b.n	8005cd8 <_printf_i+0x168>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4632      	mov	r2, r6
 8005d92:	4649      	mov	r1, r9
 8005d94:	4640      	mov	r0, r8
 8005d96:	47d0      	blx	sl
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d09b      	beq.n	8005cd4 <_printf_i+0x164>
 8005d9c:	3501      	adds	r5, #1
 8005d9e:	68e3      	ldr	r3, [r4, #12]
 8005da0:	9903      	ldr	r1, [sp, #12]
 8005da2:	1a5b      	subs	r3, r3, r1
 8005da4:	42ab      	cmp	r3, r5
 8005da6:	dcf2      	bgt.n	8005d8e <_printf_i+0x21e>
 8005da8:	e7eb      	b.n	8005d82 <_printf_i+0x212>
 8005daa:	2500      	movs	r5, #0
 8005dac:	f104 0619 	add.w	r6, r4, #25
 8005db0:	e7f5      	b.n	8005d9e <_printf_i+0x22e>
 8005db2:	bf00      	nop
 8005db4:	0800b30e 	.word	0x0800b30e
 8005db8:	0800b31f 	.word	0x0800b31f

08005dbc <_scanf_float>:
 8005dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	b087      	sub	sp, #28
 8005dc2:	4617      	mov	r7, r2
 8005dc4:	9303      	str	r3, [sp, #12]
 8005dc6:	688b      	ldr	r3, [r1, #8]
 8005dc8:	1e5a      	subs	r2, r3, #1
 8005dca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005dce:	bf83      	ittte	hi
 8005dd0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005dd4:	195b      	addhi	r3, r3, r5
 8005dd6:	9302      	strhi	r3, [sp, #8]
 8005dd8:	2300      	movls	r3, #0
 8005dda:	bf86      	itte	hi
 8005ddc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005de0:	608b      	strhi	r3, [r1, #8]
 8005de2:	9302      	strls	r3, [sp, #8]
 8005de4:	680b      	ldr	r3, [r1, #0]
 8005de6:	468b      	mov	fp, r1
 8005de8:	2500      	movs	r5, #0
 8005dea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005dee:	f84b 3b1c 	str.w	r3, [fp], #28
 8005df2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005df6:	4680      	mov	r8, r0
 8005df8:	460c      	mov	r4, r1
 8005dfa:	465e      	mov	r6, fp
 8005dfc:	46aa      	mov	sl, r5
 8005dfe:	46a9      	mov	r9, r5
 8005e00:	9501      	str	r5, [sp, #4]
 8005e02:	68a2      	ldr	r2, [r4, #8]
 8005e04:	b152      	cbz	r2, 8005e1c <_scanf_float+0x60>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	2b4e      	cmp	r3, #78	; 0x4e
 8005e0c:	d864      	bhi.n	8005ed8 <_scanf_float+0x11c>
 8005e0e:	2b40      	cmp	r3, #64	; 0x40
 8005e10:	d83c      	bhi.n	8005e8c <_scanf_float+0xd0>
 8005e12:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005e16:	b2c8      	uxtb	r0, r1
 8005e18:	280e      	cmp	r0, #14
 8005e1a:	d93a      	bls.n	8005e92 <_scanf_float+0xd6>
 8005e1c:	f1b9 0f00 	cmp.w	r9, #0
 8005e20:	d003      	beq.n	8005e2a <_scanf_float+0x6e>
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e28:	6023      	str	r3, [r4, #0]
 8005e2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e2e:	f1ba 0f01 	cmp.w	sl, #1
 8005e32:	f200 8113 	bhi.w	800605c <_scanf_float+0x2a0>
 8005e36:	455e      	cmp	r6, fp
 8005e38:	f200 8105 	bhi.w	8006046 <_scanf_float+0x28a>
 8005e3c:	2501      	movs	r5, #1
 8005e3e:	4628      	mov	r0, r5
 8005e40:	b007      	add	sp, #28
 8005e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e46:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005e4a:	2a0d      	cmp	r2, #13
 8005e4c:	d8e6      	bhi.n	8005e1c <_scanf_float+0x60>
 8005e4e:	a101      	add	r1, pc, #4	; (adr r1, 8005e54 <_scanf_float+0x98>)
 8005e50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005e54:	08005f93 	.word	0x08005f93
 8005e58:	08005e1d 	.word	0x08005e1d
 8005e5c:	08005e1d 	.word	0x08005e1d
 8005e60:	08005e1d 	.word	0x08005e1d
 8005e64:	08005ff3 	.word	0x08005ff3
 8005e68:	08005fcb 	.word	0x08005fcb
 8005e6c:	08005e1d 	.word	0x08005e1d
 8005e70:	08005e1d 	.word	0x08005e1d
 8005e74:	08005fa1 	.word	0x08005fa1
 8005e78:	08005e1d 	.word	0x08005e1d
 8005e7c:	08005e1d 	.word	0x08005e1d
 8005e80:	08005e1d 	.word	0x08005e1d
 8005e84:	08005e1d 	.word	0x08005e1d
 8005e88:	08005f59 	.word	0x08005f59
 8005e8c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005e90:	e7db      	b.n	8005e4a <_scanf_float+0x8e>
 8005e92:	290e      	cmp	r1, #14
 8005e94:	d8c2      	bhi.n	8005e1c <_scanf_float+0x60>
 8005e96:	a001      	add	r0, pc, #4	; (adr r0, 8005e9c <_scanf_float+0xe0>)
 8005e98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005e9c:	08005f4b 	.word	0x08005f4b
 8005ea0:	08005e1d 	.word	0x08005e1d
 8005ea4:	08005f4b 	.word	0x08005f4b
 8005ea8:	08005fdf 	.word	0x08005fdf
 8005eac:	08005e1d 	.word	0x08005e1d
 8005eb0:	08005ef9 	.word	0x08005ef9
 8005eb4:	08005f35 	.word	0x08005f35
 8005eb8:	08005f35 	.word	0x08005f35
 8005ebc:	08005f35 	.word	0x08005f35
 8005ec0:	08005f35 	.word	0x08005f35
 8005ec4:	08005f35 	.word	0x08005f35
 8005ec8:	08005f35 	.word	0x08005f35
 8005ecc:	08005f35 	.word	0x08005f35
 8005ed0:	08005f35 	.word	0x08005f35
 8005ed4:	08005f35 	.word	0x08005f35
 8005ed8:	2b6e      	cmp	r3, #110	; 0x6e
 8005eda:	d809      	bhi.n	8005ef0 <_scanf_float+0x134>
 8005edc:	2b60      	cmp	r3, #96	; 0x60
 8005ede:	d8b2      	bhi.n	8005e46 <_scanf_float+0x8a>
 8005ee0:	2b54      	cmp	r3, #84	; 0x54
 8005ee2:	d077      	beq.n	8005fd4 <_scanf_float+0x218>
 8005ee4:	2b59      	cmp	r3, #89	; 0x59
 8005ee6:	d199      	bne.n	8005e1c <_scanf_float+0x60>
 8005ee8:	2d07      	cmp	r5, #7
 8005eea:	d197      	bne.n	8005e1c <_scanf_float+0x60>
 8005eec:	2508      	movs	r5, #8
 8005eee:	e029      	b.n	8005f44 <_scanf_float+0x188>
 8005ef0:	2b74      	cmp	r3, #116	; 0x74
 8005ef2:	d06f      	beq.n	8005fd4 <_scanf_float+0x218>
 8005ef4:	2b79      	cmp	r3, #121	; 0x79
 8005ef6:	e7f6      	b.n	8005ee6 <_scanf_float+0x12a>
 8005ef8:	6821      	ldr	r1, [r4, #0]
 8005efa:	05c8      	lsls	r0, r1, #23
 8005efc:	d51a      	bpl.n	8005f34 <_scanf_float+0x178>
 8005efe:	9b02      	ldr	r3, [sp, #8]
 8005f00:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005f04:	6021      	str	r1, [r4, #0]
 8005f06:	f109 0901 	add.w	r9, r9, #1
 8005f0a:	b11b      	cbz	r3, 8005f14 <_scanf_float+0x158>
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	3201      	adds	r2, #1
 8005f10:	9302      	str	r3, [sp, #8]
 8005f12:	60a2      	str	r2, [r4, #8]
 8005f14:	68a3      	ldr	r3, [r4, #8]
 8005f16:	3b01      	subs	r3, #1
 8005f18:	60a3      	str	r3, [r4, #8]
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	6123      	str	r3, [r4, #16]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3b01      	subs	r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	607b      	str	r3, [r7, #4]
 8005f28:	f340 8084 	ble.w	8006034 <_scanf_float+0x278>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	603b      	str	r3, [r7, #0]
 8005f32:	e766      	b.n	8005e02 <_scanf_float+0x46>
 8005f34:	eb1a 0f05 	cmn.w	sl, r5
 8005f38:	f47f af70 	bne.w	8005e1c <_scanf_float+0x60>
 8005f3c:	6822      	ldr	r2, [r4, #0]
 8005f3e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005f42:	6022      	str	r2, [r4, #0]
 8005f44:	f806 3b01 	strb.w	r3, [r6], #1
 8005f48:	e7e4      	b.n	8005f14 <_scanf_float+0x158>
 8005f4a:	6822      	ldr	r2, [r4, #0]
 8005f4c:	0610      	lsls	r0, r2, #24
 8005f4e:	f57f af65 	bpl.w	8005e1c <_scanf_float+0x60>
 8005f52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f56:	e7f4      	b.n	8005f42 <_scanf_float+0x186>
 8005f58:	f1ba 0f00 	cmp.w	sl, #0
 8005f5c:	d10e      	bne.n	8005f7c <_scanf_float+0x1c0>
 8005f5e:	f1b9 0f00 	cmp.w	r9, #0
 8005f62:	d10e      	bne.n	8005f82 <_scanf_float+0x1c6>
 8005f64:	6822      	ldr	r2, [r4, #0]
 8005f66:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f6a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f6e:	d108      	bne.n	8005f82 <_scanf_float+0x1c6>
 8005f70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f74:	6022      	str	r2, [r4, #0]
 8005f76:	f04f 0a01 	mov.w	sl, #1
 8005f7a:	e7e3      	b.n	8005f44 <_scanf_float+0x188>
 8005f7c:	f1ba 0f02 	cmp.w	sl, #2
 8005f80:	d055      	beq.n	800602e <_scanf_float+0x272>
 8005f82:	2d01      	cmp	r5, #1
 8005f84:	d002      	beq.n	8005f8c <_scanf_float+0x1d0>
 8005f86:	2d04      	cmp	r5, #4
 8005f88:	f47f af48 	bne.w	8005e1c <_scanf_float+0x60>
 8005f8c:	3501      	adds	r5, #1
 8005f8e:	b2ed      	uxtb	r5, r5
 8005f90:	e7d8      	b.n	8005f44 <_scanf_float+0x188>
 8005f92:	f1ba 0f01 	cmp.w	sl, #1
 8005f96:	f47f af41 	bne.w	8005e1c <_scanf_float+0x60>
 8005f9a:	f04f 0a02 	mov.w	sl, #2
 8005f9e:	e7d1      	b.n	8005f44 <_scanf_float+0x188>
 8005fa0:	b97d      	cbnz	r5, 8005fc2 <_scanf_float+0x206>
 8005fa2:	f1b9 0f00 	cmp.w	r9, #0
 8005fa6:	f47f af3c 	bne.w	8005e22 <_scanf_float+0x66>
 8005faa:	6822      	ldr	r2, [r4, #0]
 8005fac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005fb0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005fb4:	f47f af39 	bne.w	8005e2a <_scanf_float+0x6e>
 8005fb8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005fbc:	6022      	str	r2, [r4, #0]
 8005fbe:	2501      	movs	r5, #1
 8005fc0:	e7c0      	b.n	8005f44 <_scanf_float+0x188>
 8005fc2:	2d03      	cmp	r5, #3
 8005fc4:	d0e2      	beq.n	8005f8c <_scanf_float+0x1d0>
 8005fc6:	2d05      	cmp	r5, #5
 8005fc8:	e7de      	b.n	8005f88 <_scanf_float+0x1cc>
 8005fca:	2d02      	cmp	r5, #2
 8005fcc:	f47f af26 	bne.w	8005e1c <_scanf_float+0x60>
 8005fd0:	2503      	movs	r5, #3
 8005fd2:	e7b7      	b.n	8005f44 <_scanf_float+0x188>
 8005fd4:	2d06      	cmp	r5, #6
 8005fd6:	f47f af21 	bne.w	8005e1c <_scanf_float+0x60>
 8005fda:	2507      	movs	r5, #7
 8005fdc:	e7b2      	b.n	8005f44 <_scanf_float+0x188>
 8005fde:	6822      	ldr	r2, [r4, #0]
 8005fe0:	0591      	lsls	r1, r2, #22
 8005fe2:	f57f af1b 	bpl.w	8005e1c <_scanf_float+0x60>
 8005fe6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005fea:	6022      	str	r2, [r4, #0]
 8005fec:	f8cd 9004 	str.w	r9, [sp, #4]
 8005ff0:	e7a8      	b.n	8005f44 <_scanf_float+0x188>
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005ff8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005ffc:	d006      	beq.n	800600c <_scanf_float+0x250>
 8005ffe:	0550      	lsls	r0, r2, #21
 8006000:	f57f af0c 	bpl.w	8005e1c <_scanf_float+0x60>
 8006004:	f1b9 0f00 	cmp.w	r9, #0
 8006008:	f43f af0f 	beq.w	8005e2a <_scanf_float+0x6e>
 800600c:	0591      	lsls	r1, r2, #22
 800600e:	bf58      	it	pl
 8006010:	9901      	ldrpl	r1, [sp, #4]
 8006012:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006016:	bf58      	it	pl
 8006018:	eba9 0101 	subpl.w	r1, r9, r1
 800601c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006020:	bf58      	it	pl
 8006022:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006026:	6022      	str	r2, [r4, #0]
 8006028:	f04f 0900 	mov.w	r9, #0
 800602c:	e78a      	b.n	8005f44 <_scanf_float+0x188>
 800602e:	f04f 0a03 	mov.w	sl, #3
 8006032:	e787      	b.n	8005f44 <_scanf_float+0x188>
 8006034:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006038:	4639      	mov	r1, r7
 800603a:	4640      	mov	r0, r8
 800603c:	4798      	blx	r3
 800603e:	2800      	cmp	r0, #0
 8006040:	f43f aedf 	beq.w	8005e02 <_scanf_float+0x46>
 8006044:	e6ea      	b.n	8005e1c <_scanf_float+0x60>
 8006046:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800604a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800604e:	463a      	mov	r2, r7
 8006050:	4640      	mov	r0, r8
 8006052:	4798      	blx	r3
 8006054:	6923      	ldr	r3, [r4, #16]
 8006056:	3b01      	subs	r3, #1
 8006058:	6123      	str	r3, [r4, #16]
 800605a:	e6ec      	b.n	8005e36 <_scanf_float+0x7a>
 800605c:	1e6b      	subs	r3, r5, #1
 800605e:	2b06      	cmp	r3, #6
 8006060:	d825      	bhi.n	80060ae <_scanf_float+0x2f2>
 8006062:	2d02      	cmp	r5, #2
 8006064:	d836      	bhi.n	80060d4 <_scanf_float+0x318>
 8006066:	455e      	cmp	r6, fp
 8006068:	f67f aee8 	bls.w	8005e3c <_scanf_float+0x80>
 800606c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006070:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006074:	463a      	mov	r2, r7
 8006076:	4640      	mov	r0, r8
 8006078:	4798      	blx	r3
 800607a:	6923      	ldr	r3, [r4, #16]
 800607c:	3b01      	subs	r3, #1
 800607e:	6123      	str	r3, [r4, #16]
 8006080:	e7f1      	b.n	8006066 <_scanf_float+0x2aa>
 8006082:	9802      	ldr	r0, [sp, #8]
 8006084:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006088:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800608c:	9002      	str	r0, [sp, #8]
 800608e:	463a      	mov	r2, r7
 8006090:	4640      	mov	r0, r8
 8006092:	4798      	blx	r3
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	3b01      	subs	r3, #1
 8006098:	6123      	str	r3, [r4, #16]
 800609a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800609e:	fa5f fa8a 	uxtb.w	sl, sl
 80060a2:	f1ba 0f02 	cmp.w	sl, #2
 80060a6:	d1ec      	bne.n	8006082 <_scanf_float+0x2c6>
 80060a8:	3d03      	subs	r5, #3
 80060aa:	b2ed      	uxtb	r5, r5
 80060ac:	1b76      	subs	r6, r6, r5
 80060ae:	6823      	ldr	r3, [r4, #0]
 80060b0:	05da      	lsls	r2, r3, #23
 80060b2:	d52f      	bpl.n	8006114 <_scanf_float+0x358>
 80060b4:	055b      	lsls	r3, r3, #21
 80060b6:	d510      	bpl.n	80060da <_scanf_float+0x31e>
 80060b8:	455e      	cmp	r6, fp
 80060ba:	f67f aebf 	bls.w	8005e3c <_scanf_float+0x80>
 80060be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80060c6:	463a      	mov	r2, r7
 80060c8:	4640      	mov	r0, r8
 80060ca:	4798      	blx	r3
 80060cc:	6923      	ldr	r3, [r4, #16]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	6123      	str	r3, [r4, #16]
 80060d2:	e7f1      	b.n	80060b8 <_scanf_float+0x2fc>
 80060d4:	46aa      	mov	sl, r5
 80060d6:	9602      	str	r6, [sp, #8]
 80060d8:	e7df      	b.n	800609a <_scanf_float+0x2de>
 80060da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80060de:	6923      	ldr	r3, [r4, #16]
 80060e0:	2965      	cmp	r1, #101	; 0x65
 80060e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80060e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80060ea:	6123      	str	r3, [r4, #16]
 80060ec:	d00c      	beq.n	8006108 <_scanf_float+0x34c>
 80060ee:	2945      	cmp	r1, #69	; 0x45
 80060f0:	d00a      	beq.n	8006108 <_scanf_float+0x34c>
 80060f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060f6:	463a      	mov	r2, r7
 80060f8:	4640      	mov	r0, r8
 80060fa:	4798      	blx	r3
 80060fc:	6923      	ldr	r3, [r4, #16]
 80060fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006102:	3b01      	subs	r3, #1
 8006104:	1eb5      	subs	r5, r6, #2
 8006106:	6123      	str	r3, [r4, #16]
 8006108:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800610c:	463a      	mov	r2, r7
 800610e:	4640      	mov	r0, r8
 8006110:	4798      	blx	r3
 8006112:	462e      	mov	r6, r5
 8006114:	6825      	ldr	r5, [r4, #0]
 8006116:	f015 0510 	ands.w	r5, r5, #16
 800611a:	d159      	bne.n	80061d0 <_scanf_float+0x414>
 800611c:	7035      	strb	r5, [r6, #0]
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006128:	d11b      	bne.n	8006162 <_scanf_float+0x3a6>
 800612a:	9b01      	ldr	r3, [sp, #4]
 800612c:	454b      	cmp	r3, r9
 800612e:	eba3 0209 	sub.w	r2, r3, r9
 8006132:	d123      	bne.n	800617c <_scanf_float+0x3c0>
 8006134:	2200      	movs	r2, #0
 8006136:	4659      	mov	r1, fp
 8006138:	4640      	mov	r0, r8
 800613a:	f000 fe97 	bl	8006e6c <_strtod_r>
 800613e:	6822      	ldr	r2, [r4, #0]
 8006140:	9b03      	ldr	r3, [sp, #12]
 8006142:	f012 0f02 	tst.w	r2, #2
 8006146:	ec57 6b10 	vmov	r6, r7, d0
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	d021      	beq.n	8006192 <_scanf_float+0x3d6>
 800614e:	9903      	ldr	r1, [sp, #12]
 8006150:	1d1a      	adds	r2, r3, #4
 8006152:	600a      	str	r2, [r1, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	e9c3 6700 	strd	r6, r7, [r3]
 800615a:	68e3      	ldr	r3, [r4, #12]
 800615c:	3301      	adds	r3, #1
 800615e:	60e3      	str	r3, [r4, #12]
 8006160:	e66d      	b.n	8005e3e <_scanf_float+0x82>
 8006162:	9b04      	ldr	r3, [sp, #16]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d0e5      	beq.n	8006134 <_scanf_float+0x378>
 8006168:	9905      	ldr	r1, [sp, #20]
 800616a:	230a      	movs	r3, #10
 800616c:	462a      	mov	r2, r5
 800616e:	3101      	adds	r1, #1
 8006170:	4640      	mov	r0, r8
 8006172:	f000 ff03 	bl	8006f7c <_strtol_r>
 8006176:	9b04      	ldr	r3, [sp, #16]
 8006178:	9e05      	ldr	r6, [sp, #20]
 800617a:	1ac2      	subs	r2, r0, r3
 800617c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006180:	429e      	cmp	r6, r3
 8006182:	bf28      	it	cs
 8006184:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006188:	4912      	ldr	r1, [pc, #72]	; (80061d4 <_scanf_float+0x418>)
 800618a:	4630      	mov	r0, r6
 800618c:	f000 f82c 	bl	80061e8 <siprintf>
 8006190:	e7d0      	b.n	8006134 <_scanf_float+0x378>
 8006192:	9903      	ldr	r1, [sp, #12]
 8006194:	f012 0f04 	tst.w	r2, #4
 8006198:	f103 0204 	add.w	r2, r3, #4
 800619c:	600a      	str	r2, [r1, #0]
 800619e:	d1d9      	bne.n	8006154 <_scanf_float+0x398>
 80061a0:	f8d3 8000 	ldr.w	r8, [r3]
 80061a4:	ee10 2a10 	vmov	r2, s0
 80061a8:	ee10 0a10 	vmov	r0, s0
 80061ac:	463b      	mov	r3, r7
 80061ae:	4639      	mov	r1, r7
 80061b0:	f7fa fce4 	bl	8000b7c <__aeabi_dcmpun>
 80061b4:	b128      	cbz	r0, 80061c2 <_scanf_float+0x406>
 80061b6:	4808      	ldr	r0, [pc, #32]	; (80061d8 <_scanf_float+0x41c>)
 80061b8:	f000 f810 	bl	80061dc <nanf>
 80061bc:	ed88 0a00 	vstr	s0, [r8]
 80061c0:	e7cb      	b.n	800615a <_scanf_float+0x39e>
 80061c2:	4630      	mov	r0, r6
 80061c4:	4639      	mov	r1, r7
 80061c6:	f7fa fd37 	bl	8000c38 <__aeabi_d2f>
 80061ca:	f8c8 0000 	str.w	r0, [r8]
 80061ce:	e7c4      	b.n	800615a <_scanf_float+0x39e>
 80061d0:	2500      	movs	r5, #0
 80061d2:	e634      	b.n	8005e3e <_scanf_float+0x82>
 80061d4:	0800b330 	.word	0x0800b330
 80061d8:	0800b738 	.word	0x0800b738

080061dc <nanf>:
 80061dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80061e4 <nanf+0x8>
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	7fc00000 	.word	0x7fc00000

080061e8 <siprintf>:
 80061e8:	b40e      	push	{r1, r2, r3}
 80061ea:	b500      	push	{lr}
 80061ec:	b09c      	sub	sp, #112	; 0x70
 80061ee:	ab1d      	add	r3, sp, #116	; 0x74
 80061f0:	9002      	str	r0, [sp, #8]
 80061f2:	9006      	str	r0, [sp, #24]
 80061f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061f8:	4809      	ldr	r0, [pc, #36]	; (8006220 <siprintf+0x38>)
 80061fa:	9107      	str	r1, [sp, #28]
 80061fc:	9104      	str	r1, [sp, #16]
 80061fe:	4909      	ldr	r1, [pc, #36]	; (8006224 <siprintf+0x3c>)
 8006200:	f853 2b04 	ldr.w	r2, [r3], #4
 8006204:	9105      	str	r1, [sp, #20]
 8006206:	6800      	ldr	r0, [r0, #0]
 8006208:	9301      	str	r3, [sp, #4]
 800620a:	a902      	add	r1, sp, #8
 800620c:	f002 fee2 	bl	8008fd4 <_svfiprintf_r>
 8006210:	9b02      	ldr	r3, [sp, #8]
 8006212:	2200      	movs	r2, #0
 8006214:	701a      	strb	r2, [r3, #0]
 8006216:	b01c      	add	sp, #112	; 0x70
 8006218:	f85d eb04 	ldr.w	lr, [sp], #4
 800621c:	b003      	add	sp, #12
 800621e:	4770      	bx	lr
 8006220:	2000001c 	.word	0x2000001c
 8006224:	ffff0208 	.word	0xffff0208

08006228 <sulp>:
 8006228:	b570      	push	{r4, r5, r6, lr}
 800622a:	4604      	mov	r4, r0
 800622c:	460d      	mov	r5, r1
 800622e:	ec45 4b10 	vmov	d0, r4, r5
 8006232:	4616      	mov	r6, r2
 8006234:	f002 fc2c 	bl	8008a90 <__ulp>
 8006238:	ec51 0b10 	vmov	r0, r1, d0
 800623c:	b17e      	cbz	r6, 800625e <sulp+0x36>
 800623e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006242:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006246:	2b00      	cmp	r3, #0
 8006248:	dd09      	ble.n	800625e <sulp+0x36>
 800624a:	051b      	lsls	r3, r3, #20
 800624c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006250:	2400      	movs	r4, #0
 8006252:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006256:	4622      	mov	r2, r4
 8006258:	462b      	mov	r3, r5
 800625a:	f7fa f9f5 	bl	8000648 <__aeabi_dmul>
 800625e:	bd70      	pop	{r4, r5, r6, pc}

08006260 <_strtod_l>:
 8006260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006264:	ed2d 8b02 	vpush	{d8}
 8006268:	b09d      	sub	sp, #116	; 0x74
 800626a:	461f      	mov	r7, r3
 800626c:	2300      	movs	r3, #0
 800626e:	9318      	str	r3, [sp, #96]	; 0x60
 8006270:	4ba2      	ldr	r3, [pc, #648]	; (80064fc <_strtod_l+0x29c>)
 8006272:	9213      	str	r2, [sp, #76]	; 0x4c
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	9305      	str	r3, [sp, #20]
 8006278:	4604      	mov	r4, r0
 800627a:	4618      	mov	r0, r3
 800627c:	4688      	mov	r8, r1
 800627e:	f7f9 ffcf 	bl	8000220 <strlen>
 8006282:	f04f 0a00 	mov.w	sl, #0
 8006286:	4605      	mov	r5, r0
 8006288:	f04f 0b00 	mov.w	fp, #0
 800628c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006290:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006292:	781a      	ldrb	r2, [r3, #0]
 8006294:	2a2b      	cmp	r2, #43	; 0x2b
 8006296:	d04e      	beq.n	8006336 <_strtod_l+0xd6>
 8006298:	d83b      	bhi.n	8006312 <_strtod_l+0xb2>
 800629a:	2a0d      	cmp	r2, #13
 800629c:	d834      	bhi.n	8006308 <_strtod_l+0xa8>
 800629e:	2a08      	cmp	r2, #8
 80062a0:	d834      	bhi.n	800630c <_strtod_l+0xac>
 80062a2:	2a00      	cmp	r2, #0
 80062a4:	d03e      	beq.n	8006324 <_strtod_l+0xc4>
 80062a6:	2300      	movs	r3, #0
 80062a8:	930a      	str	r3, [sp, #40]	; 0x28
 80062aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80062ac:	7833      	ldrb	r3, [r6, #0]
 80062ae:	2b30      	cmp	r3, #48	; 0x30
 80062b0:	f040 80b0 	bne.w	8006414 <_strtod_l+0x1b4>
 80062b4:	7873      	ldrb	r3, [r6, #1]
 80062b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80062ba:	2b58      	cmp	r3, #88	; 0x58
 80062bc:	d168      	bne.n	8006390 <_strtod_l+0x130>
 80062be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062c0:	9301      	str	r3, [sp, #4]
 80062c2:	ab18      	add	r3, sp, #96	; 0x60
 80062c4:	9702      	str	r7, [sp, #8]
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	4a8d      	ldr	r2, [pc, #564]	; (8006500 <_strtod_l+0x2a0>)
 80062ca:	ab19      	add	r3, sp, #100	; 0x64
 80062cc:	a917      	add	r1, sp, #92	; 0x5c
 80062ce:	4620      	mov	r0, r4
 80062d0:	f001 fd38 	bl	8007d44 <__gethex>
 80062d4:	f010 0707 	ands.w	r7, r0, #7
 80062d8:	4605      	mov	r5, r0
 80062da:	d005      	beq.n	80062e8 <_strtod_l+0x88>
 80062dc:	2f06      	cmp	r7, #6
 80062de:	d12c      	bne.n	800633a <_strtod_l+0xda>
 80062e0:	3601      	adds	r6, #1
 80062e2:	2300      	movs	r3, #0
 80062e4:	9617      	str	r6, [sp, #92]	; 0x5c
 80062e6:	930a      	str	r3, [sp, #40]	; 0x28
 80062e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f040 8590 	bne.w	8006e10 <_strtod_l+0xbb0>
 80062f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062f2:	b1eb      	cbz	r3, 8006330 <_strtod_l+0xd0>
 80062f4:	4652      	mov	r2, sl
 80062f6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80062fa:	ec43 2b10 	vmov	d0, r2, r3
 80062fe:	b01d      	add	sp, #116	; 0x74
 8006300:	ecbd 8b02 	vpop	{d8}
 8006304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006308:	2a20      	cmp	r2, #32
 800630a:	d1cc      	bne.n	80062a6 <_strtod_l+0x46>
 800630c:	3301      	adds	r3, #1
 800630e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006310:	e7be      	b.n	8006290 <_strtod_l+0x30>
 8006312:	2a2d      	cmp	r2, #45	; 0x2d
 8006314:	d1c7      	bne.n	80062a6 <_strtod_l+0x46>
 8006316:	2201      	movs	r2, #1
 8006318:	920a      	str	r2, [sp, #40]	; 0x28
 800631a:	1c5a      	adds	r2, r3, #1
 800631c:	9217      	str	r2, [sp, #92]	; 0x5c
 800631e:	785b      	ldrb	r3, [r3, #1]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d1c2      	bne.n	80062aa <_strtod_l+0x4a>
 8006324:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006326:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800632a:	2b00      	cmp	r3, #0
 800632c:	f040 856e 	bne.w	8006e0c <_strtod_l+0xbac>
 8006330:	4652      	mov	r2, sl
 8006332:	465b      	mov	r3, fp
 8006334:	e7e1      	b.n	80062fa <_strtod_l+0x9a>
 8006336:	2200      	movs	r2, #0
 8006338:	e7ee      	b.n	8006318 <_strtod_l+0xb8>
 800633a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800633c:	b13a      	cbz	r2, 800634e <_strtod_l+0xee>
 800633e:	2135      	movs	r1, #53	; 0x35
 8006340:	a81a      	add	r0, sp, #104	; 0x68
 8006342:	f002 fcb0 	bl	8008ca6 <__copybits>
 8006346:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006348:	4620      	mov	r0, r4
 800634a:	f002 f86f 	bl	800842c <_Bfree>
 800634e:	3f01      	subs	r7, #1
 8006350:	2f04      	cmp	r7, #4
 8006352:	d806      	bhi.n	8006362 <_strtod_l+0x102>
 8006354:	e8df f007 	tbb	[pc, r7]
 8006358:	1714030a 	.word	0x1714030a
 800635c:	0a          	.byte	0x0a
 800635d:	00          	.byte	0x00
 800635e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006362:	0728      	lsls	r0, r5, #28
 8006364:	d5c0      	bpl.n	80062e8 <_strtod_l+0x88>
 8006366:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800636a:	e7bd      	b.n	80062e8 <_strtod_l+0x88>
 800636c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006370:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006372:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006376:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800637a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800637e:	e7f0      	b.n	8006362 <_strtod_l+0x102>
 8006380:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006504 <_strtod_l+0x2a4>
 8006384:	e7ed      	b.n	8006362 <_strtod_l+0x102>
 8006386:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800638a:	f04f 3aff 	mov.w	sl, #4294967295
 800638e:	e7e8      	b.n	8006362 <_strtod_l+0x102>
 8006390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	9217      	str	r2, [sp, #92]	; 0x5c
 8006396:	785b      	ldrb	r3, [r3, #1]
 8006398:	2b30      	cmp	r3, #48	; 0x30
 800639a:	d0f9      	beq.n	8006390 <_strtod_l+0x130>
 800639c:	2b00      	cmp	r3, #0
 800639e:	d0a3      	beq.n	80062e8 <_strtod_l+0x88>
 80063a0:	2301      	movs	r3, #1
 80063a2:	f04f 0900 	mov.w	r9, #0
 80063a6:	9304      	str	r3, [sp, #16]
 80063a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063aa:	9308      	str	r3, [sp, #32]
 80063ac:	f8cd 901c 	str.w	r9, [sp, #28]
 80063b0:	464f      	mov	r7, r9
 80063b2:	220a      	movs	r2, #10
 80063b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80063b6:	7806      	ldrb	r6, [r0, #0]
 80063b8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80063bc:	b2d9      	uxtb	r1, r3
 80063be:	2909      	cmp	r1, #9
 80063c0:	d92a      	bls.n	8006418 <_strtod_l+0x1b8>
 80063c2:	9905      	ldr	r1, [sp, #20]
 80063c4:	462a      	mov	r2, r5
 80063c6:	f002 ff1f 	bl	8009208 <strncmp>
 80063ca:	b398      	cbz	r0, 8006434 <_strtod_l+0x1d4>
 80063cc:	2000      	movs	r0, #0
 80063ce:	4632      	mov	r2, r6
 80063d0:	463d      	mov	r5, r7
 80063d2:	9005      	str	r0, [sp, #20]
 80063d4:	4603      	mov	r3, r0
 80063d6:	2a65      	cmp	r2, #101	; 0x65
 80063d8:	d001      	beq.n	80063de <_strtod_l+0x17e>
 80063da:	2a45      	cmp	r2, #69	; 0x45
 80063dc:	d118      	bne.n	8006410 <_strtod_l+0x1b0>
 80063de:	b91d      	cbnz	r5, 80063e8 <_strtod_l+0x188>
 80063e0:	9a04      	ldr	r2, [sp, #16]
 80063e2:	4302      	orrs	r2, r0
 80063e4:	d09e      	beq.n	8006324 <_strtod_l+0xc4>
 80063e6:	2500      	movs	r5, #0
 80063e8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80063ec:	f108 0201 	add.w	r2, r8, #1
 80063f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80063f2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80063f6:	2a2b      	cmp	r2, #43	; 0x2b
 80063f8:	d075      	beq.n	80064e6 <_strtod_l+0x286>
 80063fa:	2a2d      	cmp	r2, #45	; 0x2d
 80063fc:	d07b      	beq.n	80064f6 <_strtod_l+0x296>
 80063fe:	f04f 0c00 	mov.w	ip, #0
 8006402:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006406:	2909      	cmp	r1, #9
 8006408:	f240 8082 	bls.w	8006510 <_strtod_l+0x2b0>
 800640c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006410:	2600      	movs	r6, #0
 8006412:	e09d      	b.n	8006550 <_strtod_l+0x2f0>
 8006414:	2300      	movs	r3, #0
 8006416:	e7c4      	b.n	80063a2 <_strtod_l+0x142>
 8006418:	2f08      	cmp	r7, #8
 800641a:	bfd8      	it	le
 800641c:	9907      	ldrle	r1, [sp, #28]
 800641e:	f100 0001 	add.w	r0, r0, #1
 8006422:	bfda      	itte	le
 8006424:	fb02 3301 	mlale	r3, r2, r1, r3
 8006428:	9307      	strle	r3, [sp, #28]
 800642a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800642e:	3701      	adds	r7, #1
 8006430:	9017      	str	r0, [sp, #92]	; 0x5c
 8006432:	e7bf      	b.n	80063b4 <_strtod_l+0x154>
 8006434:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006436:	195a      	adds	r2, r3, r5
 8006438:	9217      	str	r2, [sp, #92]	; 0x5c
 800643a:	5d5a      	ldrb	r2, [r3, r5]
 800643c:	2f00      	cmp	r7, #0
 800643e:	d037      	beq.n	80064b0 <_strtod_l+0x250>
 8006440:	9005      	str	r0, [sp, #20]
 8006442:	463d      	mov	r5, r7
 8006444:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006448:	2b09      	cmp	r3, #9
 800644a:	d912      	bls.n	8006472 <_strtod_l+0x212>
 800644c:	2301      	movs	r3, #1
 800644e:	e7c2      	b.n	80063d6 <_strtod_l+0x176>
 8006450:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006452:	1c5a      	adds	r2, r3, #1
 8006454:	9217      	str	r2, [sp, #92]	; 0x5c
 8006456:	785a      	ldrb	r2, [r3, #1]
 8006458:	3001      	adds	r0, #1
 800645a:	2a30      	cmp	r2, #48	; 0x30
 800645c:	d0f8      	beq.n	8006450 <_strtod_l+0x1f0>
 800645e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006462:	2b08      	cmp	r3, #8
 8006464:	f200 84d9 	bhi.w	8006e1a <_strtod_l+0xbba>
 8006468:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800646a:	9005      	str	r0, [sp, #20]
 800646c:	2000      	movs	r0, #0
 800646e:	9308      	str	r3, [sp, #32]
 8006470:	4605      	mov	r5, r0
 8006472:	3a30      	subs	r2, #48	; 0x30
 8006474:	f100 0301 	add.w	r3, r0, #1
 8006478:	d014      	beq.n	80064a4 <_strtod_l+0x244>
 800647a:	9905      	ldr	r1, [sp, #20]
 800647c:	4419      	add	r1, r3
 800647e:	9105      	str	r1, [sp, #20]
 8006480:	462b      	mov	r3, r5
 8006482:	eb00 0e05 	add.w	lr, r0, r5
 8006486:	210a      	movs	r1, #10
 8006488:	4573      	cmp	r3, lr
 800648a:	d113      	bne.n	80064b4 <_strtod_l+0x254>
 800648c:	182b      	adds	r3, r5, r0
 800648e:	2b08      	cmp	r3, #8
 8006490:	f105 0501 	add.w	r5, r5, #1
 8006494:	4405      	add	r5, r0
 8006496:	dc1c      	bgt.n	80064d2 <_strtod_l+0x272>
 8006498:	9907      	ldr	r1, [sp, #28]
 800649a:	230a      	movs	r3, #10
 800649c:	fb03 2301 	mla	r3, r3, r1, r2
 80064a0:	9307      	str	r3, [sp, #28]
 80064a2:	2300      	movs	r3, #0
 80064a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80064a6:	1c51      	adds	r1, r2, #1
 80064a8:	9117      	str	r1, [sp, #92]	; 0x5c
 80064aa:	7852      	ldrb	r2, [r2, #1]
 80064ac:	4618      	mov	r0, r3
 80064ae:	e7c9      	b.n	8006444 <_strtod_l+0x1e4>
 80064b0:	4638      	mov	r0, r7
 80064b2:	e7d2      	b.n	800645a <_strtod_l+0x1fa>
 80064b4:	2b08      	cmp	r3, #8
 80064b6:	dc04      	bgt.n	80064c2 <_strtod_l+0x262>
 80064b8:	9e07      	ldr	r6, [sp, #28]
 80064ba:	434e      	muls	r6, r1
 80064bc:	9607      	str	r6, [sp, #28]
 80064be:	3301      	adds	r3, #1
 80064c0:	e7e2      	b.n	8006488 <_strtod_l+0x228>
 80064c2:	f103 0c01 	add.w	ip, r3, #1
 80064c6:	f1bc 0f10 	cmp.w	ip, #16
 80064ca:	bfd8      	it	le
 80064cc:	fb01 f909 	mulle.w	r9, r1, r9
 80064d0:	e7f5      	b.n	80064be <_strtod_l+0x25e>
 80064d2:	2d10      	cmp	r5, #16
 80064d4:	bfdc      	itt	le
 80064d6:	230a      	movle	r3, #10
 80064d8:	fb03 2909 	mlale	r9, r3, r9, r2
 80064dc:	e7e1      	b.n	80064a2 <_strtod_l+0x242>
 80064de:	2300      	movs	r3, #0
 80064e0:	9305      	str	r3, [sp, #20]
 80064e2:	2301      	movs	r3, #1
 80064e4:	e77c      	b.n	80063e0 <_strtod_l+0x180>
 80064e6:	f04f 0c00 	mov.w	ip, #0
 80064ea:	f108 0202 	add.w	r2, r8, #2
 80064ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80064f0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80064f4:	e785      	b.n	8006402 <_strtod_l+0x1a2>
 80064f6:	f04f 0c01 	mov.w	ip, #1
 80064fa:	e7f6      	b.n	80064ea <_strtod_l+0x28a>
 80064fc:	0800b580 	.word	0x0800b580
 8006500:	0800b338 	.word	0x0800b338
 8006504:	7ff00000 	.word	0x7ff00000
 8006508:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800650a:	1c51      	adds	r1, r2, #1
 800650c:	9117      	str	r1, [sp, #92]	; 0x5c
 800650e:	7852      	ldrb	r2, [r2, #1]
 8006510:	2a30      	cmp	r2, #48	; 0x30
 8006512:	d0f9      	beq.n	8006508 <_strtod_l+0x2a8>
 8006514:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006518:	2908      	cmp	r1, #8
 800651a:	f63f af79 	bhi.w	8006410 <_strtod_l+0x1b0>
 800651e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006522:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006524:	9206      	str	r2, [sp, #24]
 8006526:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006528:	1c51      	adds	r1, r2, #1
 800652a:	9117      	str	r1, [sp, #92]	; 0x5c
 800652c:	7852      	ldrb	r2, [r2, #1]
 800652e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006532:	2e09      	cmp	r6, #9
 8006534:	d937      	bls.n	80065a6 <_strtod_l+0x346>
 8006536:	9e06      	ldr	r6, [sp, #24]
 8006538:	1b89      	subs	r1, r1, r6
 800653a:	2908      	cmp	r1, #8
 800653c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006540:	dc02      	bgt.n	8006548 <_strtod_l+0x2e8>
 8006542:	4576      	cmp	r6, lr
 8006544:	bfa8      	it	ge
 8006546:	4676      	movge	r6, lr
 8006548:	f1bc 0f00 	cmp.w	ip, #0
 800654c:	d000      	beq.n	8006550 <_strtod_l+0x2f0>
 800654e:	4276      	negs	r6, r6
 8006550:	2d00      	cmp	r5, #0
 8006552:	d14d      	bne.n	80065f0 <_strtod_l+0x390>
 8006554:	9904      	ldr	r1, [sp, #16]
 8006556:	4301      	orrs	r1, r0
 8006558:	f47f aec6 	bne.w	80062e8 <_strtod_l+0x88>
 800655c:	2b00      	cmp	r3, #0
 800655e:	f47f aee1 	bne.w	8006324 <_strtod_l+0xc4>
 8006562:	2a69      	cmp	r2, #105	; 0x69
 8006564:	d027      	beq.n	80065b6 <_strtod_l+0x356>
 8006566:	dc24      	bgt.n	80065b2 <_strtod_l+0x352>
 8006568:	2a49      	cmp	r2, #73	; 0x49
 800656a:	d024      	beq.n	80065b6 <_strtod_l+0x356>
 800656c:	2a4e      	cmp	r2, #78	; 0x4e
 800656e:	f47f aed9 	bne.w	8006324 <_strtod_l+0xc4>
 8006572:	499f      	ldr	r1, [pc, #636]	; (80067f0 <_strtod_l+0x590>)
 8006574:	a817      	add	r0, sp, #92	; 0x5c
 8006576:	f001 fe3d 	bl	80081f4 <__match>
 800657a:	2800      	cmp	r0, #0
 800657c:	f43f aed2 	beq.w	8006324 <_strtod_l+0xc4>
 8006580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	2b28      	cmp	r3, #40	; 0x28
 8006586:	d12d      	bne.n	80065e4 <_strtod_l+0x384>
 8006588:	499a      	ldr	r1, [pc, #616]	; (80067f4 <_strtod_l+0x594>)
 800658a:	aa1a      	add	r2, sp, #104	; 0x68
 800658c:	a817      	add	r0, sp, #92	; 0x5c
 800658e:	f001 fe45 	bl	800821c <__hexnan>
 8006592:	2805      	cmp	r0, #5
 8006594:	d126      	bne.n	80065e4 <_strtod_l+0x384>
 8006596:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006598:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800659c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80065a0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80065a4:	e6a0      	b.n	80062e8 <_strtod_l+0x88>
 80065a6:	210a      	movs	r1, #10
 80065a8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80065ac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80065b0:	e7b9      	b.n	8006526 <_strtod_l+0x2c6>
 80065b2:	2a6e      	cmp	r2, #110	; 0x6e
 80065b4:	e7db      	b.n	800656e <_strtod_l+0x30e>
 80065b6:	4990      	ldr	r1, [pc, #576]	; (80067f8 <_strtod_l+0x598>)
 80065b8:	a817      	add	r0, sp, #92	; 0x5c
 80065ba:	f001 fe1b 	bl	80081f4 <__match>
 80065be:	2800      	cmp	r0, #0
 80065c0:	f43f aeb0 	beq.w	8006324 <_strtod_l+0xc4>
 80065c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80065c6:	498d      	ldr	r1, [pc, #564]	; (80067fc <_strtod_l+0x59c>)
 80065c8:	3b01      	subs	r3, #1
 80065ca:	a817      	add	r0, sp, #92	; 0x5c
 80065cc:	9317      	str	r3, [sp, #92]	; 0x5c
 80065ce:	f001 fe11 	bl	80081f4 <__match>
 80065d2:	b910      	cbnz	r0, 80065da <_strtod_l+0x37a>
 80065d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80065d6:	3301      	adds	r3, #1
 80065d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80065da:	f8df b230 	ldr.w	fp, [pc, #560]	; 800680c <_strtod_l+0x5ac>
 80065de:	f04f 0a00 	mov.w	sl, #0
 80065e2:	e681      	b.n	80062e8 <_strtod_l+0x88>
 80065e4:	4886      	ldr	r0, [pc, #536]	; (8006800 <_strtod_l+0x5a0>)
 80065e6:	f002 fdf7 	bl	80091d8 <nan>
 80065ea:	ec5b ab10 	vmov	sl, fp, d0
 80065ee:	e67b      	b.n	80062e8 <_strtod_l+0x88>
 80065f0:	9b05      	ldr	r3, [sp, #20]
 80065f2:	9807      	ldr	r0, [sp, #28]
 80065f4:	1af3      	subs	r3, r6, r3
 80065f6:	2f00      	cmp	r7, #0
 80065f8:	bf08      	it	eq
 80065fa:	462f      	moveq	r7, r5
 80065fc:	2d10      	cmp	r5, #16
 80065fe:	9306      	str	r3, [sp, #24]
 8006600:	46a8      	mov	r8, r5
 8006602:	bfa8      	it	ge
 8006604:	f04f 0810 	movge.w	r8, #16
 8006608:	f7f9 ffa4 	bl	8000554 <__aeabi_ui2d>
 800660c:	2d09      	cmp	r5, #9
 800660e:	4682      	mov	sl, r0
 8006610:	468b      	mov	fp, r1
 8006612:	dd13      	ble.n	800663c <_strtod_l+0x3dc>
 8006614:	4b7b      	ldr	r3, [pc, #492]	; (8006804 <_strtod_l+0x5a4>)
 8006616:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800661a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800661e:	f7fa f813 	bl	8000648 <__aeabi_dmul>
 8006622:	4682      	mov	sl, r0
 8006624:	4648      	mov	r0, r9
 8006626:	468b      	mov	fp, r1
 8006628:	f7f9 ff94 	bl	8000554 <__aeabi_ui2d>
 800662c:	4602      	mov	r2, r0
 800662e:	460b      	mov	r3, r1
 8006630:	4650      	mov	r0, sl
 8006632:	4659      	mov	r1, fp
 8006634:	f7f9 fe52 	bl	80002dc <__adddf3>
 8006638:	4682      	mov	sl, r0
 800663a:	468b      	mov	fp, r1
 800663c:	2d0f      	cmp	r5, #15
 800663e:	dc38      	bgt.n	80066b2 <_strtod_l+0x452>
 8006640:	9b06      	ldr	r3, [sp, #24]
 8006642:	2b00      	cmp	r3, #0
 8006644:	f43f ae50 	beq.w	80062e8 <_strtod_l+0x88>
 8006648:	dd24      	ble.n	8006694 <_strtod_l+0x434>
 800664a:	2b16      	cmp	r3, #22
 800664c:	dc0b      	bgt.n	8006666 <_strtod_l+0x406>
 800664e:	496d      	ldr	r1, [pc, #436]	; (8006804 <_strtod_l+0x5a4>)
 8006650:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006654:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006658:	4652      	mov	r2, sl
 800665a:	465b      	mov	r3, fp
 800665c:	f7f9 fff4 	bl	8000648 <__aeabi_dmul>
 8006660:	4682      	mov	sl, r0
 8006662:	468b      	mov	fp, r1
 8006664:	e640      	b.n	80062e8 <_strtod_l+0x88>
 8006666:	9a06      	ldr	r2, [sp, #24]
 8006668:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800666c:	4293      	cmp	r3, r2
 800666e:	db20      	blt.n	80066b2 <_strtod_l+0x452>
 8006670:	4c64      	ldr	r4, [pc, #400]	; (8006804 <_strtod_l+0x5a4>)
 8006672:	f1c5 050f 	rsb	r5, r5, #15
 8006676:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800667a:	4652      	mov	r2, sl
 800667c:	465b      	mov	r3, fp
 800667e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006682:	f7f9 ffe1 	bl	8000648 <__aeabi_dmul>
 8006686:	9b06      	ldr	r3, [sp, #24]
 8006688:	1b5d      	subs	r5, r3, r5
 800668a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800668e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006692:	e7e3      	b.n	800665c <_strtod_l+0x3fc>
 8006694:	9b06      	ldr	r3, [sp, #24]
 8006696:	3316      	adds	r3, #22
 8006698:	db0b      	blt.n	80066b2 <_strtod_l+0x452>
 800669a:	9b05      	ldr	r3, [sp, #20]
 800669c:	1b9e      	subs	r6, r3, r6
 800669e:	4b59      	ldr	r3, [pc, #356]	; (8006804 <_strtod_l+0x5a4>)
 80066a0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80066a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066a8:	4650      	mov	r0, sl
 80066aa:	4659      	mov	r1, fp
 80066ac:	f7fa f8f6 	bl	800089c <__aeabi_ddiv>
 80066b0:	e7d6      	b.n	8006660 <_strtod_l+0x400>
 80066b2:	9b06      	ldr	r3, [sp, #24]
 80066b4:	eba5 0808 	sub.w	r8, r5, r8
 80066b8:	4498      	add	r8, r3
 80066ba:	f1b8 0f00 	cmp.w	r8, #0
 80066be:	dd74      	ble.n	80067aa <_strtod_l+0x54a>
 80066c0:	f018 030f 	ands.w	r3, r8, #15
 80066c4:	d00a      	beq.n	80066dc <_strtod_l+0x47c>
 80066c6:	494f      	ldr	r1, [pc, #316]	; (8006804 <_strtod_l+0x5a4>)
 80066c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80066cc:	4652      	mov	r2, sl
 80066ce:	465b      	mov	r3, fp
 80066d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066d4:	f7f9 ffb8 	bl	8000648 <__aeabi_dmul>
 80066d8:	4682      	mov	sl, r0
 80066da:	468b      	mov	fp, r1
 80066dc:	f038 080f 	bics.w	r8, r8, #15
 80066e0:	d04f      	beq.n	8006782 <_strtod_l+0x522>
 80066e2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80066e6:	dd22      	ble.n	800672e <_strtod_l+0x4ce>
 80066e8:	2500      	movs	r5, #0
 80066ea:	462e      	mov	r6, r5
 80066ec:	9507      	str	r5, [sp, #28]
 80066ee:	9505      	str	r5, [sp, #20]
 80066f0:	2322      	movs	r3, #34	; 0x22
 80066f2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800680c <_strtod_l+0x5ac>
 80066f6:	6023      	str	r3, [r4, #0]
 80066f8:	f04f 0a00 	mov.w	sl, #0
 80066fc:	9b07      	ldr	r3, [sp, #28]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f43f adf2 	beq.w	80062e8 <_strtod_l+0x88>
 8006704:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006706:	4620      	mov	r0, r4
 8006708:	f001 fe90 	bl	800842c <_Bfree>
 800670c:	9905      	ldr	r1, [sp, #20]
 800670e:	4620      	mov	r0, r4
 8006710:	f001 fe8c 	bl	800842c <_Bfree>
 8006714:	4631      	mov	r1, r6
 8006716:	4620      	mov	r0, r4
 8006718:	f001 fe88 	bl	800842c <_Bfree>
 800671c:	9907      	ldr	r1, [sp, #28]
 800671e:	4620      	mov	r0, r4
 8006720:	f001 fe84 	bl	800842c <_Bfree>
 8006724:	4629      	mov	r1, r5
 8006726:	4620      	mov	r0, r4
 8006728:	f001 fe80 	bl	800842c <_Bfree>
 800672c:	e5dc      	b.n	80062e8 <_strtod_l+0x88>
 800672e:	4b36      	ldr	r3, [pc, #216]	; (8006808 <_strtod_l+0x5a8>)
 8006730:	9304      	str	r3, [sp, #16]
 8006732:	2300      	movs	r3, #0
 8006734:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006738:	4650      	mov	r0, sl
 800673a:	4659      	mov	r1, fp
 800673c:	4699      	mov	r9, r3
 800673e:	f1b8 0f01 	cmp.w	r8, #1
 8006742:	dc21      	bgt.n	8006788 <_strtod_l+0x528>
 8006744:	b10b      	cbz	r3, 800674a <_strtod_l+0x4ea>
 8006746:	4682      	mov	sl, r0
 8006748:	468b      	mov	fp, r1
 800674a:	4b2f      	ldr	r3, [pc, #188]	; (8006808 <_strtod_l+0x5a8>)
 800674c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006750:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006754:	4652      	mov	r2, sl
 8006756:	465b      	mov	r3, fp
 8006758:	e9d9 0100 	ldrd	r0, r1, [r9]
 800675c:	f7f9 ff74 	bl	8000648 <__aeabi_dmul>
 8006760:	4b2a      	ldr	r3, [pc, #168]	; (800680c <_strtod_l+0x5ac>)
 8006762:	460a      	mov	r2, r1
 8006764:	400b      	ands	r3, r1
 8006766:	492a      	ldr	r1, [pc, #168]	; (8006810 <_strtod_l+0x5b0>)
 8006768:	428b      	cmp	r3, r1
 800676a:	4682      	mov	sl, r0
 800676c:	d8bc      	bhi.n	80066e8 <_strtod_l+0x488>
 800676e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006772:	428b      	cmp	r3, r1
 8006774:	bf86      	itte	hi
 8006776:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006814 <_strtod_l+0x5b4>
 800677a:	f04f 3aff 	movhi.w	sl, #4294967295
 800677e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006782:	2300      	movs	r3, #0
 8006784:	9304      	str	r3, [sp, #16]
 8006786:	e084      	b.n	8006892 <_strtod_l+0x632>
 8006788:	f018 0f01 	tst.w	r8, #1
 800678c:	d005      	beq.n	800679a <_strtod_l+0x53a>
 800678e:	9b04      	ldr	r3, [sp, #16]
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	f7f9 ff58 	bl	8000648 <__aeabi_dmul>
 8006798:	2301      	movs	r3, #1
 800679a:	9a04      	ldr	r2, [sp, #16]
 800679c:	3208      	adds	r2, #8
 800679e:	f109 0901 	add.w	r9, r9, #1
 80067a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80067a6:	9204      	str	r2, [sp, #16]
 80067a8:	e7c9      	b.n	800673e <_strtod_l+0x4de>
 80067aa:	d0ea      	beq.n	8006782 <_strtod_l+0x522>
 80067ac:	f1c8 0800 	rsb	r8, r8, #0
 80067b0:	f018 020f 	ands.w	r2, r8, #15
 80067b4:	d00a      	beq.n	80067cc <_strtod_l+0x56c>
 80067b6:	4b13      	ldr	r3, [pc, #76]	; (8006804 <_strtod_l+0x5a4>)
 80067b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067bc:	4650      	mov	r0, sl
 80067be:	4659      	mov	r1, fp
 80067c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c4:	f7fa f86a 	bl	800089c <__aeabi_ddiv>
 80067c8:	4682      	mov	sl, r0
 80067ca:	468b      	mov	fp, r1
 80067cc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80067d0:	d0d7      	beq.n	8006782 <_strtod_l+0x522>
 80067d2:	f1b8 0f1f 	cmp.w	r8, #31
 80067d6:	dd1f      	ble.n	8006818 <_strtod_l+0x5b8>
 80067d8:	2500      	movs	r5, #0
 80067da:	462e      	mov	r6, r5
 80067dc:	9507      	str	r5, [sp, #28]
 80067de:	9505      	str	r5, [sp, #20]
 80067e0:	2322      	movs	r3, #34	; 0x22
 80067e2:	f04f 0a00 	mov.w	sl, #0
 80067e6:	f04f 0b00 	mov.w	fp, #0
 80067ea:	6023      	str	r3, [r4, #0]
 80067ec:	e786      	b.n	80066fc <_strtod_l+0x49c>
 80067ee:	bf00      	nop
 80067f0:	0800b309 	.word	0x0800b309
 80067f4:	0800b34c 	.word	0x0800b34c
 80067f8:	0800b301 	.word	0x0800b301
 80067fc:	0800b48c 	.word	0x0800b48c
 8006800:	0800b738 	.word	0x0800b738
 8006804:	0800b618 	.word	0x0800b618
 8006808:	0800b5f0 	.word	0x0800b5f0
 800680c:	7ff00000 	.word	0x7ff00000
 8006810:	7ca00000 	.word	0x7ca00000
 8006814:	7fefffff 	.word	0x7fefffff
 8006818:	f018 0310 	ands.w	r3, r8, #16
 800681c:	bf18      	it	ne
 800681e:	236a      	movne	r3, #106	; 0x6a
 8006820:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006bd0 <_strtod_l+0x970>
 8006824:	9304      	str	r3, [sp, #16]
 8006826:	4650      	mov	r0, sl
 8006828:	4659      	mov	r1, fp
 800682a:	2300      	movs	r3, #0
 800682c:	f018 0f01 	tst.w	r8, #1
 8006830:	d004      	beq.n	800683c <_strtod_l+0x5dc>
 8006832:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006836:	f7f9 ff07 	bl	8000648 <__aeabi_dmul>
 800683a:	2301      	movs	r3, #1
 800683c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006840:	f109 0908 	add.w	r9, r9, #8
 8006844:	d1f2      	bne.n	800682c <_strtod_l+0x5cc>
 8006846:	b10b      	cbz	r3, 800684c <_strtod_l+0x5ec>
 8006848:	4682      	mov	sl, r0
 800684a:	468b      	mov	fp, r1
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	b1c3      	cbz	r3, 8006882 <_strtod_l+0x622>
 8006850:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006854:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006858:	2b00      	cmp	r3, #0
 800685a:	4659      	mov	r1, fp
 800685c:	dd11      	ble.n	8006882 <_strtod_l+0x622>
 800685e:	2b1f      	cmp	r3, #31
 8006860:	f340 8124 	ble.w	8006aac <_strtod_l+0x84c>
 8006864:	2b34      	cmp	r3, #52	; 0x34
 8006866:	bfde      	ittt	le
 8006868:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800686c:	f04f 33ff 	movle.w	r3, #4294967295
 8006870:	fa03 f202 	lslle.w	r2, r3, r2
 8006874:	f04f 0a00 	mov.w	sl, #0
 8006878:	bfcc      	ite	gt
 800687a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800687e:	ea02 0b01 	andle.w	fp, r2, r1
 8006882:	2200      	movs	r2, #0
 8006884:	2300      	movs	r3, #0
 8006886:	4650      	mov	r0, sl
 8006888:	4659      	mov	r1, fp
 800688a:	f7fa f945 	bl	8000b18 <__aeabi_dcmpeq>
 800688e:	2800      	cmp	r0, #0
 8006890:	d1a2      	bne.n	80067d8 <_strtod_l+0x578>
 8006892:	9b07      	ldr	r3, [sp, #28]
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	9908      	ldr	r1, [sp, #32]
 8006898:	462b      	mov	r3, r5
 800689a:	463a      	mov	r2, r7
 800689c:	4620      	mov	r0, r4
 800689e:	f001 fe2d 	bl	80084fc <__s2b>
 80068a2:	9007      	str	r0, [sp, #28]
 80068a4:	2800      	cmp	r0, #0
 80068a6:	f43f af1f 	beq.w	80066e8 <_strtod_l+0x488>
 80068aa:	9b05      	ldr	r3, [sp, #20]
 80068ac:	1b9e      	subs	r6, r3, r6
 80068ae:	9b06      	ldr	r3, [sp, #24]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	bfb4      	ite	lt
 80068b4:	4633      	movlt	r3, r6
 80068b6:	2300      	movge	r3, #0
 80068b8:	930c      	str	r3, [sp, #48]	; 0x30
 80068ba:	9b06      	ldr	r3, [sp, #24]
 80068bc:	2500      	movs	r5, #0
 80068be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80068c2:	9312      	str	r3, [sp, #72]	; 0x48
 80068c4:	462e      	mov	r6, r5
 80068c6:	9b07      	ldr	r3, [sp, #28]
 80068c8:	4620      	mov	r0, r4
 80068ca:	6859      	ldr	r1, [r3, #4]
 80068cc:	f001 fd6e 	bl	80083ac <_Balloc>
 80068d0:	9005      	str	r0, [sp, #20]
 80068d2:	2800      	cmp	r0, #0
 80068d4:	f43f af0c 	beq.w	80066f0 <_strtod_l+0x490>
 80068d8:	9b07      	ldr	r3, [sp, #28]
 80068da:	691a      	ldr	r2, [r3, #16]
 80068dc:	3202      	adds	r2, #2
 80068de:	f103 010c 	add.w	r1, r3, #12
 80068e2:	0092      	lsls	r2, r2, #2
 80068e4:	300c      	adds	r0, #12
 80068e6:	f001 fd53 	bl	8008390 <memcpy>
 80068ea:	ec4b ab10 	vmov	d0, sl, fp
 80068ee:	aa1a      	add	r2, sp, #104	; 0x68
 80068f0:	a919      	add	r1, sp, #100	; 0x64
 80068f2:	4620      	mov	r0, r4
 80068f4:	f002 f948 	bl	8008b88 <__d2b>
 80068f8:	ec4b ab18 	vmov	d8, sl, fp
 80068fc:	9018      	str	r0, [sp, #96]	; 0x60
 80068fe:	2800      	cmp	r0, #0
 8006900:	f43f aef6 	beq.w	80066f0 <_strtod_l+0x490>
 8006904:	2101      	movs	r1, #1
 8006906:	4620      	mov	r0, r4
 8006908:	f001 fe92 	bl	8008630 <__i2b>
 800690c:	4606      	mov	r6, r0
 800690e:	2800      	cmp	r0, #0
 8006910:	f43f aeee 	beq.w	80066f0 <_strtod_l+0x490>
 8006914:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006916:	9904      	ldr	r1, [sp, #16]
 8006918:	2b00      	cmp	r3, #0
 800691a:	bfab      	itete	ge
 800691c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800691e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006920:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006922:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006926:	bfac      	ite	ge
 8006928:	eb03 0902 	addge.w	r9, r3, r2
 800692c:	1ad7      	sublt	r7, r2, r3
 800692e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006930:	eba3 0801 	sub.w	r8, r3, r1
 8006934:	4490      	add	r8, r2
 8006936:	4ba1      	ldr	r3, [pc, #644]	; (8006bbc <_strtod_l+0x95c>)
 8006938:	f108 38ff 	add.w	r8, r8, #4294967295
 800693c:	4598      	cmp	r8, r3
 800693e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006942:	f280 80c7 	bge.w	8006ad4 <_strtod_l+0x874>
 8006946:	eba3 0308 	sub.w	r3, r3, r8
 800694a:	2b1f      	cmp	r3, #31
 800694c:	eba2 0203 	sub.w	r2, r2, r3
 8006950:	f04f 0101 	mov.w	r1, #1
 8006954:	f300 80b1 	bgt.w	8006aba <_strtod_l+0x85a>
 8006958:	fa01 f303 	lsl.w	r3, r1, r3
 800695c:	930d      	str	r3, [sp, #52]	; 0x34
 800695e:	2300      	movs	r3, #0
 8006960:	9308      	str	r3, [sp, #32]
 8006962:	eb09 0802 	add.w	r8, r9, r2
 8006966:	9b04      	ldr	r3, [sp, #16]
 8006968:	45c1      	cmp	r9, r8
 800696a:	4417      	add	r7, r2
 800696c:	441f      	add	r7, r3
 800696e:	464b      	mov	r3, r9
 8006970:	bfa8      	it	ge
 8006972:	4643      	movge	r3, r8
 8006974:	42bb      	cmp	r3, r7
 8006976:	bfa8      	it	ge
 8006978:	463b      	movge	r3, r7
 800697a:	2b00      	cmp	r3, #0
 800697c:	bfc2      	ittt	gt
 800697e:	eba8 0803 	subgt.w	r8, r8, r3
 8006982:	1aff      	subgt	r7, r7, r3
 8006984:	eba9 0903 	subgt.w	r9, r9, r3
 8006988:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800698a:	2b00      	cmp	r3, #0
 800698c:	dd17      	ble.n	80069be <_strtod_l+0x75e>
 800698e:	4631      	mov	r1, r6
 8006990:	461a      	mov	r2, r3
 8006992:	4620      	mov	r0, r4
 8006994:	f001 ff0c 	bl	80087b0 <__pow5mult>
 8006998:	4606      	mov	r6, r0
 800699a:	2800      	cmp	r0, #0
 800699c:	f43f aea8 	beq.w	80066f0 <_strtod_l+0x490>
 80069a0:	4601      	mov	r1, r0
 80069a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80069a4:	4620      	mov	r0, r4
 80069a6:	f001 fe59 	bl	800865c <__multiply>
 80069aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80069ac:	2800      	cmp	r0, #0
 80069ae:	f43f ae9f 	beq.w	80066f0 <_strtod_l+0x490>
 80069b2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80069b4:	4620      	mov	r0, r4
 80069b6:	f001 fd39 	bl	800842c <_Bfree>
 80069ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069bc:	9318      	str	r3, [sp, #96]	; 0x60
 80069be:	f1b8 0f00 	cmp.w	r8, #0
 80069c2:	f300 808c 	bgt.w	8006ade <_strtod_l+0x87e>
 80069c6:	9b06      	ldr	r3, [sp, #24]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	dd08      	ble.n	80069de <_strtod_l+0x77e>
 80069cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069ce:	9905      	ldr	r1, [sp, #20]
 80069d0:	4620      	mov	r0, r4
 80069d2:	f001 feed 	bl	80087b0 <__pow5mult>
 80069d6:	9005      	str	r0, [sp, #20]
 80069d8:	2800      	cmp	r0, #0
 80069da:	f43f ae89 	beq.w	80066f0 <_strtod_l+0x490>
 80069de:	2f00      	cmp	r7, #0
 80069e0:	dd08      	ble.n	80069f4 <_strtod_l+0x794>
 80069e2:	9905      	ldr	r1, [sp, #20]
 80069e4:	463a      	mov	r2, r7
 80069e6:	4620      	mov	r0, r4
 80069e8:	f001 ff3c 	bl	8008864 <__lshift>
 80069ec:	9005      	str	r0, [sp, #20]
 80069ee:	2800      	cmp	r0, #0
 80069f0:	f43f ae7e 	beq.w	80066f0 <_strtod_l+0x490>
 80069f4:	f1b9 0f00 	cmp.w	r9, #0
 80069f8:	dd08      	ble.n	8006a0c <_strtod_l+0x7ac>
 80069fa:	4631      	mov	r1, r6
 80069fc:	464a      	mov	r2, r9
 80069fe:	4620      	mov	r0, r4
 8006a00:	f001 ff30 	bl	8008864 <__lshift>
 8006a04:	4606      	mov	r6, r0
 8006a06:	2800      	cmp	r0, #0
 8006a08:	f43f ae72 	beq.w	80066f0 <_strtod_l+0x490>
 8006a0c:	9a05      	ldr	r2, [sp, #20]
 8006a0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a10:	4620      	mov	r0, r4
 8006a12:	f001 ffb3 	bl	800897c <__mdiff>
 8006a16:	4605      	mov	r5, r0
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	f43f ae69 	beq.w	80066f0 <_strtod_l+0x490>
 8006a1e:	68c3      	ldr	r3, [r0, #12]
 8006a20:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a22:	2300      	movs	r3, #0
 8006a24:	60c3      	str	r3, [r0, #12]
 8006a26:	4631      	mov	r1, r6
 8006a28:	f001 ff8c 	bl	8008944 <__mcmp>
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	da60      	bge.n	8006af2 <_strtod_l+0x892>
 8006a30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a32:	ea53 030a 	orrs.w	r3, r3, sl
 8006a36:	f040 8082 	bne.w	8006b3e <_strtod_l+0x8de>
 8006a3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d17d      	bne.n	8006b3e <_strtod_l+0x8de>
 8006a42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006a46:	0d1b      	lsrs	r3, r3, #20
 8006a48:	051b      	lsls	r3, r3, #20
 8006a4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006a4e:	d976      	bls.n	8006b3e <_strtod_l+0x8de>
 8006a50:	696b      	ldr	r3, [r5, #20]
 8006a52:	b913      	cbnz	r3, 8006a5a <_strtod_l+0x7fa>
 8006a54:	692b      	ldr	r3, [r5, #16]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	dd71      	ble.n	8006b3e <_strtod_l+0x8de>
 8006a5a:	4629      	mov	r1, r5
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f001 ff00 	bl	8008864 <__lshift>
 8006a64:	4631      	mov	r1, r6
 8006a66:	4605      	mov	r5, r0
 8006a68:	f001 ff6c 	bl	8008944 <__mcmp>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	dd66      	ble.n	8006b3e <_strtod_l+0x8de>
 8006a70:	9904      	ldr	r1, [sp, #16]
 8006a72:	4a53      	ldr	r2, [pc, #332]	; (8006bc0 <_strtod_l+0x960>)
 8006a74:	465b      	mov	r3, fp
 8006a76:	2900      	cmp	r1, #0
 8006a78:	f000 8081 	beq.w	8006b7e <_strtod_l+0x91e>
 8006a7c:	ea02 010b 	and.w	r1, r2, fp
 8006a80:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006a84:	dc7b      	bgt.n	8006b7e <_strtod_l+0x91e>
 8006a86:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006a8a:	f77f aea9 	ble.w	80067e0 <_strtod_l+0x580>
 8006a8e:	4b4d      	ldr	r3, [pc, #308]	; (8006bc4 <_strtod_l+0x964>)
 8006a90:	4650      	mov	r0, sl
 8006a92:	4659      	mov	r1, fp
 8006a94:	2200      	movs	r2, #0
 8006a96:	f7f9 fdd7 	bl	8000648 <__aeabi_dmul>
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4303      	orrs	r3, r0
 8006a9e:	bf08      	it	eq
 8006aa0:	2322      	moveq	r3, #34	; 0x22
 8006aa2:	4682      	mov	sl, r0
 8006aa4:	468b      	mov	fp, r1
 8006aa6:	bf08      	it	eq
 8006aa8:	6023      	streq	r3, [r4, #0]
 8006aaa:	e62b      	b.n	8006704 <_strtod_l+0x4a4>
 8006aac:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	ea03 0a0a 	and.w	sl, r3, sl
 8006ab8:	e6e3      	b.n	8006882 <_strtod_l+0x622>
 8006aba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006abe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006ac2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006ac6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006aca:	fa01 f308 	lsl.w	r3, r1, r8
 8006ace:	9308      	str	r3, [sp, #32]
 8006ad0:	910d      	str	r1, [sp, #52]	; 0x34
 8006ad2:	e746      	b.n	8006962 <_strtod_l+0x702>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	9308      	str	r3, [sp, #32]
 8006ad8:	2301      	movs	r3, #1
 8006ada:	930d      	str	r3, [sp, #52]	; 0x34
 8006adc:	e741      	b.n	8006962 <_strtod_l+0x702>
 8006ade:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	f001 febe 	bl	8008864 <__lshift>
 8006ae8:	9018      	str	r0, [sp, #96]	; 0x60
 8006aea:	2800      	cmp	r0, #0
 8006aec:	f47f af6b 	bne.w	80069c6 <_strtod_l+0x766>
 8006af0:	e5fe      	b.n	80066f0 <_strtod_l+0x490>
 8006af2:	465f      	mov	r7, fp
 8006af4:	d16e      	bne.n	8006bd4 <_strtod_l+0x974>
 8006af6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006af8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006afc:	b342      	cbz	r2, 8006b50 <_strtod_l+0x8f0>
 8006afe:	4a32      	ldr	r2, [pc, #200]	; (8006bc8 <_strtod_l+0x968>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d128      	bne.n	8006b56 <_strtod_l+0x8f6>
 8006b04:	9b04      	ldr	r3, [sp, #16]
 8006b06:	4651      	mov	r1, sl
 8006b08:	b1eb      	cbz	r3, 8006b46 <_strtod_l+0x8e6>
 8006b0a:	4b2d      	ldr	r3, [pc, #180]	; (8006bc0 <_strtod_l+0x960>)
 8006b0c:	403b      	ands	r3, r7
 8006b0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006b12:	f04f 32ff 	mov.w	r2, #4294967295
 8006b16:	d819      	bhi.n	8006b4c <_strtod_l+0x8ec>
 8006b18:	0d1b      	lsrs	r3, r3, #20
 8006b1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b22:	4299      	cmp	r1, r3
 8006b24:	d117      	bne.n	8006b56 <_strtod_l+0x8f6>
 8006b26:	4b29      	ldr	r3, [pc, #164]	; (8006bcc <_strtod_l+0x96c>)
 8006b28:	429f      	cmp	r7, r3
 8006b2a:	d102      	bne.n	8006b32 <_strtod_l+0x8d2>
 8006b2c:	3101      	adds	r1, #1
 8006b2e:	f43f addf 	beq.w	80066f0 <_strtod_l+0x490>
 8006b32:	4b23      	ldr	r3, [pc, #140]	; (8006bc0 <_strtod_l+0x960>)
 8006b34:	403b      	ands	r3, r7
 8006b36:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006b3a:	f04f 0a00 	mov.w	sl, #0
 8006b3e:	9b04      	ldr	r3, [sp, #16]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d1a4      	bne.n	8006a8e <_strtod_l+0x82e>
 8006b44:	e5de      	b.n	8006704 <_strtod_l+0x4a4>
 8006b46:	f04f 33ff 	mov.w	r3, #4294967295
 8006b4a:	e7ea      	b.n	8006b22 <_strtod_l+0x8c2>
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	e7e8      	b.n	8006b22 <_strtod_l+0x8c2>
 8006b50:	ea53 030a 	orrs.w	r3, r3, sl
 8006b54:	d08c      	beq.n	8006a70 <_strtod_l+0x810>
 8006b56:	9b08      	ldr	r3, [sp, #32]
 8006b58:	b1db      	cbz	r3, 8006b92 <_strtod_l+0x932>
 8006b5a:	423b      	tst	r3, r7
 8006b5c:	d0ef      	beq.n	8006b3e <_strtod_l+0x8de>
 8006b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b60:	9a04      	ldr	r2, [sp, #16]
 8006b62:	4650      	mov	r0, sl
 8006b64:	4659      	mov	r1, fp
 8006b66:	b1c3      	cbz	r3, 8006b9a <_strtod_l+0x93a>
 8006b68:	f7ff fb5e 	bl	8006228 <sulp>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	460b      	mov	r3, r1
 8006b70:	ec51 0b18 	vmov	r0, r1, d8
 8006b74:	f7f9 fbb2 	bl	80002dc <__adddf3>
 8006b78:	4682      	mov	sl, r0
 8006b7a:	468b      	mov	fp, r1
 8006b7c:	e7df      	b.n	8006b3e <_strtod_l+0x8de>
 8006b7e:	4013      	ands	r3, r2
 8006b80:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006b84:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006b88:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006b8c:	f04f 3aff 	mov.w	sl, #4294967295
 8006b90:	e7d5      	b.n	8006b3e <_strtod_l+0x8de>
 8006b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b94:	ea13 0f0a 	tst.w	r3, sl
 8006b98:	e7e0      	b.n	8006b5c <_strtod_l+0x8fc>
 8006b9a:	f7ff fb45 	bl	8006228 <sulp>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	ec51 0b18 	vmov	r0, r1, d8
 8006ba6:	f7f9 fb97 	bl	80002d8 <__aeabi_dsub>
 8006baa:	2200      	movs	r2, #0
 8006bac:	2300      	movs	r3, #0
 8006bae:	4682      	mov	sl, r0
 8006bb0:	468b      	mov	fp, r1
 8006bb2:	f7f9 ffb1 	bl	8000b18 <__aeabi_dcmpeq>
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	d0c1      	beq.n	8006b3e <_strtod_l+0x8de>
 8006bba:	e611      	b.n	80067e0 <_strtod_l+0x580>
 8006bbc:	fffffc02 	.word	0xfffffc02
 8006bc0:	7ff00000 	.word	0x7ff00000
 8006bc4:	39500000 	.word	0x39500000
 8006bc8:	000fffff 	.word	0x000fffff
 8006bcc:	7fefffff 	.word	0x7fefffff
 8006bd0:	0800b360 	.word	0x0800b360
 8006bd4:	4631      	mov	r1, r6
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	f002 f832 	bl	8008c40 <__ratio>
 8006bdc:	ec59 8b10 	vmov	r8, r9, d0
 8006be0:	ee10 0a10 	vmov	r0, s0
 8006be4:	2200      	movs	r2, #0
 8006be6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006bea:	4649      	mov	r1, r9
 8006bec:	f7f9 ffa8 	bl	8000b40 <__aeabi_dcmple>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	d07a      	beq.n	8006cea <_strtod_l+0xa8a>
 8006bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d04a      	beq.n	8006c90 <_strtod_l+0xa30>
 8006bfa:	4b95      	ldr	r3, [pc, #596]	; (8006e50 <_strtod_l+0xbf0>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c02:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006e50 <_strtod_l+0xbf0>
 8006c06:	f04f 0800 	mov.w	r8, #0
 8006c0a:	4b92      	ldr	r3, [pc, #584]	; (8006e54 <_strtod_l+0xbf4>)
 8006c0c:	403b      	ands	r3, r7
 8006c0e:	930d      	str	r3, [sp, #52]	; 0x34
 8006c10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c12:	4b91      	ldr	r3, [pc, #580]	; (8006e58 <_strtod_l+0xbf8>)
 8006c14:	429a      	cmp	r2, r3
 8006c16:	f040 80b0 	bne.w	8006d7a <_strtod_l+0xb1a>
 8006c1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c1e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006c22:	ec4b ab10 	vmov	d0, sl, fp
 8006c26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006c2a:	f001 ff31 	bl	8008a90 <__ulp>
 8006c2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c32:	ec53 2b10 	vmov	r2, r3, d0
 8006c36:	f7f9 fd07 	bl	8000648 <__aeabi_dmul>
 8006c3a:	4652      	mov	r2, sl
 8006c3c:	465b      	mov	r3, fp
 8006c3e:	f7f9 fb4d 	bl	80002dc <__adddf3>
 8006c42:	460b      	mov	r3, r1
 8006c44:	4983      	ldr	r1, [pc, #524]	; (8006e54 <_strtod_l+0xbf4>)
 8006c46:	4a85      	ldr	r2, [pc, #532]	; (8006e5c <_strtod_l+0xbfc>)
 8006c48:	4019      	ands	r1, r3
 8006c4a:	4291      	cmp	r1, r2
 8006c4c:	4682      	mov	sl, r0
 8006c4e:	d960      	bls.n	8006d12 <_strtod_l+0xab2>
 8006c50:	ee18 3a90 	vmov	r3, s17
 8006c54:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d104      	bne.n	8006c66 <_strtod_l+0xa06>
 8006c5c:	ee18 3a10 	vmov	r3, s16
 8006c60:	3301      	adds	r3, #1
 8006c62:	f43f ad45 	beq.w	80066f0 <_strtod_l+0x490>
 8006c66:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006e68 <_strtod_l+0xc08>
 8006c6a:	f04f 3aff 	mov.w	sl, #4294967295
 8006c6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006c70:	4620      	mov	r0, r4
 8006c72:	f001 fbdb 	bl	800842c <_Bfree>
 8006c76:	9905      	ldr	r1, [sp, #20]
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f001 fbd7 	bl	800842c <_Bfree>
 8006c7e:	4631      	mov	r1, r6
 8006c80:	4620      	mov	r0, r4
 8006c82:	f001 fbd3 	bl	800842c <_Bfree>
 8006c86:	4629      	mov	r1, r5
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f001 fbcf 	bl	800842c <_Bfree>
 8006c8e:	e61a      	b.n	80068c6 <_strtod_l+0x666>
 8006c90:	f1ba 0f00 	cmp.w	sl, #0
 8006c94:	d11b      	bne.n	8006cce <_strtod_l+0xa6e>
 8006c96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c9a:	b9f3      	cbnz	r3, 8006cda <_strtod_l+0xa7a>
 8006c9c:	4b6c      	ldr	r3, [pc, #432]	; (8006e50 <_strtod_l+0xbf0>)
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	f7f9 ff42 	bl	8000b2c <__aeabi_dcmplt>
 8006ca8:	b9d0      	cbnz	r0, 8006ce0 <_strtod_l+0xa80>
 8006caa:	4640      	mov	r0, r8
 8006cac:	4649      	mov	r1, r9
 8006cae:	4b6c      	ldr	r3, [pc, #432]	; (8006e60 <_strtod_l+0xc00>)
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f7f9 fcc9 	bl	8000648 <__aeabi_dmul>
 8006cb6:	4680      	mov	r8, r0
 8006cb8:	4689      	mov	r9, r1
 8006cba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006cbe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006cc2:	9315      	str	r3, [sp, #84]	; 0x54
 8006cc4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006cc8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006ccc:	e79d      	b.n	8006c0a <_strtod_l+0x9aa>
 8006cce:	f1ba 0f01 	cmp.w	sl, #1
 8006cd2:	d102      	bne.n	8006cda <_strtod_l+0xa7a>
 8006cd4:	2f00      	cmp	r7, #0
 8006cd6:	f43f ad83 	beq.w	80067e0 <_strtod_l+0x580>
 8006cda:	4b62      	ldr	r3, [pc, #392]	; (8006e64 <_strtod_l+0xc04>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	e78e      	b.n	8006bfe <_strtod_l+0x99e>
 8006ce0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006e60 <_strtod_l+0xc00>
 8006ce4:	f04f 0800 	mov.w	r8, #0
 8006ce8:	e7e7      	b.n	8006cba <_strtod_l+0xa5a>
 8006cea:	4b5d      	ldr	r3, [pc, #372]	; (8006e60 <_strtod_l+0xc00>)
 8006cec:	4640      	mov	r0, r8
 8006cee:	4649      	mov	r1, r9
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f7f9 fca9 	bl	8000648 <__aeabi_dmul>
 8006cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	4689      	mov	r9, r1
 8006cfc:	b933      	cbnz	r3, 8006d0c <_strtod_l+0xaac>
 8006cfe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d02:	900e      	str	r0, [sp, #56]	; 0x38
 8006d04:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006d0a:	e7dd      	b.n	8006cc8 <_strtod_l+0xa68>
 8006d0c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006d10:	e7f9      	b.n	8006d06 <_strtod_l+0xaa6>
 8006d12:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006d16:	9b04      	ldr	r3, [sp, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d1a8      	bne.n	8006c6e <_strtod_l+0xa0e>
 8006d1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006d20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d22:	0d1b      	lsrs	r3, r3, #20
 8006d24:	051b      	lsls	r3, r3, #20
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d1a1      	bne.n	8006c6e <_strtod_l+0xa0e>
 8006d2a:	4640      	mov	r0, r8
 8006d2c:	4649      	mov	r1, r9
 8006d2e:	f7f9 ffd3 	bl	8000cd8 <__aeabi_d2lz>
 8006d32:	f7f9 fc5b 	bl	80005ec <__aeabi_l2d>
 8006d36:	4602      	mov	r2, r0
 8006d38:	460b      	mov	r3, r1
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	f7f9 facb 	bl	80002d8 <__aeabi_dsub>
 8006d42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d48:	ea43 030a 	orr.w	r3, r3, sl
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	4680      	mov	r8, r0
 8006d50:	4689      	mov	r9, r1
 8006d52:	d055      	beq.n	8006e00 <_strtod_l+0xba0>
 8006d54:	a336      	add	r3, pc, #216	; (adr r3, 8006e30 <_strtod_l+0xbd0>)
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	f7f9 fee7 	bl	8000b2c <__aeabi_dcmplt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f47f acd0 	bne.w	8006704 <_strtod_l+0x4a4>
 8006d64:	a334      	add	r3, pc, #208	; (adr r3, 8006e38 <_strtod_l+0xbd8>)
 8006d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6a:	4640      	mov	r0, r8
 8006d6c:	4649      	mov	r1, r9
 8006d6e:	f7f9 fefb 	bl	8000b68 <__aeabi_dcmpgt>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	f43f af7b 	beq.w	8006c6e <_strtod_l+0xa0e>
 8006d78:	e4c4      	b.n	8006704 <_strtod_l+0x4a4>
 8006d7a:	9b04      	ldr	r3, [sp, #16]
 8006d7c:	b333      	cbz	r3, 8006dcc <_strtod_l+0xb6c>
 8006d7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d80:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d84:	d822      	bhi.n	8006dcc <_strtod_l+0xb6c>
 8006d86:	a32e      	add	r3, pc, #184	; (adr r3, 8006e40 <_strtod_l+0xbe0>)
 8006d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	4649      	mov	r1, r9
 8006d90:	f7f9 fed6 	bl	8000b40 <__aeabi_dcmple>
 8006d94:	b1a0      	cbz	r0, 8006dc0 <_strtod_l+0xb60>
 8006d96:	4649      	mov	r1, r9
 8006d98:	4640      	mov	r0, r8
 8006d9a:	f7f9 ff2d 	bl	8000bf8 <__aeabi_d2uiz>
 8006d9e:	2801      	cmp	r0, #1
 8006da0:	bf38      	it	cc
 8006da2:	2001      	movcc	r0, #1
 8006da4:	f7f9 fbd6 	bl	8000554 <__aeabi_ui2d>
 8006da8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006daa:	4680      	mov	r8, r0
 8006dac:	4689      	mov	r9, r1
 8006dae:	bb23      	cbnz	r3, 8006dfa <_strtod_l+0xb9a>
 8006db0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006db4:	9010      	str	r0, [sp, #64]	; 0x40
 8006db6:	9311      	str	r3, [sp, #68]	; 0x44
 8006db8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006dbc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006dc4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006dc8:	1a9b      	subs	r3, r3, r2
 8006dca:	9309      	str	r3, [sp, #36]	; 0x24
 8006dcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006dd0:	eeb0 0a48 	vmov.f32	s0, s16
 8006dd4:	eef0 0a68 	vmov.f32	s1, s17
 8006dd8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006ddc:	f001 fe58 	bl	8008a90 <__ulp>
 8006de0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006de4:	ec53 2b10 	vmov	r2, r3, d0
 8006de8:	f7f9 fc2e 	bl	8000648 <__aeabi_dmul>
 8006dec:	ec53 2b18 	vmov	r2, r3, d8
 8006df0:	f7f9 fa74 	bl	80002dc <__adddf3>
 8006df4:	4682      	mov	sl, r0
 8006df6:	468b      	mov	fp, r1
 8006df8:	e78d      	b.n	8006d16 <_strtod_l+0xab6>
 8006dfa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006dfe:	e7db      	b.n	8006db8 <_strtod_l+0xb58>
 8006e00:	a311      	add	r3, pc, #68	; (adr r3, 8006e48 <_strtod_l+0xbe8>)
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	f7f9 fe91 	bl	8000b2c <__aeabi_dcmplt>
 8006e0a:	e7b2      	b.n	8006d72 <_strtod_l+0xb12>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006e12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	f7ff ba6b 	b.w	80062f0 <_strtod_l+0x90>
 8006e1a:	2a65      	cmp	r2, #101	; 0x65
 8006e1c:	f43f ab5f 	beq.w	80064de <_strtod_l+0x27e>
 8006e20:	2a45      	cmp	r2, #69	; 0x45
 8006e22:	f43f ab5c 	beq.w	80064de <_strtod_l+0x27e>
 8006e26:	2301      	movs	r3, #1
 8006e28:	f7ff bb94 	b.w	8006554 <_strtod_l+0x2f4>
 8006e2c:	f3af 8000 	nop.w
 8006e30:	94a03595 	.word	0x94a03595
 8006e34:	3fdfffff 	.word	0x3fdfffff
 8006e38:	35afe535 	.word	0x35afe535
 8006e3c:	3fe00000 	.word	0x3fe00000
 8006e40:	ffc00000 	.word	0xffc00000
 8006e44:	41dfffff 	.word	0x41dfffff
 8006e48:	94a03595 	.word	0x94a03595
 8006e4c:	3fcfffff 	.word	0x3fcfffff
 8006e50:	3ff00000 	.word	0x3ff00000
 8006e54:	7ff00000 	.word	0x7ff00000
 8006e58:	7fe00000 	.word	0x7fe00000
 8006e5c:	7c9fffff 	.word	0x7c9fffff
 8006e60:	3fe00000 	.word	0x3fe00000
 8006e64:	bff00000 	.word	0xbff00000
 8006e68:	7fefffff 	.word	0x7fefffff

08006e6c <_strtod_r>:
 8006e6c:	4b01      	ldr	r3, [pc, #4]	; (8006e74 <_strtod_r+0x8>)
 8006e6e:	f7ff b9f7 	b.w	8006260 <_strtod_l>
 8006e72:	bf00      	nop
 8006e74:	20000084 	.word	0x20000084

08006e78 <_strtol_l.constprop.0>:
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e7e:	d001      	beq.n	8006e84 <_strtol_l.constprop.0+0xc>
 8006e80:	2b24      	cmp	r3, #36	; 0x24
 8006e82:	d906      	bls.n	8006e92 <_strtol_l.constprop.0+0x1a>
 8006e84:	f7fe fafe 	bl	8005484 <__errno>
 8006e88:	2316      	movs	r3, #22
 8006e8a:	6003      	str	r3, [r0, #0]
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e92:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006f78 <_strtol_l.constprop.0+0x100>
 8006e96:	460d      	mov	r5, r1
 8006e98:	462e      	mov	r6, r5
 8006e9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e9e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006ea2:	f017 0708 	ands.w	r7, r7, #8
 8006ea6:	d1f7      	bne.n	8006e98 <_strtol_l.constprop.0+0x20>
 8006ea8:	2c2d      	cmp	r4, #45	; 0x2d
 8006eaa:	d132      	bne.n	8006f12 <_strtol_l.constprop.0+0x9a>
 8006eac:	782c      	ldrb	r4, [r5, #0]
 8006eae:	2701      	movs	r7, #1
 8006eb0:	1cb5      	adds	r5, r6, #2
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d05b      	beq.n	8006f6e <_strtol_l.constprop.0+0xf6>
 8006eb6:	2b10      	cmp	r3, #16
 8006eb8:	d109      	bne.n	8006ece <_strtol_l.constprop.0+0x56>
 8006eba:	2c30      	cmp	r4, #48	; 0x30
 8006ebc:	d107      	bne.n	8006ece <_strtol_l.constprop.0+0x56>
 8006ebe:	782c      	ldrb	r4, [r5, #0]
 8006ec0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006ec4:	2c58      	cmp	r4, #88	; 0x58
 8006ec6:	d14d      	bne.n	8006f64 <_strtol_l.constprop.0+0xec>
 8006ec8:	786c      	ldrb	r4, [r5, #1]
 8006eca:	2310      	movs	r3, #16
 8006ecc:	3502      	adds	r5, #2
 8006ece:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006ed2:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ed6:	f04f 0c00 	mov.w	ip, #0
 8006eda:	fbb8 f9f3 	udiv	r9, r8, r3
 8006ede:	4666      	mov	r6, ip
 8006ee0:	fb03 8a19 	mls	sl, r3, r9, r8
 8006ee4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006ee8:	f1be 0f09 	cmp.w	lr, #9
 8006eec:	d816      	bhi.n	8006f1c <_strtol_l.constprop.0+0xa4>
 8006eee:	4674      	mov	r4, lr
 8006ef0:	42a3      	cmp	r3, r4
 8006ef2:	dd24      	ble.n	8006f3e <_strtol_l.constprop.0+0xc6>
 8006ef4:	f1bc 0f00 	cmp.w	ip, #0
 8006ef8:	db1e      	blt.n	8006f38 <_strtol_l.constprop.0+0xc0>
 8006efa:	45b1      	cmp	r9, r6
 8006efc:	d31c      	bcc.n	8006f38 <_strtol_l.constprop.0+0xc0>
 8006efe:	d101      	bne.n	8006f04 <_strtol_l.constprop.0+0x8c>
 8006f00:	45a2      	cmp	sl, r4
 8006f02:	db19      	blt.n	8006f38 <_strtol_l.constprop.0+0xc0>
 8006f04:	fb06 4603 	mla	r6, r6, r3, r4
 8006f08:	f04f 0c01 	mov.w	ip, #1
 8006f0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f10:	e7e8      	b.n	8006ee4 <_strtol_l.constprop.0+0x6c>
 8006f12:	2c2b      	cmp	r4, #43	; 0x2b
 8006f14:	bf04      	itt	eq
 8006f16:	782c      	ldrbeq	r4, [r5, #0]
 8006f18:	1cb5      	addeq	r5, r6, #2
 8006f1a:	e7ca      	b.n	8006eb2 <_strtol_l.constprop.0+0x3a>
 8006f1c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006f20:	f1be 0f19 	cmp.w	lr, #25
 8006f24:	d801      	bhi.n	8006f2a <_strtol_l.constprop.0+0xb2>
 8006f26:	3c37      	subs	r4, #55	; 0x37
 8006f28:	e7e2      	b.n	8006ef0 <_strtol_l.constprop.0+0x78>
 8006f2a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006f2e:	f1be 0f19 	cmp.w	lr, #25
 8006f32:	d804      	bhi.n	8006f3e <_strtol_l.constprop.0+0xc6>
 8006f34:	3c57      	subs	r4, #87	; 0x57
 8006f36:	e7db      	b.n	8006ef0 <_strtol_l.constprop.0+0x78>
 8006f38:	f04f 3cff 	mov.w	ip, #4294967295
 8006f3c:	e7e6      	b.n	8006f0c <_strtol_l.constprop.0+0x94>
 8006f3e:	f1bc 0f00 	cmp.w	ip, #0
 8006f42:	da05      	bge.n	8006f50 <_strtol_l.constprop.0+0xd8>
 8006f44:	2322      	movs	r3, #34	; 0x22
 8006f46:	6003      	str	r3, [r0, #0]
 8006f48:	4646      	mov	r6, r8
 8006f4a:	b942      	cbnz	r2, 8006f5e <_strtol_l.constprop.0+0xe6>
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	e79e      	b.n	8006e8e <_strtol_l.constprop.0+0x16>
 8006f50:	b107      	cbz	r7, 8006f54 <_strtol_l.constprop.0+0xdc>
 8006f52:	4276      	negs	r6, r6
 8006f54:	2a00      	cmp	r2, #0
 8006f56:	d0f9      	beq.n	8006f4c <_strtol_l.constprop.0+0xd4>
 8006f58:	f1bc 0f00 	cmp.w	ip, #0
 8006f5c:	d000      	beq.n	8006f60 <_strtol_l.constprop.0+0xe8>
 8006f5e:	1e69      	subs	r1, r5, #1
 8006f60:	6011      	str	r1, [r2, #0]
 8006f62:	e7f3      	b.n	8006f4c <_strtol_l.constprop.0+0xd4>
 8006f64:	2430      	movs	r4, #48	; 0x30
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d1b1      	bne.n	8006ece <_strtol_l.constprop.0+0x56>
 8006f6a:	2308      	movs	r3, #8
 8006f6c:	e7af      	b.n	8006ece <_strtol_l.constprop.0+0x56>
 8006f6e:	2c30      	cmp	r4, #48	; 0x30
 8006f70:	d0a5      	beq.n	8006ebe <_strtol_l.constprop.0+0x46>
 8006f72:	230a      	movs	r3, #10
 8006f74:	e7ab      	b.n	8006ece <_strtol_l.constprop.0+0x56>
 8006f76:	bf00      	nop
 8006f78:	0800b389 	.word	0x0800b389

08006f7c <_strtol_r>:
 8006f7c:	f7ff bf7c 	b.w	8006e78 <_strtol_l.constprop.0>

08006f80 <quorem>:
 8006f80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	6903      	ldr	r3, [r0, #16]
 8006f86:	690c      	ldr	r4, [r1, #16]
 8006f88:	42a3      	cmp	r3, r4
 8006f8a:	4607      	mov	r7, r0
 8006f8c:	f2c0 8081 	blt.w	8007092 <quorem+0x112>
 8006f90:	3c01      	subs	r4, #1
 8006f92:	f101 0814 	add.w	r8, r1, #20
 8006f96:	f100 0514 	add.w	r5, r0, #20
 8006f9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f9e:	9301      	str	r3, [sp, #4]
 8006fa0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fa4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	429a      	cmp	r2, r3
 8006fac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006fb0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fb8:	d331      	bcc.n	800701e <quorem+0x9e>
 8006fba:	f04f 0e00 	mov.w	lr, #0
 8006fbe:	4640      	mov	r0, r8
 8006fc0:	46ac      	mov	ip, r5
 8006fc2:	46f2      	mov	sl, lr
 8006fc4:	f850 2b04 	ldr.w	r2, [r0], #4
 8006fc8:	b293      	uxth	r3, r2
 8006fca:	fb06 e303 	mla	r3, r6, r3, lr
 8006fce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	ebaa 0303 	sub.w	r3, sl, r3
 8006fd8:	f8dc a000 	ldr.w	sl, [ip]
 8006fdc:	0c12      	lsrs	r2, r2, #16
 8006fde:	fa13 f38a 	uxtah	r3, r3, sl
 8006fe2:	fb06 e202 	mla	r2, r6, r2, lr
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	9b00      	ldr	r3, [sp, #0]
 8006fea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006fee:	b292      	uxth	r2, r2
 8006ff0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006ff4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ff8:	f8bd 3000 	ldrh.w	r3, [sp]
 8006ffc:	4581      	cmp	r9, r0
 8006ffe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007002:	f84c 3b04 	str.w	r3, [ip], #4
 8007006:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800700a:	d2db      	bcs.n	8006fc4 <quorem+0x44>
 800700c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007010:	b92b      	cbnz	r3, 800701e <quorem+0x9e>
 8007012:	9b01      	ldr	r3, [sp, #4]
 8007014:	3b04      	subs	r3, #4
 8007016:	429d      	cmp	r5, r3
 8007018:	461a      	mov	r2, r3
 800701a:	d32e      	bcc.n	800707a <quorem+0xfa>
 800701c:	613c      	str	r4, [r7, #16]
 800701e:	4638      	mov	r0, r7
 8007020:	f001 fc90 	bl	8008944 <__mcmp>
 8007024:	2800      	cmp	r0, #0
 8007026:	db24      	blt.n	8007072 <quorem+0xf2>
 8007028:	3601      	adds	r6, #1
 800702a:	4628      	mov	r0, r5
 800702c:	f04f 0c00 	mov.w	ip, #0
 8007030:	f858 2b04 	ldr.w	r2, [r8], #4
 8007034:	f8d0 e000 	ldr.w	lr, [r0]
 8007038:	b293      	uxth	r3, r2
 800703a:	ebac 0303 	sub.w	r3, ip, r3
 800703e:	0c12      	lsrs	r2, r2, #16
 8007040:	fa13 f38e 	uxtah	r3, r3, lr
 8007044:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007048:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800704c:	b29b      	uxth	r3, r3
 800704e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007052:	45c1      	cmp	r9, r8
 8007054:	f840 3b04 	str.w	r3, [r0], #4
 8007058:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800705c:	d2e8      	bcs.n	8007030 <quorem+0xb0>
 800705e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007062:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007066:	b922      	cbnz	r2, 8007072 <quorem+0xf2>
 8007068:	3b04      	subs	r3, #4
 800706a:	429d      	cmp	r5, r3
 800706c:	461a      	mov	r2, r3
 800706e:	d30a      	bcc.n	8007086 <quorem+0x106>
 8007070:	613c      	str	r4, [r7, #16]
 8007072:	4630      	mov	r0, r6
 8007074:	b003      	add	sp, #12
 8007076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800707a:	6812      	ldr	r2, [r2, #0]
 800707c:	3b04      	subs	r3, #4
 800707e:	2a00      	cmp	r2, #0
 8007080:	d1cc      	bne.n	800701c <quorem+0x9c>
 8007082:	3c01      	subs	r4, #1
 8007084:	e7c7      	b.n	8007016 <quorem+0x96>
 8007086:	6812      	ldr	r2, [r2, #0]
 8007088:	3b04      	subs	r3, #4
 800708a:	2a00      	cmp	r2, #0
 800708c:	d1f0      	bne.n	8007070 <quorem+0xf0>
 800708e:	3c01      	subs	r4, #1
 8007090:	e7eb      	b.n	800706a <quorem+0xea>
 8007092:	2000      	movs	r0, #0
 8007094:	e7ee      	b.n	8007074 <quorem+0xf4>
	...

08007098 <_dtoa_r>:
 8007098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709c:	ed2d 8b04 	vpush	{d8-d9}
 80070a0:	ec57 6b10 	vmov	r6, r7, d0
 80070a4:	b093      	sub	sp, #76	; 0x4c
 80070a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80070ac:	9106      	str	r1, [sp, #24]
 80070ae:	ee10 aa10 	vmov	sl, s0
 80070b2:	4604      	mov	r4, r0
 80070b4:	9209      	str	r2, [sp, #36]	; 0x24
 80070b6:	930c      	str	r3, [sp, #48]	; 0x30
 80070b8:	46bb      	mov	fp, r7
 80070ba:	b975      	cbnz	r5, 80070da <_dtoa_r+0x42>
 80070bc:	2010      	movs	r0, #16
 80070be:	f001 f94d 	bl	800835c <malloc>
 80070c2:	4602      	mov	r2, r0
 80070c4:	6260      	str	r0, [r4, #36]	; 0x24
 80070c6:	b920      	cbnz	r0, 80070d2 <_dtoa_r+0x3a>
 80070c8:	4ba7      	ldr	r3, [pc, #668]	; (8007368 <_dtoa_r+0x2d0>)
 80070ca:	21ea      	movs	r1, #234	; 0xea
 80070cc:	48a7      	ldr	r0, [pc, #668]	; (800736c <_dtoa_r+0x2d4>)
 80070ce:	f002 f8bd 	bl	800924c <__assert_func>
 80070d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80070d6:	6005      	str	r5, [r0, #0]
 80070d8:	60c5      	str	r5, [r0, #12]
 80070da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070dc:	6819      	ldr	r1, [r3, #0]
 80070de:	b151      	cbz	r1, 80070f6 <_dtoa_r+0x5e>
 80070e0:	685a      	ldr	r2, [r3, #4]
 80070e2:	604a      	str	r2, [r1, #4]
 80070e4:	2301      	movs	r3, #1
 80070e6:	4093      	lsls	r3, r2
 80070e8:	608b      	str	r3, [r1, #8]
 80070ea:	4620      	mov	r0, r4
 80070ec:	f001 f99e 	bl	800842c <_Bfree>
 80070f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	1e3b      	subs	r3, r7, #0
 80070f8:	bfaa      	itet	ge
 80070fa:	2300      	movge	r3, #0
 80070fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007100:	f8c8 3000 	strge.w	r3, [r8]
 8007104:	4b9a      	ldr	r3, [pc, #616]	; (8007370 <_dtoa_r+0x2d8>)
 8007106:	bfbc      	itt	lt
 8007108:	2201      	movlt	r2, #1
 800710a:	f8c8 2000 	strlt.w	r2, [r8]
 800710e:	ea33 030b 	bics.w	r3, r3, fp
 8007112:	d11b      	bne.n	800714c <_dtoa_r+0xb4>
 8007114:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007116:	f242 730f 	movw	r3, #9999	; 0x270f
 800711a:	6013      	str	r3, [r2, #0]
 800711c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007120:	4333      	orrs	r3, r6
 8007122:	f000 8592 	beq.w	8007c4a <_dtoa_r+0xbb2>
 8007126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007128:	b963      	cbnz	r3, 8007144 <_dtoa_r+0xac>
 800712a:	4b92      	ldr	r3, [pc, #584]	; (8007374 <_dtoa_r+0x2dc>)
 800712c:	e022      	b.n	8007174 <_dtoa_r+0xdc>
 800712e:	4b92      	ldr	r3, [pc, #584]	; (8007378 <_dtoa_r+0x2e0>)
 8007130:	9301      	str	r3, [sp, #4]
 8007132:	3308      	adds	r3, #8
 8007134:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007136:	6013      	str	r3, [r2, #0]
 8007138:	9801      	ldr	r0, [sp, #4]
 800713a:	b013      	add	sp, #76	; 0x4c
 800713c:	ecbd 8b04 	vpop	{d8-d9}
 8007140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007144:	4b8b      	ldr	r3, [pc, #556]	; (8007374 <_dtoa_r+0x2dc>)
 8007146:	9301      	str	r3, [sp, #4]
 8007148:	3303      	adds	r3, #3
 800714a:	e7f3      	b.n	8007134 <_dtoa_r+0x9c>
 800714c:	2200      	movs	r2, #0
 800714e:	2300      	movs	r3, #0
 8007150:	4650      	mov	r0, sl
 8007152:	4659      	mov	r1, fp
 8007154:	f7f9 fce0 	bl	8000b18 <__aeabi_dcmpeq>
 8007158:	ec4b ab19 	vmov	d9, sl, fp
 800715c:	4680      	mov	r8, r0
 800715e:	b158      	cbz	r0, 8007178 <_dtoa_r+0xe0>
 8007160:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007162:	2301      	movs	r3, #1
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 856b 	beq.w	8007c44 <_dtoa_r+0xbac>
 800716e:	4883      	ldr	r0, [pc, #524]	; (800737c <_dtoa_r+0x2e4>)
 8007170:	6018      	str	r0, [r3, #0]
 8007172:	1e43      	subs	r3, r0, #1
 8007174:	9301      	str	r3, [sp, #4]
 8007176:	e7df      	b.n	8007138 <_dtoa_r+0xa0>
 8007178:	ec4b ab10 	vmov	d0, sl, fp
 800717c:	aa10      	add	r2, sp, #64	; 0x40
 800717e:	a911      	add	r1, sp, #68	; 0x44
 8007180:	4620      	mov	r0, r4
 8007182:	f001 fd01 	bl	8008b88 <__d2b>
 8007186:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800718a:	ee08 0a10 	vmov	s16, r0
 800718e:	2d00      	cmp	r5, #0
 8007190:	f000 8084 	beq.w	800729c <_dtoa_r+0x204>
 8007194:	ee19 3a90 	vmov	r3, s19
 8007198:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800719c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80071a0:	4656      	mov	r6, sl
 80071a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80071a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80071ae:	4b74      	ldr	r3, [pc, #464]	; (8007380 <_dtoa_r+0x2e8>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	4630      	mov	r0, r6
 80071b4:	4639      	mov	r1, r7
 80071b6:	f7f9 f88f 	bl	80002d8 <__aeabi_dsub>
 80071ba:	a365      	add	r3, pc, #404	; (adr r3, 8007350 <_dtoa_r+0x2b8>)
 80071bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c0:	f7f9 fa42 	bl	8000648 <__aeabi_dmul>
 80071c4:	a364      	add	r3, pc, #400	; (adr r3, 8007358 <_dtoa_r+0x2c0>)
 80071c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ca:	f7f9 f887 	bl	80002dc <__adddf3>
 80071ce:	4606      	mov	r6, r0
 80071d0:	4628      	mov	r0, r5
 80071d2:	460f      	mov	r7, r1
 80071d4:	f7f9 f9ce 	bl	8000574 <__aeabi_i2d>
 80071d8:	a361      	add	r3, pc, #388	; (adr r3, 8007360 <_dtoa_r+0x2c8>)
 80071da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071de:	f7f9 fa33 	bl	8000648 <__aeabi_dmul>
 80071e2:	4602      	mov	r2, r0
 80071e4:	460b      	mov	r3, r1
 80071e6:	4630      	mov	r0, r6
 80071e8:	4639      	mov	r1, r7
 80071ea:	f7f9 f877 	bl	80002dc <__adddf3>
 80071ee:	4606      	mov	r6, r0
 80071f0:	460f      	mov	r7, r1
 80071f2:	f7f9 fcd9 	bl	8000ba8 <__aeabi_d2iz>
 80071f6:	2200      	movs	r2, #0
 80071f8:	9000      	str	r0, [sp, #0]
 80071fa:	2300      	movs	r3, #0
 80071fc:	4630      	mov	r0, r6
 80071fe:	4639      	mov	r1, r7
 8007200:	f7f9 fc94 	bl	8000b2c <__aeabi_dcmplt>
 8007204:	b150      	cbz	r0, 800721c <_dtoa_r+0x184>
 8007206:	9800      	ldr	r0, [sp, #0]
 8007208:	f7f9 f9b4 	bl	8000574 <__aeabi_i2d>
 800720c:	4632      	mov	r2, r6
 800720e:	463b      	mov	r3, r7
 8007210:	f7f9 fc82 	bl	8000b18 <__aeabi_dcmpeq>
 8007214:	b910      	cbnz	r0, 800721c <_dtoa_r+0x184>
 8007216:	9b00      	ldr	r3, [sp, #0]
 8007218:	3b01      	subs	r3, #1
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	9b00      	ldr	r3, [sp, #0]
 800721e:	2b16      	cmp	r3, #22
 8007220:	d85a      	bhi.n	80072d8 <_dtoa_r+0x240>
 8007222:	9a00      	ldr	r2, [sp, #0]
 8007224:	4b57      	ldr	r3, [pc, #348]	; (8007384 <_dtoa_r+0x2ec>)
 8007226:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800722a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722e:	ec51 0b19 	vmov	r0, r1, d9
 8007232:	f7f9 fc7b 	bl	8000b2c <__aeabi_dcmplt>
 8007236:	2800      	cmp	r0, #0
 8007238:	d050      	beq.n	80072dc <_dtoa_r+0x244>
 800723a:	9b00      	ldr	r3, [sp, #0]
 800723c:	3b01      	subs	r3, #1
 800723e:	9300      	str	r3, [sp, #0]
 8007240:	2300      	movs	r3, #0
 8007242:	930b      	str	r3, [sp, #44]	; 0x2c
 8007244:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007246:	1b5d      	subs	r5, r3, r5
 8007248:	1e6b      	subs	r3, r5, #1
 800724a:	9305      	str	r3, [sp, #20]
 800724c:	bf45      	ittet	mi
 800724e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007252:	9304      	strmi	r3, [sp, #16]
 8007254:	2300      	movpl	r3, #0
 8007256:	2300      	movmi	r3, #0
 8007258:	bf4c      	ite	mi
 800725a:	9305      	strmi	r3, [sp, #20]
 800725c:	9304      	strpl	r3, [sp, #16]
 800725e:	9b00      	ldr	r3, [sp, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	db3d      	blt.n	80072e0 <_dtoa_r+0x248>
 8007264:	9b05      	ldr	r3, [sp, #20]
 8007266:	9a00      	ldr	r2, [sp, #0]
 8007268:	920a      	str	r2, [sp, #40]	; 0x28
 800726a:	4413      	add	r3, r2
 800726c:	9305      	str	r3, [sp, #20]
 800726e:	2300      	movs	r3, #0
 8007270:	9307      	str	r3, [sp, #28]
 8007272:	9b06      	ldr	r3, [sp, #24]
 8007274:	2b09      	cmp	r3, #9
 8007276:	f200 8089 	bhi.w	800738c <_dtoa_r+0x2f4>
 800727a:	2b05      	cmp	r3, #5
 800727c:	bfc4      	itt	gt
 800727e:	3b04      	subgt	r3, #4
 8007280:	9306      	strgt	r3, [sp, #24]
 8007282:	9b06      	ldr	r3, [sp, #24]
 8007284:	f1a3 0302 	sub.w	r3, r3, #2
 8007288:	bfcc      	ite	gt
 800728a:	2500      	movgt	r5, #0
 800728c:	2501      	movle	r5, #1
 800728e:	2b03      	cmp	r3, #3
 8007290:	f200 8087 	bhi.w	80073a2 <_dtoa_r+0x30a>
 8007294:	e8df f003 	tbb	[pc, r3]
 8007298:	59383a2d 	.word	0x59383a2d
 800729c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80072a0:	441d      	add	r5, r3
 80072a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80072a6:	2b20      	cmp	r3, #32
 80072a8:	bfc1      	itttt	gt
 80072aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80072ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80072b2:	fa0b f303 	lslgt.w	r3, fp, r3
 80072b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80072ba:	bfda      	itte	le
 80072bc:	f1c3 0320 	rsble	r3, r3, #32
 80072c0:	fa06 f003 	lslle.w	r0, r6, r3
 80072c4:	4318      	orrgt	r0, r3
 80072c6:	f7f9 f945 	bl	8000554 <__aeabi_ui2d>
 80072ca:	2301      	movs	r3, #1
 80072cc:	4606      	mov	r6, r0
 80072ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80072d2:	3d01      	subs	r5, #1
 80072d4:	930e      	str	r3, [sp, #56]	; 0x38
 80072d6:	e76a      	b.n	80071ae <_dtoa_r+0x116>
 80072d8:	2301      	movs	r3, #1
 80072da:	e7b2      	b.n	8007242 <_dtoa_r+0x1aa>
 80072dc:	900b      	str	r0, [sp, #44]	; 0x2c
 80072de:	e7b1      	b.n	8007244 <_dtoa_r+0x1ac>
 80072e0:	9b04      	ldr	r3, [sp, #16]
 80072e2:	9a00      	ldr	r2, [sp, #0]
 80072e4:	1a9b      	subs	r3, r3, r2
 80072e6:	9304      	str	r3, [sp, #16]
 80072e8:	4253      	negs	r3, r2
 80072ea:	9307      	str	r3, [sp, #28]
 80072ec:	2300      	movs	r3, #0
 80072ee:	930a      	str	r3, [sp, #40]	; 0x28
 80072f0:	e7bf      	b.n	8007272 <_dtoa_r+0x1da>
 80072f2:	2300      	movs	r3, #0
 80072f4:	9308      	str	r3, [sp, #32]
 80072f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	dc55      	bgt.n	80073a8 <_dtoa_r+0x310>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007302:	461a      	mov	r2, r3
 8007304:	9209      	str	r2, [sp, #36]	; 0x24
 8007306:	e00c      	b.n	8007322 <_dtoa_r+0x28a>
 8007308:	2301      	movs	r3, #1
 800730a:	e7f3      	b.n	80072f4 <_dtoa_r+0x25c>
 800730c:	2300      	movs	r3, #0
 800730e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007310:	9308      	str	r3, [sp, #32]
 8007312:	9b00      	ldr	r3, [sp, #0]
 8007314:	4413      	add	r3, r2
 8007316:	9302      	str	r3, [sp, #8]
 8007318:	3301      	adds	r3, #1
 800731a:	2b01      	cmp	r3, #1
 800731c:	9303      	str	r3, [sp, #12]
 800731e:	bfb8      	it	lt
 8007320:	2301      	movlt	r3, #1
 8007322:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007324:	2200      	movs	r2, #0
 8007326:	6042      	str	r2, [r0, #4]
 8007328:	2204      	movs	r2, #4
 800732a:	f102 0614 	add.w	r6, r2, #20
 800732e:	429e      	cmp	r6, r3
 8007330:	6841      	ldr	r1, [r0, #4]
 8007332:	d93d      	bls.n	80073b0 <_dtoa_r+0x318>
 8007334:	4620      	mov	r0, r4
 8007336:	f001 f839 	bl	80083ac <_Balloc>
 800733a:	9001      	str	r0, [sp, #4]
 800733c:	2800      	cmp	r0, #0
 800733e:	d13b      	bne.n	80073b8 <_dtoa_r+0x320>
 8007340:	4b11      	ldr	r3, [pc, #68]	; (8007388 <_dtoa_r+0x2f0>)
 8007342:	4602      	mov	r2, r0
 8007344:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007348:	e6c0      	b.n	80070cc <_dtoa_r+0x34>
 800734a:	2301      	movs	r3, #1
 800734c:	e7df      	b.n	800730e <_dtoa_r+0x276>
 800734e:	bf00      	nop
 8007350:	636f4361 	.word	0x636f4361
 8007354:	3fd287a7 	.word	0x3fd287a7
 8007358:	8b60c8b3 	.word	0x8b60c8b3
 800735c:	3fc68a28 	.word	0x3fc68a28
 8007360:	509f79fb 	.word	0x509f79fb
 8007364:	3fd34413 	.word	0x3fd34413
 8007368:	0800b496 	.word	0x0800b496
 800736c:	0800b4ad 	.word	0x0800b4ad
 8007370:	7ff00000 	.word	0x7ff00000
 8007374:	0800b492 	.word	0x0800b492
 8007378:	0800b489 	.word	0x0800b489
 800737c:	0800b30d 	.word	0x0800b30d
 8007380:	3ff80000 	.word	0x3ff80000
 8007384:	0800b618 	.word	0x0800b618
 8007388:	0800b508 	.word	0x0800b508
 800738c:	2501      	movs	r5, #1
 800738e:	2300      	movs	r3, #0
 8007390:	9306      	str	r3, [sp, #24]
 8007392:	9508      	str	r5, [sp, #32]
 8007394:	f04f 33ff 	mov.w	r3, #4294967295
 8007398:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800739c:	2200      	movs	r2, #0
 800739e:	2312      	movs	r3, #18
 80073a0:	e7b0      	b.n	8007304 <_dtoa_r+0x26c>
 80073a2:	2301      	movs	r3, #1
 80073a4:	9308      	str	r3, [sp, #32]
 80073a6:	e7f5      	b.n	8007394 <_dtoa_r+0x2fc>
 80073a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80073ae:	e7b8      	b.n	8007322 <_dtoa_r+0x28a>
 80073b0:	3101      	adds	r1, #1
 80073b2:	6041      	str	r1, [r0, #4]
 80073b4:	0052      	lsls	r2, r2, #1
 80073b6:	e7b8      	b.n	800732a <_dtoa_r+0x292>
 80073b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ba:	9a01      	ldr	r2, [sp, #4]
 80073bc:	601a      	str	r2, [r3, #0]
 80073be:	9b03      	ldr	r3, [sp, #12]
 80073c0:	2b0e      	cmp	r3, #14
 80073c2:	f200 809d 	bhi.w	8007500 <_dtoa_r+0x468>
 80073c6:	2d00      	cmp	r5, #0
 80073c8:	f000 809a 	beq.w	8007500 <_dtoa_r+0x468>
 80073cc:	9b00      	ldr	r3, [sp, #0]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	dd32      	ble.n	8007438 <_dtoa_r+0x3a0>
 80073d2:	4ab7      	ldr	r2, [pc, #732]	; (80076b0 <_dtoa_r+0x618>)
 80073d4:	f003 030f 	and.w	r3, r3, #15
 80073d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80073dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073e0:	9b00      	ldr	r3, [sp, #0]
 80073e2:	05d8      	lsls	r0, r3, #23
 80073e4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80073e8:	d516      	bpl.n	8007418 <_dtoa_r+0x380>
 80073ea:	4bb2      	ldr	r3, [pc, #712]	; (80076b4 <_dtoa_r+0x61c>)
 80073ec:	ec51 0b19 	vmov	r0, r1, d9
 80073f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073f4:	f7f9 fa52 	bl	800089c <__aeabi_ddiv>
 80073f8:	f007 070f 	and.w	r7, r7, #15
 80073fc:	4682      	mov	sl, r0
 80073fe:	468b      	mov	fp, r1
 8007400:	2503      	movs	r5, #3
 8007402:	4eac      	ldr	r6, [pc, #688]	; (80076b4 <_dtoa_r+0x61c>)
 8007404:	b957      	cbnz	r7, 800741c <_dtoa_r+0x384>
 8007406:	4642      	mov	r2, r8
 8007408:	464b      	mov	r3, r9
 800740a:	4650      	mov	r0, sl
 800740c:	4659      	mov	r1, fp
 800740e:	f7f9 fa45 	bl	800089c <__aeabi_ddiv>
 8007412:	4682      	mov	sl, r0
 8007414:	468b      	mov	fp, r1
 8007416:	e028      	b.n	800746a <_dtoa_r+0x3d2>
 8007418:	2502      	movs	r5, #2
 800741a:	e7f2      	b.n	8007402 <_dtoa_r+0x36a>
 800741c:	07f9      	lsls	r1, r7, #31
 800741e:	d508      	bpl.n	8007432 <_dtoa_r+0x39a>
 8007420:	4640      	mov	r0, r8
 8007422:	4649      	mov	r1, r9
 8007424:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007428:	f7f9 f90e 	bl	8000648 <__aeabi_dmul>
 800742c:	3501      	adds	r5, #1
 800742e:	4680      	mov	r8, r0
 8007430:	4689      	mov	r9, r1
 8007432:	107f      	asrs	r7, r7, #1
 8007434:	3608      	adds	r6, #8
 8007436:	e7e5      	b.n	8007404 <_dtoa_r+0x36c>
 8007438:	f000 809b 	beq.w	8007572 <_dtoa_r+0x4da>
 800743c:	9b00      	ldr	r3, [sp, #0]
 800743e:	4f9d      	ldr	r7, [pc, #628]	; (80076b4 <_dtoa_r+0x61c>)
 8007440:	425e      	negs	r6, r3
 8007442:	4b9b      	ldr	r3, [pc, #620]	; (80076b0 <_dtoa_r+0x618>)
 8007444:	f006 020f 	and.w	r2, r6, #15
 8007448:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800744c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007450:	ec51 0b19 	vmov	r0, r1, d9
 8007454:	f7f9 f8f8 	bl	8000648 <__aeabi_dmul>
 8007458:	1136      	asrs	r6, r6, #4
 800745a:	4682      	mov	sl, r0
 800745c:	468b      	mov	fp, r1
 800745e:	2300      	movs	r3, #0
 8007460:	2502      	movs	r5, #2
 8007462:	2e00      	cmp	r6, #0
 8007464:	d17a      	bne.n	800755c <_dtoa_r+0x4c4>
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1d3      	bne.n	8007412 <_dtoa_r+0x37a>
 800746a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 8082 	beq.w	8007576 <_dtoa_r+0x4de>
 8007472:	4b91      	ldr	r3, [pc, #580]	; (80076b8 <_dtoa_r+0x620>)
 8007474:	2200      	movs	r2, #0
 8007476:	4650      	mov	r0, sl
 8007478:	4659      	mov	r1, fp
 800747a:	f7f9 fb57 	bl	8000b2c <__aeabi_dcmplt>
 800747e:	2800      	cmp	r0, #0
 8007480:	d079      	beq.n	8007576 <_dtoa_r+0x4de>
 8007482:	9b03      	ldr	r3, [sp, #12]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d076      	beq.n	8007576 <_dtoa_r+0x4de>
 8007488:	9b02      	ldr	r3, [sp, #8]
 800748a:	2b00      	cmp	r3, #0
 800748c:	dd36      	ble.n	80074fc <_dtoa_r+0x464>
 800748e:	9b00      	ldr	r3, [sp, #0]
 8007490:	4650      	mov	r0, sl
 8007492:	4659      	mov	r1, fp
 8007494:	1e5f      	subs	r7, r3, #1
 8007496:	2200      	movs	r2, #0
 8007498:	4b88      	ldr	r3, [pc, #544]	; (80076bc <_dtoa_r+0x624>)
 800749a:	f7f9 f8d5 	bl	8000648 <__aeabi_dmul>
 800749e:	9e02      	ldr	r6, [sp, #8]
 80074a0:	4682      	mov	sl, r0
 80074a2:	468b      	mov	fp, r1
 80074a4:	3501      	adds	r5, #1
 80074a6:	4628      	mov	r0, r5
 80074a8:	f7f9 f864 	bl	8000574 <__aeabi_i2d>
 80074ac:	4652      	mov	r2, sl
 80074ae:	465b      	mov	r3, fp
 80074b0:	f7f9 f8ca 	bl	8000648 <__aeabi_dmul>
 80074b4:	4b82      	ldr	r3, [pc, #520]	; (80076c0 <_dtoa_r+0x628>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	f7f8 ff10 	bl	80002dc <__adddf3>
 80074bc:	46d0      	mov	r8, sl
 80074be:	46d9      	mov	r9, fp
 80074c0:	4682      	mov	sl, r0
 80074c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80074c6:	2e00      	cmp	r6, #0
 80074c8:	d158      	bne.n	800757c <_dtoa_r+0x4e4>
 80074ca:	4b7e      	ldr	r3, [pc, #504]	; (80076c4 <_dtoa_r+0x62c>)
 80074cc:	2200      	movs	r2, #0
 80074ce:	4640      	mov	r0, r8
 80074d0:	4649      	mov	r1, r9
 80074d2:	f7f8 ff01 	bl	80002d8 <__aeabi_dsub>
 80074d6:	4652      	mov	r2, sl
 80074d8:	465b      	mov	r3, fp
 80074da:	4680      	mov	r8, r0
 80074dc:	4689      	mov	r9, r1
 80074de:	f7f9 fb43 	bl	8000b68 <__aeabi_dcmpgt>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	f040 8295 	bne.w	8007a12 <_dtoa_r+0x97a>
 80074e8:	4652      	mov	r2, sl
 80074ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80074ee:	4640      	mov	r0, r8
 80074f0:	4649      	mov	r1, r9
 80074f2:	f7f9 fb1b 	bl	8000b2c <__aeabi_dcmplt>
 80074f6:	2800      	cmp	r0, #0
 80074f8:	f040 8289 	bne.w	8007a0e <_dtoa_r+0x976>
 80074fc:	ec5b ab19 	vmov	sl, fp, d9
 8007500:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007502:	2b00      	cmp	r3, #0
 8007504:	f2c0 8148 	blt.w	8007798 <_dtoa_r+0x700>
 8007508:	9a00      	ldr	r2, [sp, #0]
 800750a:	2a0e      	cmp	r2, #14
 800750c:	f300 8144 	bgt.w	8007798 <_dtoa_r+0x700>
 8007510:	4b67      	ldr	r3, [pc, #412]	; (80076b0 <_dtoa_r+0x618>)
 8007512:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007516:	e9d3 8900 	ldrd	r8, r9, [r3]
 800751a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751c:	2b00      	cmp	r3, #0
 800751e:	f280 80d5 	bge.w	80076cc <_dtoa_r+0x634>
 8007522:	9b03      	ldr	r3, [sp, #12]
 8007524:	2b00      	cmp	r3, #0
 8007526:	f300 80d1 	bgt.w	80076cc <_dtoa_r+0x634>
 800752a:	f040 826f 	bne.w	8007a0c <_dtoa_r+0x974>
 800752e:	4b65      	ldr	r3, [pc, #404]	; (80076c4 <_dtoa_r+0x62c>)
 8007530:	2200      	movs	r2, #0
 8007532:	4640      	mov	r0, r8
 8007534:	4649      	mov	r1, r9
 8007536:	f7f9 f887 	bl	8000648 <__aeabi_dmul>
 800753a:	4652      	mov	r2, sl
 800753c:	465b      	mov	r3, fp
 800753e:	f7f9 fb09 	bl	8000b54 <__aeabi_dcmpge>
 8007542:	9e03      	ldr	r6, [sp, #12]
 8007544:	4637      	mov	r7, r6
 8007546:	2800      	cmp	r0, #0
 8007548:	f040 8245 	bne.w	80079d6 <_dtoa_r+0x93e>
 800754c:	9d01      	ldr	r5, [sp, #4]
 800754e:	2331      	movs	r3, #49	; 0x31
 8007550:	f805 3b01 	strb.w	r3, [r5], #1
 8007554:	9b00      	ldr	r3, [sp, #0]
 8007556:	3301      	adds	r3, #1
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	e240      	b.n	80079de <_dtoa_r+0x946>
 800755c:	07f2      	lsls	r2, r6, #31
 800755e:	d505      	bpl.n	800756c <_dtoa_r+0x4d4>
 8007560:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007564:	f7f9 f870 	bl	8000648 <__aeabi_dmul>
 8007568:	3501      	adds	r5, #1
 800756a:	2301      	movs	r3, #1
 800756c:	1076      	asrs	r6, r6, #1
 800756e:	3708      	adds	r7, #8
 8007570:	e777      	b.n	8007462 <_dtoa_r+0x3ca>
 8007572:	2502      	movs	r5, #2
 8007574:	e779      	b.n	800746a <_dtoa_r+0x3d2>
 8007576:	9f00      	ldr	r7, [sp, #0]
 8007578:	9e03      	ldr	r6, [sp, #12]
 800757a:	e794      	b.n	80074a6 <_dtoa_r+0x40e>
 800757c:	9901      	ldr	r1, [sp, #4]
 800757e:	4b4c      	ldr	r3, [pc, #304]	; (80076b0 <_dtoa_r+0x618>)
 8007580:	4431      	add	r1, r6
 8007582:	910d      	str	r1, [sp, #52]	; 0x34
 8007584:	9908      	ldr	r1, [sp, #32]
 8007586:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800758a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800758e:	2900      	cmp	r1, #0
 8007590:	d043      	beq.n	800761a <_dtoa_r+0x582>
 8007592:	494d      	ldr	r1, [pc, #308]	; (80076c8 <_dtoa_r+0x630>)
 8007594:	2000      	movs	r0, #0
 8007596:	f7f9 f981 	bl	800089c <__aeabi_ddiv>
 800759a:	4652      	mov	r2, sl
 800759c:	465b      	mov	r3, fp
 800759e:	f7f8 fe9b 	bl	80002d8 <__aeabi_dsub>
 80075a2:	9d01      	ldr	r5, [sp, #4]
 80075a4:	4682      	mov	sl, r0
 80075a6:	468b      	mov	fp, r1
 80075a8:	4649      	mov	r1, r9
 80075aa:	4640      	mov	r0, r8
 80075ac:	f7f9 fafc 	bl	8000ba8 <__aeabi_d2iz>
 80075b0:	4606      	mov	r6, r0
 80075b2:	f7f8 ffdf 	bl	8000574 <__aeabi_i2d>
 80075b6:	4602      	mov	r2, r0
 80075b8:	460b      	mov	r3, r1
 80075ba:	4640      	mov	r0, r8
 80075bc:	4649      	mov	r1, r9
 80075be:	f7f8 fe8b 	bl	80002d8 <__aeabi_dsub>
 80075c2:	3630      	adds	r6, #48	; 0x30
 80075c4:	f805 6b01 	strb.w	r6, [r5], #1
 80075c8:	4652      	mov	r2, sl
 80075ca:	465b      	mov	r3, fp
 80075cc:	4680      	mov	r8, r0
 80075ce:	4689      	mov	r9, r1
 80075d0:	f7f9 faac 	bl	8000b2c <__aeabi_dcmplt>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	d163      	bne.n	80076a0 <_dtoa_r+0x608>
 80075d8:	4642      	mov	r2, r8
 80075da:	464b      	mov	r3, r9
 80075dc:	4936      	ldr	r1, [pc, #216]	; (80076b8 <_dtoa_r+0x620>)
 80075de:	2000      	movs	r0, #0
 80075e0:	f7f8 fe7a 	bl	80002d8 <__aeabi_dsub>
 80075e4:	4652      	mov	r2, sl
 80075e6:	465b      	mov	r3, fp
 80075e8:	f7f9 faa0 	bl	8000b2c <__aeabi_dcmplt>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f040 80b5 	bne.w	800775c <_dtoa_r+0x6c4>
 80075f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075f4:	429d      	cmp	r5, r3
 80075f6:	d081      	beq.n	80074fc <_dtoa_r+0x464>
 80075f8:	4b30      	ldr	r3, [pc, #192]	; (80076bc <_dtoa_r+0x624>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	4650      	mov	r0, sl
 80075fe:	4659      	mov	r1, fp
 8007600:	f7f9 f822 	bl	8000648 <__aeabi_dmul>
 8007604:	4b2d      	ldr	r3, [pc, #180]	; (80076bc <_dtoa_r+0x624>)
 8007606:	4682      	mov	sl, r0
 8007608:	468b      	mov	fp, r1
 800760a:	4640      	mov	r0, r8
 800760c:	4649      	mov	r1, r9
 800760e:	2200      	movs	r2, #0
 8007610:	f7f9 f81a 	bl	8000648 <__aeabi_dmul>
 8007614:	4680      	mov	r8, r0
 8007616:	4689      	mov	r9, r1
 8007618:	e7c6      	b.n	80075a8 <_dtoa_r+0x510>
 800761a:	4650      	mov	r0, sl
 800761c:	4659      	mov	r1, fp
 800761e:	f7f9 f813 	bl	8000648 <__aeabi_dmul>
 8007622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007624:	9d01      	ldr	r5, [sp, #4]
 8007626:	930f      	str	r3, [sp, #60]	; 0x3c
 8007628:	4682      	mov	sl, r0
 800762a:	468b      	mov	fp, r1
 800762c:	4649      	mov	r1, r9
 800762e:	4640      	mov	r0, r8
 8007630:	f7f9 faba 	bl	8000ba8 <__aeabi_d2iz>
 8007634:	4606      	mov	r6, r0
 8007636:	f7f8 ff9d 	bl	8000574 <__aeabi_i2d>
 800763a:	3630      	adds	r6, #48	; 0x30
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4640      	mov	r0, r8
 8007642:	4649      	mov	r1, r9
 8007644:	f7f8 fe48 	bl	80002d8 <__aeabi_dsub>
 8007648:	f805 6b01 	strb.w	r6, [r5], #1
 800764c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800764e:	429d      	cmp	r5, r3
 8007650:	4680      	mov	r8, r0
 8007652:	4689      	mov	r9, r1
 8007654:	f04f 0200 	mov.w	r2, #0
 8007658:	d124      	bne.n	80076a4 <_dtoa_r+0x60c>
 800765a:	4b1b      	ldr	r3, [pc, #108]	; (80076c8 <_dtoa_r+0x630>)
 800765c:	4650      	mov	r0, sl
 800765e:	4659      	mov	r1, fp
 8007660:	f7f8 fe3c 	bl	80002dc <__adddf3>
 8007664:	4602      	mov	r2, r0
 8007666:	460b      	mov	r3, r1
 8007668:	4640      	mov	r0, r8
 800766a:	4649      	mov	r1, r9
 800766c:	f7f9 fa7c 	bl	8000b68 <__aeabi_dcmpgt>
 8007670:	2800      	cmp	r0, #0
 8007672:	d173      	bne.n	800775c <_dtoa_r+0x6c4>
 8007674:	4652      	mov	r2, sl
 8007676:	465b      	mov	r3, fp
 8007678:	4913      	ldr	r1, [pc, #76]	; (80076c8 <_dtoa_r+0x630>)
 800767a:	2000      	movs	r0, #0
 800767c:	f7f8 fe2c 	bl	80002d8 <__aeabi_dsub>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	4640      	mov	r0, r8
 8007686:	4649      	mov	r1, r9
 8007688:	f7f9 fa50 	bl	8000b2c <__aeabi_dcmplt>
 800768c:	2800      	cmp	r0, #0
 800768e:	f43f af35 	beq.w	80074fc <_dtoa_r+0x464>
 8007692:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007694:	1e6b      	subs	r3, r5, #1
 8007696:	930f      	str	r3, [sp, #60]	; 0x3c
 8007698:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800769c:	2b30      	cmp	r3, #48	; 0x30
 800769e:	d0f8      	beq.n	8007692 <_dtoa_r+0x5fa>
 80076a0:	9700      	str	r7, [sp, #0]
 80076a2:	e049      	b.n	8007738 <_dtoa_r+0x6a0>
 80076a4:	4b05      	ldr	r3, [pc, #20]	; (80076bc <_dtoa_r+0x624>)
 80076a6:	f7f8 ffcf 	bl	8000648 <__aeabi_dmul>
 80076aa:	4680      	mov	r8, r0
 80076ac:	4689      	mov	r9, r1
 80076ae:	e7bd      	b.n	800762c <_dtoa_r+0x594>
 80076b0:	0800b618 	.word	0x0800b618
 80076b4:	0800b5f0 	.word	0x0800b5f0
 80076b8:	3ff00000 	.word	0x3ff00000
 80076bc:	40240000 	.word	0x40240000
 80076c0:	401c0000 	.word	0x401c0000
 80076c4:	40140000 	.word	0x40140000
 80076c8:	3fe00000 	.word	0x3fe00000
 80076cc:	9d01      	ldr	r5, [sp, #4]
 80076ce:	4656      	mov	r6, sl
 80076d0:	465f      	mov	r7, fp
 80076d2:	4642      	mov	r2, r8
 80076d4:	464b      	mov	r3, r9
 80076d6:	4630      	mov	r0, r6
 80076d8:	4639      	mov	r1, r7
 80076da:	f7f9 f8df 	bl	800089c <__aeabi_ddiv>
 80076de:	f7f9 fa63 	bl	8000ba8 <__aeabi_d2iz>
 80076e2:	4682      	mov	sl, r0
 80076e4:	f7f8 ff46 	bl	8000574 <__aeabi_i2d>
 80076e8:	4642      	mov	r2, r8
 80076ea:	464b      	mov	r3, r9
 80076ec:	f7f8 ffac 	bl	8000648 <__aeabi_dmul>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	4630      	mov	r0, r6
 80076f6:	4639      	mov	r1, r7
 80076f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80076fc:	f7f8 fdec 	bl	80002d8 <__aeabi_dsub>
 8007700:	f805 6b01 	strb.w	r6, [r5], #1
 8007704:	9e01      	ldr	r6, [sp, #4]
 8007706:	9f03      	ldr	r7, [sp, #12]
 8007708:	1bae      	subs	r6, r5, r6
 800770a:	42b7      	cmp	r7, r6
 800770c:	4602      	mov	r2, r0
 800770e:	460b      	mov	r3, r1
 8007710:	d135      	bne.n	800777e <_dtoa_r+0x6e6>
 8007712:	f7f8 fde3 	bl	80002dc <__adddf3>
 8007716:	4642      	mov	r2, r8
 8007718:	464b      	mov	r3, r9
 800771a:	4606      	mov	r6, r0
 800771c:	460f      	mov	r7, r1
 800771e:	f7f9 fa23 	bl	8000b68 <__aeabi_dcmpgt>
 8007722:	b9d0      	cbnz	r0, 800775a <_dtoa_r+0x6c2>
 8007724:	4642      	mov	r2, r8
 8007726:	464b      	mov	r3, r9
 8007728:	4630      	mov	r0, r6
 800772a:	4639      	mov	r1, r7
 800772c:	f7f9 f9f4 	bl	8000b18 <__aeabi_dcmpeq>
 8007730:	b110      	cbz	r0, 8007738 <_dtoa_r+0x6a0>
 8007732:	f01a 0f01 	tst.w	sl, #1
 8007736:	d110      	bne.n	800775a <_dtoa_r+0x6c2>
 8007738:	4620      	mov	r0, r4
 800773a:	ee18 1a10 	vmov	r1, s16
 800773e:	f000 fe75 	bl	800842c <_Bfree>
 8007742:	2300      	movs	r3, #0
 8007744:	9800      	ldr	r0, [sp, #0]
 8007746:	702b      	strb	r3, [r5, #0]
 8007748:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800774a:	3001      	adds	r0, #1
 800774c:	6018      	str	r0, [r3, #0]
 800774e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007750:	2b00      	cmp	r3, #0
 8007752:	f43f acf1 	beq.w	8007138 <_dtoa_r+0xa0>
 8007756:	601d      	str	r5, [r3, #0]
 8007758:	e4ee      	b.n	8007138 <_dtoa_r+0xa0>
 800775a:	9f00      	ldr	r7, [sp, #0]
 800775c:	462b      	mov	r3, r5
 800775e:	461d      	mov	r5, r3
 8007760:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007764:	2a39      	cmp	r2, #57	; 0x39
 8007766:	d106      	bne.n	8007776 <_dtoa_r+0x6de>
 8007768:	9a01      	ldr	r2, [sp, #4]
 800776a:	429a      	cmp	r2, r3
 800776c:	d1f7      	bne.n	800775e <_dtoa_r+0x6c6>
 800776e:	9901      	ldr	r1, [sp, #4]
 8007770:	2230      	movs	r2, #48	; 0x30
 8007772:	3701      	adds	r7, #1
 8007774:	700a      	strb	r2, [r1, #0]
 8007776:	781a      	ldrb	r2, [r3, #0]
 8007778:	3201      	adds	r2, #1
 800777a:	701a      	strb	r2, [r3, #0]
 800777c:	e790      	b.n	80076a0 <_dtoa_r+0x608>
 800777e:	4ba6      	ldr	r3, [pc, #664]	; (8007a18 <_dtoa_r+0x980>)
 8007780:	2200      	movs	r2, #0
 8007782:	f7f8 ff61 	bl	8000648 <__aeabi_dmul>
 8007786:	2200      	movs	r2, #0
 8007788:	2300      	movs	r3, #0
 800778a:	4606      	mov	r6, r0
 800778c:	460f      	mov	r7, r1
 800778e:	f7f9 f9c3 	bl	8000b18 <__aeabi_dcmpeq>
 8007792:	2800      	cmp	r0, #0
 8007794:	d09d      	beq.n	80076d2 <_dtoa_r+0x63a>
 8007796:	e7cf      	b.n	8007738 <_dtoa_r+0x6a0>
 8007798:	9a08      	ldr	r2, [sp, #32]
 800779a:	2a00      	cmp	r2, #0
 800779c:	f000 80d7 	beq.w	800794e <_dtoa_r+0x8b6>
 80077a0:	9a06      	ldr	r2, [sp, #24]
 80077a2:	2a01      	cmp	r2, #1
 80077a4:	f300 80ba 	bgt.w	800791c <_dtoa_r+0x884>
 80077a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077aa:	2a00      	cmp	r2, #0
 80077ac:	f000 80b2 	beq.w	8007914 <_dtoa_r+0x87c>
 80077b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077b4:	9e07      	ldr	r6, [sp, #28]
 80077b6:	9d04      	ldr	r5, [sp, #16]
 80077b8:	9a04      	ldr	r2, [sp, #16]
 80077ba:	441a      	add	r2, r3
 80077bc:	9204      	str	r2, [sp, #16]
 80077be:	9a05      	ldr	r2, [sp, #20]
 80077c0:	2101      	movs	r1, #1
 80077c2:	441a      	add	r2, r3
 80077c4:	4620      	mov	r0, r4
 80077c6:	9205      	str	r2, [sp, #20]
 80077c8:	f000 ff32 	bl	8008630 <__i2b>
 80077cc:	4607      	mov	r7, r0
 80077ce:	2d00      	cmp	r5, #0
 80077d0:	dd0c      	ble.n	80077ec <_dtoa_r+0x754>
 80077d2:	9b05      	ldr	r3, [sp, #20]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	dd09      	ble.n	80077ec <_dtoa_r+0x754>
 80077d8:	42ab      	cmp	r3, r5
 80077da:	9a04      	ldr	r2, [sp, #16]
 80077dc:	bfa8      	it	ge
 80077de:	462b      	movge	r3, r5
 80077e0:	1ad2      	subs	r2, r2, r3
 80077e2:	9204      	str	r2, [sp, #16]
 80077e4:	9a05      	ldr	r2, [sp, #20]
 80077e6:	1aed      	subs	r5, r5, r3
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	9305      	str	r3, [sp, #20]
 80077ec:	9b07      	ldr	r3, [sp, #28]
 80077ee:	b31b      	cbz	r3, 8007838 <_dtoa_r+0x7a0>
 80077f0:	9b08      	ldr	r3, [sp, #32]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 80af 	beq.w	8007956 <_dtoa_r+0x8be>
 80077f8:	2e00      	cmp	r6, #0
 80077fa:	dd13      	ble.n	8007824 <_dtoa_r+0x78c>
 80077fc:	4639      	mov	r1, r7
 80077fe:	4632      	mov	r2, r6
 8007800:	4620      	mov	r0, r4
 8007802:	f000 ffd5 	bl	80087b0 <__pow5mult>
 8007806:	ee18 2a10 	vmov	r2, s16
 800780a:	4601      	mov	r1, r0
 800780c:	4607      	mov	r7, r0
 800780e:	4620      	mov	r0, r4
 8007810:	f000 ff24 	bl	800865c <__multiply>
 8007814:	ee18 1a10 	vmov	r1, s16
 8007818:	4680      	mov	r8, r0
 800781a:	4620      	mov	r0, r4
 800781c:	f000 fe06 	bl	800842c <_Bfree>
 8007820:	ee08 8a10 	vmov	s16, r8
 8007824:	9b07      	ldr	r3, [sp, #28]
 8007826:	1b9a      	subs	r2, r3, r6
 8007828:	d006      	beq.n	8007838 <_dtoa_r+0x7a0>
 800782a:	ee18 1a10 	vmov	r1, s16
 800782e:	4620      	mov	r0, r4
 8007830:	f000 ffbe 	bl	80087b0 <__pow5mult>
 8007834:	ee08 0a10 	vmov	s16, r0
 8007838:	2101      	movs	r1, #1
 800783a:	4620      	mov	r0, r4
 800783c:	f000 fef8 	bl	8008630 <__i2b>
 8007840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007842:	2b00      	cmp	r3, #0
 8007844:	4606      	mov	r6, r0
 8007846:	f340 8088 	ble.w	800795a <_dtoa_r+0x8c2>
 800784a:	461a      	mov	r2, r3
 800784c:	4601      	mov	r1, r0
 800784e:	4620      	mov	r0, r4
 8007850:	f000 ffae 	bl	80087b0 <__pow5mult>
 8007854:	9b06      	ldr	r3, [sp, #24]
 8007856:	2b01      	cmp	r3, #1
 8007858:	4606      	mov	r6, r0
 800785a:	f340 8081 	ble.w	8007960 <_dtoa_r+0x8c8>
 800785e:	f04f 0800 	mov.w	r8, #0
 8007862:	6933      	ldr	r3, [r6, #16]
 8007864:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007868:	6918      	ldr	r0, [r3, #16]
 800786a:	f000 fe91 	bl	8008590 <__hi0bits>
 800786e:	f1c0 0020 	rsb	r0, r0, #32
 8007872:	9b05      	ldr	r3, [sp, #20]
 8007874:	4418      	add	r0, r3
 8007876:	f010 001f 	ands.w	r0, r0, #31
 800787a:	f000 8092 	beq.w	80079a2 <_dtoa_r+0x90a>
 800787e:	f1c0 0320 	rsb	r3, r0, #32
 8007882:	2b04      	cmp	r3, #4
 8007884:	f340 808a 	ble.w	800799c <_dtoa_r+0x904>
 8007888:	f1c0 001c 	rsb	r0, r0, #28
 800788c:	9b04      	ldr	r3, [sp, #16]
 800788e:	4403      	add	r3, r0
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	9b05      	ldr	r3, [sp, #20]
 8007894:	4403      	add	r3, r0
 8007896:	4405      	add	r5, r0
 8007898:	9305      	str	r3, [sp, #20]
 800789a:	9b04      	ldr	r3, [sp, #16]
 800789c:	2b00      	cmp	r3, #0
 800789e:	dd07      	ble.n	80078b0 <_dtoa_r+0x818>
 80078a0:	ee18 1a10 	vmov	r1, s16
 80078a4:	461a      	mov	r2, r3
 80078a6:	4620      	mov	r0, r4
 80078a8:	f000 ffdc 	bl	8008864 <__lshift>
 80078ac:	ee08 0a10 	vmov	s16, r0
 80078b0:	9b05      	ldr	r3, [sp, #20]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	dd05      	ble.n	80078c2 <_dtoa_r+0x82a>
 80078b6:	4631      	mov	r1, r6
 80078b8:	461a      	mov	r2, r3
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 ffd2 	bl	8008864 <__lshift>
 80078c0:	4606      	mov	r6, r0
 80078c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d06e      	beq.n	80079a6 <_dtoa_r+0x90e>
 80078c8:	ee18 0a10 	vmov	r0, s16
 80078cc:	4631      	mov	r1, r6
 80078ce:	f001 f839 	bl	8008944 <__mcmp>
 80078d2:	2800      	cmp	r0, #0
 80078d4:	da67      	bge.n	80079a6 <_dtoa_r+0x90e>
 80078d6:	9b00      	ldr	r3, [sp, #0]
 80078d8:	3b01      	subs	r3, #1
 80078da:	ee18 1a10 	vmov	r1, s16
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	220a      	movs	r2, #10
 80078e2:	2300      	movs	r3, #0
 80078e4:	4620      	mov	r0, r4
 80078e6:	f000 fdc3 	bl	8008470 <__multadd>
 80078ea:	9b08      	ldr	r3, [sp, #32]
 80078ec:	ee08 0a10 	vmov	s16, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f000 81b1 	beq.w	8007c58 <_dtoa_r+0xbc0>
 80078f6:	2300      	movs	r3, #0
 80078f8:	4639      	mov	r1, r7
 80078fa:	220a      	movs	r2, #10
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 fdb7 	bl	8008470 <__multadd>
 8007902:	9b02      	ldr	r3, [sp, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	4607      	mov	r7, r0
 8007908:	f300 808e 	bgt.w	8007a28 <_dtoa_r+0x990>
 800790c:	9b06      	ldr	r3, [sp, #24]
 800790e:	2b02      	cmp	r3, #2
 8007910:	dc51      	bgt.n	80079b6 <_dtoa_r+0x91e>
 8007912:	e089      	b.n	8007a28 <_dtoa_r+0x990>
 8007914:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007916:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800791a:	e74b      	b.n	80077b4 <_dtoa_r+0x71c>
 800791c:	9b03      	ldr	r3, [sp, #12]
 800791e:	1e5e      	subs	r6, r3, #1
 8007920:	9b07      	ldr	r3, [sp, #28]
 8007922:	42b3      	cmp	r3, r6
 8007924:	bfbf      	itttt	lt
 8007926:	9b07      	ldrlt	r3, [sp, #28]
 8007928:	9607      	strlt	r6, [sp, #28]
 800792a:	1af2      	sublt	r2, r6, r3
 800792c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800792e:	bfb6      	itet	lt
 8007930:	189b      	addlt	r3, r3, r2
 8007932:	1b9e      	subge	r6, r3, r6
 8007934:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007936:	9b03      	ldr	r3, [sp, #12]
 8007938:	bfb8      	it	lt
 800793a:	2600      	movlt	r6, #0
 800793c:	2b00      	cmp	r3, #0
 800793e:	bfb7      	itett	lt
 8007940:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007944:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007948:	1a9d      	sublt	r5, r3, r2
 800794a:	2300      	movlt	r3, #0
 800794c:	e734      	b.n	80077b8 <_dtoa_r+0x720>
 800794e:	9e07      	ldr	r6, [sp, #28]
 8007950:	9d04      	ldr	r5, [sp, #16]
 8007952:	9f08      	ldr	r7, [sp, #32]
 8007954:	e73b      	b.n	80077ce <_dtoa_r+0x736>
 8007956:	9a07      	ldr	r2, [sp, #28]
 8007958:	e767      	b.n	800782a <_dtoa_r+0x792>
 800795a:	9b06      	ldr	r3, [sp, #24]
 800795c:	2b01      	cmp	r3, #1
 800795e:	dc18      	bgt.n	8007992 <_dtoa_r+0x8fa>
 8007960:	f1ba 0f00 	cmp.w	sl, #0
 8007964:	d115      	bne.n	8007992 <_dtoa_r+0x8fa>
 8007966:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800796a:	b993      	cbnz	r3, 8007992 <_dtoa_r+0x8fa>
 800796c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007970:	0d1b      	lsrs	r3, r3, #20
 8007972:	051b      	lsls	r3, r3, #20
 8007974:	b183      	cbz	r3, 8007998 <_dtoa_r+0x900>
 8007976:	9b04      	ldr	r3, [sp, #16]
 8007978:	3301      	adds	r3, #1
 800797a:	9304      	str	r3, [sp, #16]
 800797c:	9b05      	ldr	r3, [sp, #20]
 800797e:	3301      	adds	r3, #1
 8007980:	9305      	str	r3, [sp, #20]
 8007982:	f04f 0801 	mov.w	r8, #1
 8007986:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007988:	2b00      	cmp	r3, #0
 800798a:	f47f af6a 	bne.w	8007862 <_dtoa_r+0x7ca>
 800798e:	2001      	movs	r0, #1
 8007990:	e76f      	b.n	8007872 <_dtoa_r+0x7da>
 8007992:	f04f 0800 	mov.w	r8, #0
 8007996:	e7f6      	b.n	8007986 <_dtoa_r+0x8ee>
 8007998:	4698      	mov	r8, r3
 800799a:	e7f4      	b.n	8007986 <_dtoa_r+0x8ee>
 800799c:	f43f af7d 	beq.w	800789a <_dtoa_r+0x802>
 80079a0:	4618      	mov	r0, r3
 80079a2:	301c      	adds	r0, #28
 80079a4:	e772      	b.n	800788c <_dtoa_r+0x7f4>
 80079a6:	9b03      	ldr	r3, [sp, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	dc37      	bgt.n	8007a1c <_dtoa_r+0x984>
 80079ac:	9b06      	ldr	r3, [sp, #24]
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	dd34      	ble.n	8007a1c <_dtoa_r+0x984>
 80079b2:	9b03      	ldr	r3, [sp, #12]
 80079b4:	9302      	str	r3, [sp, #8]
 80079b6:	9b02      	ldr	r3, [sp, #8]
 80079b8:	b96b      	cbnz	r3, 80079d6 <_dtoa_r+0x93e>
 80079ba:	4631      	mov	r1, r6
 80079bc:	2205      	movs	r2, #5
 80079be:	4620      	mov	r0, r4
 80079c0:	f000 fd56 	bl	8008470 <__multadd>
 80079c4:	4601      	mov	r1, r0
 80079c6:	4606      	mov	r6, r0
 80079c8:	ee18 0a10 	vmov	r0, s16
 80079cc:	f000 ffba 	bl	8008944 <__mcmp>
 80079d0:	2800      	cmp	r0, #0
 80079d2:	f73f adbb 	bgt.w	800754c <_dtoa_r+0x4b4>
 80079d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d8:	9d01      	ldr	r5, [sp, #4]
 80079da:	43db      	mvns	r3, r3
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	f04f 0800 	mov.w	r8, #0
 80079e2:	4631      	mov	r1, r6
 80079e4:	4620      	mov	r0, r4
 80079e6:	f000 fd21 	bl	800842c <_Bfree>
 80079ea:	2f00      	cmp	r7, #0
 80079ec:	f43f aea4 	beq.w	8007738 <_dtoa_r+0x6a0>
 80079f0:	f1b8 0f00 	cmp.w	r8, #0
 80079f4:	d005      	beq.n	8007a02 <_dtoa_r+0x96a>
 80079f6:	45b8      	cmp	r8, r7
 80079f8:	d003      	beq.n	8007a02 <_dtoa_r+0x96a>
 80079fa:	4641      	mov	r1, r8
 80079fc:	4620      	mov	r0, r4
 80079fe:	f000 fd15 	bl	800842c <_Bfree>
 8007a02:	4639      	mov	r1, r7
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 fd11 	bl	800842c <_Bfree>
 8007a0a:	e695      	b.n	8007738 <_dtoa_r+0x6a0>
 8007a0c:	2600      	movs	r6, #0
 8007a0e:	4637      	mov	r7, r6
 8007a10:	e7e1      	b.n	80079d6 <_dtoa_r+0x93e>
 8007a12:	9700      	str	r7, [sp, #0]
 8007a14:	4637      	mov	r7, r6
 8007a16:	e599      	b.n	800754c <_dtoa_r+0x4b4>
 8007a18:	40240000 	.word	0x40240000
 8007a1c:	9b08      	ldr	r3, [sp, #32]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f000 80ca 	beq.w	8007bb8 <_dtoa_r+0xb20>
 8007a24:	9b03      	ldr	r3, [sp, #12]
 8007a26:	9302      	str	r3, [sp, #8]
 8007a28:	2d00      	cmp	r5, #0
 8007a2a:	dd05      	ble.n	8007a38 <_dtoa_r+0x9a0>
 8007a2c:	4639      	mov	r1, r7
 8007a2e:	462a      	mov	r2, r5
 8007a30:	4620      	mov	r0, r4
 8007a32:	f000 ff17 	bl	8008864 <__lshift>
 8007a36:	4607      	mov	r7, r0
 8007a38:	f1b8 0f00 	cmp.w	r8, #0
 8007a3c:	d05b      	beq.n	8007af6 <_dtoa_r+0xa5e>
 8007a3e:	6879      	ldr	r1, [r7, #4]
 8007a40:	4620      	mov	r0, r4
 8007a42:	f000 fcb3 	bl	80083ac <_Balloc>
 8007a46:	4605      	mov	r5, r0
 8007a48:	b928      	cbnz	r0, 8007a56 <_dtoa_r+0x9be>
 8007a4a:	4b87      	ldr	r3, [pc, #540]	; (8007c68 <_dtoa_r+0xbd0>)
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007a52:	f7ff bb3b 	b.w	80070cc <_dtoa_r+0x34>
 8007a56:	693a      	ldr	r2, [r7, #16]
 8007a58:	3202      	adds	r2, #2
 8007a5a:	0092      	lsls	r2, r2, #2
 8007a5c:	f107 010c 	add.w	r1, r7, #12
 8007a60:	300c      	adds	r0, #12
 8007a62:	f000 fc95 	bl	8008390 <memcpy>
 8007a66:	2201      	movs	r2, #1
 8007a68:	4629      	mov	r1, r5
 8007a6a:	4620      	mov	r0, r4
 8007a6c:	f000 fefa 	bl	8008864 <__lshift>
 8007a70:	9b01      	ldr	r3, [sp, #4]
 8007a72:	f103 0901 	add.w	r9, r3, #1
 8007a76:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	9305      	str	r3, [sp, #20]
 8007a7e:	f00a 0301 	and.w	r3, sl, #1
 8007a82:	46b8      	mov	r8, r7
 8007a84:	9304      	str	r3, [sp, #16]
 8007a86:	4607      	mov	r7, r0
 8007a88:	4631      	mov	r1, r6
 8007a8a:	ee18 0a10 	vmov	r0, s16
 8007a8e:	f7ff fa77 	bl	8006f80 <quorem>
 8007a92:	4641      	mov	r1, r8
 8007a94:	9002      	str	r0, [sp, #8]
 8007a96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a9a:	ee18 0a10 	vmov	r0, s16
 8007a9e:	f000 ff51 	bl	8008944 <__mcmp>
 8007aa2:	463a      	mov	r2, r7
 8007aa4:	9003      	str	r0, [sp, #12]
 8007aa6:	4631      	mov	r1, r6
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 ff67 	bl	800897c <__mdiff>
 8007aae:	68c2      	ldr	r2, [r0, #12]
 8007ab0:	f109 3bff 	add.w	fp, r9, #4294967295
 8007ab4:	4605      	mov	r5, r0
 8007ab6:	bb02      	cbnz	r2, 8007afa <_dtoa_r+0xa62>
 8007ab8:	4601      	mov	r1, r0
 8007aba:	ee18 0a10 	vmov	r0, s16
 8007abe:	f000 ff41 	bl	8008944 <__mcmp>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	9207      	str	r2, [sp, #28]
 8007aca:	f000 fcaf 	bl	800842c <_Bfree>
 8007ace:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007ad2:	ea43 0102 	orr.w	r1, r3, r2
 8007ad6:	9b04      	ldr	r3, [sp, #16]
 8007ad8:	430b      	orrs	r3, r1
 8007ada:	464d      	mov	r5, r9
 8007adc:	d10f      	bne.n	8007afe <_dtoa_r+0xa66>
 8007ade:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007ae2:	d02a      	beq.n	8007b3a <_dtoa_r+0xaa2>
 8007ae4:	9b03      	ldr	r3, [sp, #12]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	dd02      	ble.n	8007af0 <_dtoa_r+0xa58>
 8007aea:	9b02      	ldr	r3, [sp, #8]
 8007aec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007af0:	f88b a000 	strb.w	sl, [fp]
 8007af4:	e775      	b.n	80079e2 <_dtoa_r+0x94a>
 8007af6:	4638      	mov	r0, r7
 8007af8:	e7ba      	b.n	8007a70 <_dtoa_r+0x9d8>
 8007afa:	2201      	movs	r2, #1
 8007afc:	e7e2      	b.n	8007ac4 <_dtoa_r+0xa2c>
 8007afe:	9b03      	ldr	r3, [sp, #12]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	db04      	blt.n	8007b0e <_dtoa_r+0xa76>
 8007b04:	9906      	ldr	r1, [sp, #24]
 8007b06:	430b      	orrs	r3, r1
 8007b08:	9904      	ldr	r1, [sp, #16]
 8007b0a:	430b      	orrs	r3, r1
 8007b0c:	d122      	bne.n	8007b54 <_dtoa_r+0xabc>
 8007b0e:	2a00      	cmp	r2, #0
 8007b10:	ddee      	ble.n	8007af0 <_dtoa_r+0xa58>
 8007b12:	ee18 1a10 	vmov	r1, s16
 8007b16:	2201      	movs	r2, #1
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 fea3 	bl	8008864 <__lshift>
 8007b1e:	4631      	mov	r1, r6
 8007b20:	ee08 0a10 	vmov	s16, r0
 8007b24:	f000 ff0e 	bl	8008944 <__mcmp>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	dc03      	bgt.n	8007b34 <_dtoa_r+0xa9c>
 8007b2c:	d1e0      	bne.n	8007af0 <_dtoa_r+0xa58>
 8007b2e:	f01a 0f01 	tst.w	sl, #1
 8007b32:	d0dd      	beq.n	8007af0 <_dtoa_r+0xa58>
 8007b34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b38:	d1d7      	bne.n	8007aea <_dtoa_r+0xa52>
 8007b3a:	2339      	movs	r3, #57	; 0x39
 8007b3c:	f88b 3000 	strb.w	r3, [fp]
 8007b40:	462b      	mov	r3, r5
 8007b42:	461d      	mov	r5, r3
 8007b44:	3b01      	subs	r3, #1
 8007b46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007b4a:	2a39      	cmp	r2, #57	; 0x39
 8007b4c:	d071      	beq.n	8007c32 <_dtoa_r+0xb9a>
 8007b4e:	3201      	adds	r2, #1
 8007b50:	701a      	strb	r2, [r3, #0]
 8007b52:	e746      	b.n	80079e2 <_dtoa_r+0x94a>
 8007b54:	2a00      	cmp	r2, #0
 8007b56:	dd07      	ble.n	8007b68 <_dtoa_r+0xad0>
 8007b58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b5c:	d0ed      	beq.n	8007b3a <_dtoa_r+0xaa2>
 8007b5e:	f10a 0301 	add.w	r3, sl, #1
 8007b62:	f88b 3000 	strb.w	r3, [fp]
 8007b66:	e73c      	b.n	80079e2 <_dtoa_r+0x94a>
 8007b68:	9b05      	ldr	r3, [sp, #20]
 8007b6a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007b6e:	4599      	cmp	r9, r3
 8007b70:	d047      	beq.n	8007c02 <_dtoa_r+0xb6a>
 8007b72:	ee18 1a10 	vmov	r1, s16
 8007b76:	2300      	movs	r3, #0
 8007b78:	220a      	movs	r2, #10
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f000 fc78 	bl	8008470 <__multadd>
 8007b80:	45b8      	cmp	r8, r7
 8007b82:	ee08 0a10 	vmov	s16, r0
 8007b86:	f04f 0300 	mov.w	r3, #0
 8007b8a:	f04f 020a 	mov.w	r2, #10
 8007b8e:	4641      	mov	r1, r8
 8007b90:	4620      	mov	r0, r4
 8007b92:	d106      	bne.n	8007ba2 <_dtoa_r+0xb0a>
 8007b94:	f000 fc6c 	bl	8008470 <__multadd>
 8007b98:	4680      	mov	r8, r0
 8007b9a:	4607      	mov	r7, r0
 8007b9c:	f109 0901 	add.w	r9, r9, #1
 8007ba0:	e772      	b.n	8007a88 <_dtoa_r+0x9f0>
 8007ba2:	f000 fc65 	bl	8008470 <__multadd>
 8007ba6:	4639      	mov	r1, r7
 8007ba8:	4680      	mov	r8, r0
 8007baa:	2300      	movs	r3, #0
 8007bac:	220a      	movs	r2, #10
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f000 fc5e 	bl	8008470 <__multadd>
 8007bb4:	4607      	mov	r7, r0
 8007bb6:	e7f1      	b.n	8007b9c <_dtoa_r+0xb04>
 8007bb8:	9b03      	ldr	r3, [sp, #12]
 8007bba:	9302      	str	r3, [sp, #8]
 8007bbc:	9d01      	ldr	r5, [sp, #4]
 8007bbe:	ee18 0a10 	vmov	r0, s16
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	f7ff f9dc 	bl	8006f80 <quorem>
 8007bc8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	f805 ab01 	strb.w	sl, [r5], #1
 8007bd2:	1aea      	subs	r2, r5, r3
 8007bd4:	9b02      	ldr	r3, [sp, #8]
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	dd09      	ble.n	8007bee <_dtoa_r+0xb56>
 8007bda:	ee18 1a10 	vmov	r1, s16
 8007bde:	2300      	movs	r3, #0
 8007be0:	220a      	movs	r2, #10
 8007be2:	4620      	mov	r0, r4
 8007be4:	f000 fc44 	bl	8008470 <__multadd>
 8007be8:	ee08 0a10 	vmov	s16, r0
 8007bec:	e7e7      	b.n	8007bbe <_dtoa_r+0xb26>
 8007bee:	9b02      	ldr	r3, [sp, #8]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	bfc8      	it	gt
 8007bf4:	461d      	movgt	r5, r3
 8007bf6:	9b01      	ldr	r3, [sp, #4]
 8007bf8:	bfd8      	it	le
 8007bfa:	2501      	movle	r5, #1
 8007bfc:	441d      	add	r5, r3
 8007bfe:	f04f 0800 	mov.w	r8, #0
 8007c02:	ee18 1a10 	vmov	r1, s16
 8007c06:	2201      	movs	r2, #1
 8007c08:	4620      	mov	r0, r4
 8007c0a:	f000 fe2b 	bl	8008864 <__lshift>
 8007c0e:	4631      	mov	r1, r6
 8007c10:	ee08 0a10 	vmov	s16, r0
 8007c14:	f000 fe96 	bl	8008944 <__mcmp>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	dc91      	bgt.n	8007b40 <_dtoa_r+0xaa8>
 8007c1c:	d102      	bne.n	8007c24 <_dtoa_r+0xb8c>
 8007c1e:	f01a 0f01 	tst.w	sl, #1
 8007c22:	d18d      	bne.n	8007b40 <_dtoa_r+0xaa8>
 8007c24:	462b      	mov	r3, r5
 8007c26:	461d      	mov	r5, r3
 8007c28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c2c:	2a30      	cmp	r2, #48	; 0x30
 8007c2e:	d0fa      	beq.n	8007c26 <_dtoa_r+0xb8e>
 8007c30:	e6d7      	b.n	80079e2 <_dtoa_r+0x94a>
 8007c32:	9a01      	ldr	r2, [sp, #4]
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d184      	bne.n	8007b42 <_dtoa_r+0xaaa>
 8007c38:	9b00      	ldr	r3, [sp, #0]
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	2331      	movs	r3, #49	; 0x31
 8007c40:	7013      	strb	r3, [r2, #0]
 8007c42:	e6ce      	b.n	80079e2 <_dtoa_r+0x94a>
 8007c44:	4b09      	ldr	r3, [pc, #36]	; (8007c6c <_dtoa_r+0xbd4>)
 8007c46:	f7ff ba95 	b.w	8007174 <_dtoa_r+0xdc>
 8007c4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f47f aa6e 	bne.w	800712e <_dtoa_r+0x96>
 8007c52:	4b07      	ldr	r3, [pc, #28]	; (8007c70 <_dtoa_r+0xbd8>)
 8007c54:	f7ff ba8e 	b.w	8007174 <_dtoa_r+0xdc>
 8007c58:	9b02      	ldr	r3, [sp, #8]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	dcae      	bgt.n	8007bbc <_dtoa_r+0xb24>
 8007c5e:	9b06      	ldr	r3, [sp, #24]
 8007c60:	2b02      	cmp	r3, #2
 8007c62:	f73f aea8 	bgt.w	80079b6 <_dtoa_r+0x91e>
 8007c66:	e7a9      	b.n	8007bbc <_dtoa_r+0xb24>
 8007c68:	0800b508 	.word	0x0800b508
 8007c6c:	0800b30c 	.word	0x0800b30c
 8007c70:	0800b489 	.word	0x0800b489

08007c74 <rshift>:
 8007c74:	6903      	ldr	r3, [r0, #16]
 8007c76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007c7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007c82:	f100 0414 	add.w	r4, r0, #20
 8007c86:	dd45      	ble.n	8007d14 <rshift+0xa0>
 8007c88:	f011 011f 	ands.w	r1, r1, #31
 8007c8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007c90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007c94:	d10c      	bne.n	8007cb0 <rshift+0x3c>
 8007c96:	f100 0710 	add.w	r7, r0, #16
 8007c9a:	4629      	mov	r1, r5
 8007c9c:	42b1      	cmp	r1, r6
 8007c9e:	d334      	bcc.n	8007d0a <rshift+0x96>
 8007ca0:	1a9b      	subs	r3, r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	1eea      	subs	r2, r5, #3
 8007ca6:	4296      	cmp	r6, r2
 8007ca8:	bf38      	it	cc
 8007caa:	2300      	movcc	r3, #0
 8007cac:	4423      	add	r3, r4
 8007cae:	e015      	b.n	8007cdc <rshift+0x68>
 8007cb0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007cb4:	f1c1 0820 	rsb	r8, r1, #32
 8007cb8:	40cf      	lsrs	r7, r1
 8007cba:	f105 0e04 	add.w	lr, r5, #4
 8007cbe:	46a1      	mov	r9, r4
 8007cc0:	4576      	cmp	r6, lr
 8007cc2:	46f4      	mov	ip, lr
 8007cc4:	d815      	bhi.n	8007cf2 <rshift+0x7e>
 8007cc6:	1a9a      	subs	r2, r3, r2
 8007cc8:	0092      	lsls	r2, r2, #2
 8007cca:	3a04      	subs	r2, #4
 8007ccc:	3501      	adds	r5, #1
 8007cce:	42ae      	cmp	r6, r5
 8007cd0:	bf38      	it	cc
 8007cd2:	2200      	movcc	r2, #0
 8007cd4:	18a3      	adds	r3, r4, r2
 8007cd6:	50a7      	str	r7, [r4, r2]
 8007cd8:	b107      	cbz	r7, 8007cdc <rshift+0x68>
 8007cda:	3304      	adds	r3, #4
 8007cdc:	1b1a      	subs	r2, r3, r4
 8007cde:	42a3      	cmp	r3, r4
 8007ce0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007ce4:	bf08      	it	eq
 8007ce6:	2300      	moveq	r3, #0
 8007ce8:	6102      	str	r2, [r0, #16]
 8007cea:	bf08      	it	eq
 8007cec:	6143      	streq	r3, [r0, #20]
 8007cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cf2:	f8dc c000 	ldr.w	ip, [ip]
 8007cf6:	fa0c fc08 	lsl.w	ip, ip, r8
 8007cfa:	ea4c 0707 	orr.w	r7, ip, r7
 8007cfe:	f849 7b04 	str.w	r7, [r9], #4
 8007d02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007d06:	40cf      	lsrs	r7, r1
 8007d08:	e7da      	b.n	8007cc0 <rshift+0x4c>
 8007d0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8007d0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007d12:	e7c3      	b.n	8007c9c <rshift+0x28>
 8007d14:	4623      	mov	r3, r4
 8007d16:	e7e1      	b.n	8007cdc <rshift+0x68>

08007d18 <__hexdig_fun>:
 8007d18:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007d1c:	2b09      	cmp	r3, #9
 8007d1e:	d802      	bhi.n	8007d26 <__hexdig_fun+0xe>
 8007d20:	3820      	subs	r0, #32
 8007d22:	b2c0      	uxtb	r0, r0
 8007d24:	4770      	bx	lr
 8007d26:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007d2a:	2b05      	cmp	r3, #5
 8007d2c:	d801      	bhi.n	8007d32 <__hexdig_fun+0x1a>
 8007d2e:	3847      	subs	r0, #71	; 0x47
 8007d30:	e7f7      	b.n	8007d22 <__hexdig_fun+0xa>
 8007d32:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007d36:	2b05      	cmp	r3, #5
 8007d38:	d801      	bhi.n	8007d3e <__hexdig_fun+0x26>
 8007d3a:	3827      	subs	r0, #39	; 0x27
 8007d3c:	e7f1      	b.n	8007d22 <__hexdig_fun+0xa>
 8007d3e:	2000      	movs	r0, #0
 8007d40:	4770      	bx	lr
	...

08007d44 <__gethex>:
 8007d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d48:	ed2d 8b02 	vpush	{d8}
 8007d4c:	b089      	sub	sp, #36	; 0x24
 8007d4e:	ee08 0a10 	vmov	s16, r0
 8007d52:	9304      	str	r3, [sp, #16]
 8007d54:	4bb4      	ldr	r3, [pc, #720]	; (8008028 <__gethex+0x2e4>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	9301      	str	r3, [sp, #4]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	468b      	mov	fp, r1
 8007d5e:	4690      	mov	r8, r2
 8007d60:	f7f8 fa5e 	bl	8000220 <strlen>
 8007d64:	9b01      	ldr	r3, [sp, #4]
 8007d66:	f8db 2000 	ldr.w	r2, [fp]
 8007d6a:	4403      	add	r3, r0
 8007d6c:	4682      	mov	sl, r0
 8007d6e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007d72:	9305      	str	r3, [sp, #20]
 8007d74:	1c93      	adds	r3, r2, #2
 8007d76:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007d7a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007d7e:	32fe      	adds	r2, #254	; 0xfe
 8007d80:	18d1      	adds	r1, r2, r3
 8007d82:	461f      	mov	r7, r3
 8007d84:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007d88:	9100      	str	r1, [sp, #0]
 8007d8a:	2830      	cmp	r0, #48	; 0x30
 8007d8c:	d0f8      	beq.n	8007d80 <__gethex+0x3c>
 8007d8e:	f7ff ffc3 	bl	8007d18 <__hexdig_fun>
 8007d92:	4604      	mov	r4, r0
 8007d94:	2800      	cmp	r0, #0
 8007d96:	d13a      	bne.n	8007e0e <__gethex+0xca>
 8007d98:	9901      	ldr	r1, [sp, #4]
 8007d9a:	4652      	mov	r2, sl
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	f001 fa33 	bl	8009208 <strncmp>
 8007da2:	4605      	mov	r5, r0
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d168      	bne.n	8007e7a <__gethex+0x136>
 8007da8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007dac:	eb07 060a 	add.w	r6, r7, sl
 8007db0:	f7ff ffb2 	bl	8007d18 <__hexdig_fun>
 8007db4:	2800      	cmp	r0, #0
 8007db6:	d062      	beq.n	8007e7e <__gethex+0x13a>
 8007db8:	4633      	mov	r3, r6
 8007dba:	7818      	ldrb	r0, [r3, #0]
 8007dbc:	2830      	cmp	r0, #48	; 0x30
 8007dbe:	461f      	mov	r7, r3
 8007dc0:	f103 0301 	add.w	r3, r3, #1
 8007dc4:	d0f9      	beq.n	8007dba <__gethex+0x76>
 8007dc6:	f7ff ffa7 	bl	8007d18 <__hexdig_fun>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	fab0 f480 	clz	r4, r0
 8007dd0:	0964      	lsrs	r4, r4, #5
 8007dd2:	4635      	mov	r5, r6
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	463a      	mov	r2, r7
 8007dd8:	4616      	mov	r6, r2
 8007dda:	3201      	adds	r2, #1
 8007ddc:	7830      	ldrb	r0, [r6, #0]
 8007dde:	f7ff ff9b 	bl	8007d18 <__hexdig_fun>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d1f8      	bne.n	8007dd8 <__gethex+0x94>
 8007de6:	9901      	ldr	r1, [sp, #4]
 8007de8:	4652      	mov	r2, sl
 8007dea:	4630      	mov	r0, r6
 8007dec:	f001 fa0c 	bl	8009208 <strncmp>
 8007df0:	b980      	cbnz	r0, 8007e14 <__gethex+0xd0>
 8007df2:	b94d      	cbnz	r5, 8007e08 <__gethex+0xc4>
 8007df4:	eb06 050a 	add.w	r5, r6, sl
 8007df8:	462a      	mov	r2, r5
 8007dfa:	4616      	mov	r6, r2
 8007dfc:	3201      	adds	r2, #1
 8007dfe:	7830      	ldrb	r0, [r6, #0]
 8007e00:	f7ff ff8a 	bl	8007d18 <__hexdig_fun>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d1f8      	bne.n	8007dfa <__gethex+0xb6>
 8007e08:	1bad      	subs	r5, r5, r6
 8007e0a:	00ad      	lsls	r5, r5, #2
 8007e0c:	e004      	b.n	8007e18 <__gethex+0xd4>
 8007e0e:	2400      	movs	r4, #0
 8007e10:	4625      	mov	r5, r4
 8007e12:	e7e0      	b.n	8007dd6 <__gethex+0x92>
 8007e14:	2d00      	cmp	r5, #0
 8007e16:	d1f7      	bne.n	8007e08 <__gethex+0xc4>
 8007e18:	7833      	ldrb	r3, [r6, #0]
 8007e1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007e1e:	2b50      	cmp	r3, #80	; 0x50
 8007e20:	d13b      	bne.n	8007e9a <__gethex+0x156>
 8007e22:	7873      	ldrb	r3, [r6, #1]
 8007e24:	2b2b      	cmp	r3, #43	; 0x2b
 8007e26:	d02c      	beq.n	8007e82 <__gethex+0x13e>
 8007e28:	2b2d      	cmp	r3, #45	; 0x2d
 8007e2a:	d02e      	beq.n	8007e8a <__gethex+0x146>
 8007e2c:	1c71      	adds	r1, r6, #1
 8007e2e:	f04f 0900 	mov.w	r9, #0
 8007e32:	7808      	ldrb	r0, [r1, #0]
 8007e34:	f7ff ff70 	bl	8007d18 <__hexdig_fun>
 8007e38:	1e43      	subs	r3, r0, #1
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	2b18      	cmp	r3, #24
 8007e3e:	d82c      	bhi.n	8007e9a <__gethex+0x156>
 8007e40:	f1a0 0210 	sub.w	r2, r0, #16
 8007e44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007e48:	f7ff ff66 	bl	8007d18 <__hexdig_fun>
 8007e4c:	1e43      	subs	r3, r0, #1
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	2b18      	cmp	r3, #24
 8007e52:	d91d      	bls.n	8007e90 <__gethex+0x14c>
 8007e54:	f1b9 0f00 	cmp.w	r9, #0
 8007e58:	d000      	beq.n	8007e5c <__gethex+0x118>
 8007e5a:	4252      	negs	r2, r2
 8007e5c:	4415      	add	r5, r2
 8007e5e:	f8cb 1000 	str.w	r1, [fp]
 8007e62:	b1e4      	cbz	r4, 8007e9e <__gethex+0x15a>
 8007e64:	9b00      	ldr	r3, [sp, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	bf14      	ite	ne
 8007e6a:	2700      	movne	r7, #0
 8007e6c:	2706      	moveq	r7, #6
 8007e6e:	4638      	mov	r0, r7
 8007e70:	b009      	add	sp, #36	; 0x24
 8007e72:	ecbd 8b02 	vpop	{d8}
 8007e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e7a:	463e      	mov	r6, r7
 8007e7c:	4625      	mov	r5, r4
 8007e7e:	2401      	movs	r4, #1
 8007e80:	e7ca      	b.n	8007e18 <__gethex+0xd4>
 8007e82:	f04f 0900 	mov.w	r9, #0
 8007e86:	1cb1      	adds	r1, r6, #2
 8007e88:	e7d3      	b.n	8007e32 <__gethex+0xee>
 8007e8a:	f04f 0901 	mov.w	r9, #1
 8007e8e:	e7fa      	b.n	8007e86 <__gethex+0x142>
 8007e90:	230a      	movs	r3, #10
 8007e92:	fb03 0202 	mla	r2, r3, r2, r0
 8007e96:	3a10      	subs	r2, #16
 8007e98:	e7d4      	b.n	8007e44 <__gethex+0x100>
 8007e9a:	4631      	mov	r1, r6
 8007e9c:	e7df      	b.n	8007e5e <__gethex+0x11a>
 8007e9e:	1bf3      	subs	r3, r6, r7
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	4621      	mov	r1, r4
 8007ea4:	2b07      	cmp	r3, #7
 8007ea6:	dc0b      	bgt.n	8007ec0 <__gethex+0x17c>
 8007ea8:	ee18 0a10 	vmov	r0, s16
 8007eac:	f000 fa7e 	bl	80083ac <_Balloc>
 8007eb0:	4604      	mov	r4, r0
 8007eb2:	b940      	cbnz	r0, 8007ec6 <__gethex+0x182>
 8007eb4:	4b5d      	ldr	r3, [pc, #372]	; (800802c <__gethex+0x2e8>)
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	21de      	movs	r1, #222	; 0xde
 8007eba:	485d      	ldr	r0, [pc, #372]	; (8008030 <__gethex+0x2ec>)
 8007ebc:	f001 f9c6 	bl	800924c <__assert_func>
 8007ec0:	3101      	adds	r1, #1
 8007ec2:	105b      	asrs	r3, r3, #1
 8007ec4:	e7ee      	b.n	8007ea4 <__gethex+0x160>
 8007ec6:	f100 0914 	add.w	r9, r0, #20
 8007eca:	f04f 0b00 	mov.w	fp, #0
 8007ece:	f1ca 0301 	rsb	r3, sl, #1
 8007ed2:	f8cd 9008 	str.w	r9, [sp, #8]
 8007ed6:	f8cd b000 	str.w	fp, [sp]
 8007eda:	9306      	str	r3, [sp, #24]
 8007edc:	42b7      	cmp	r7, r6
 8007ede:	d340      	bcc.n	8007f62 <__gethex+0x21e>
 8007ee0:	9802      	ldr	r0, [sp, #8]
 8007ee2:	9b00      	ldr	r3, [sp, #0]
 8007ee4:	f840 3b04 	str.w	r3, [r0], #4
 8007ee8:	eba0 0009 	sub.w	r0, r0, r9
 8007eec:	1080      	asrs	r0, r0, #2
 8007eee:	0146      	lsls	r6, r0, #5
 8007ef0:	6120      	str	r0, [r4, #16]
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 fb4c 	bl	8008590 <__hi0bits>
 8007ef8:	1a30      	subs	r0, r6, r0
 8007efa:	f8d8 6000 	ldr.w	r6, [r8]
 8007efe:	42b0      	cmp	r0, r6
 8007f00:	dd63      	ble.n	8007fca <__gethex+0x286>
 8007f02:	1b87      	subs	r7, r0, r6
 8007f04:	4639      	mov	r1, r7
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 fef0 	bl	8008cec <__any_on>
 8007f0c:	4682      	mov	sl, r0
 8007f0e:	b1a8      	cbz	r0, 8007f3c <__gethex+0x1f8>
 8007f10:	1e7b      	subs	r3, r7, #1
 8007f12:	1159      	asrs	r1, r3, #5
 8007f14:	f003 021f 	and.w	r2, r3, #31
 8007f18:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007f1c:	f04f 0a01 	mov.w	sl, #1
 8007f20:	fa0a f202 	lsl.w	r2, sl, r2
 8007f24:	420a      	tst	r2, r1
 8007f26:	d009      	beq.n	8007f3c <__gethex+0x1f8>
 8007f28:	4553      	cmp	r3, sl
 8007f2a:	dd05      	ble.n	8007f38 <__gethex+0x1f4>
 8007f2c:	1eb9      	subs	r1, r7, #2
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f000 fedc 	bl	8008cec <__any_on>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d145      	bne.n	8007fc4 <__gethex+0x280>
 8007f38:	f04f 0a02 	mov.w	sl, #2
 8007f3c:	4639      	mov	r1, r7
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f7ff fe98 	bl	8007c74 <rshift>
 8007f44:	443d      	add	r5, r7
 8007f46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f4a:	42ab      	cmp	r3, r5
 8007f4c:	da4c      	bge.n	8007fe8 <__gethex+0x2a4>
 8007f4e:	ee18 0a10 	vmov	r0, s16
 8007f52:	4621      	mov	r1, r4
 8007f54:	f000 fa6a 	bl	800842c <_Bfree>
 8007f58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	6013      	str	r3, [r2, #0]
 8007f5e:	27a3      	movs	r7, #163	; 0xa3
 8007f60:	e785      	b.n	8007e6e <__gethex+0x12a>
 8007f62:	1e73      	subs	r3, r6, #1
 8007f64:	9a05      	ldr	r2, [sp, #20]
 8007f66:	9303      	str	r3, [sp, #12]
 8007f68:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d019      	beq.n	8007fa4 <__gethex+0x260>
 8007f70:	f1bb 0f20 	cmp.w	fp, #32
 8007f74:	d107      	bne.n	8007f86 <__gethex+0x242>
 8007f76:	9b02      	ldr	r3, [sp, #8]
 8007f78:	9a00      	ldr	r2, [sp, #0]
 8007f7a:	f843 2b04 	str.w	r2, [r3], #4
 8007f7e:	9302      	str	r3, [sp, #8]
 8007f80:	2300      	movs	r3, #0
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	469b      	mov	fp, r3
 8007f86:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007f8a:	f7ff fec5 	bl	8007d18 <__hexdig_fun>
 8007f8e:	9b00      	ldr	r3, [sp, #0]
 8007f90:	f000 000f 	and.w	r0, r0, #15
 8007f94:	fa00 f00b 	lsl.w	r0, r0, fp
 8007f98:	4303      	orrs	r3, r0
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	f10b 0b04 	add.w	fp, fp, #4
 8007fa0:	9b03      	ldr	r3, [sp, #12]
 8007fa2:	e00d      	b.n	8007fc0 <__gethex+0x27c>
 8007fa4:	9b03      	ldr	r3, [sp, #12]
 8007fa6:	9a06      	ldr	r2, [sp, #24]
 8007fa8:	4413      	add	r3, r2
 8007faa:	42bb      	cmp	r3, r7
 8007fac:	d3e0      	bcc.n	8007f70 <__gethex+0x22c>
 8007fae:	4618      	mov	r0, r3
 8007fb0:	9901      	ldr	r1, [sp, #4]
 8007fb2:	9307      	str	r3, [sp, #28]
 8007fb4:	4652      	mov	r2, sl
 8007fb6:	f001 f927 	bl	8009208 <strncmp>
 8007fba:	9b07      	ldr	r3, [sp, #28]
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	d1d7      	bne.n	8007f70 <__gethex+0x22c>
 8007fc0:	461e      	mov	r6, r3
 8007fc2:	e78b      	b.n	8007edc <__gethex+0x198>
 8007fc4:	f04f 0a03 	mov.w	sl, #3
 8007fc8:	e7b8      	b.n	8007f3c <__gethex+0x1f8>
 8007fca:	da0a      	bge.n	8007fe2 <__gethex+0x29e>
 8007fcc:	1a37      	subs	r7, r6, r0
 8007fce:	4621      	mov	r1, r4
 8007fd0:	ee18 0a10 	vmov	r0, s16
 8007fd4:	463a      	mov	r2, r7
 8007fd6:	f000 fc45 	bl	8008864 <__lshift>
 8007fda:	1bed      	subs	r5, r5, r7
 8007fdc:	4604      	mov	r4, r0
 8007fde:	f100 0914 	add.w	r9, r0, #20
 8007fe2:	f04f 0a00 	mov.w	sl, #0
 8007fe6:	e7ae      	b.n	8007f46 <__gethex+0x202>
 8007fe8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007fec:	42a8      	cmp	r0, r5
 8007fee:	dd72      	ble.n	80080d6 <__gethex+0x392>
 8007ff0:	1b45      	subs	r5, r0, r5
 8007ff2:	42ae      	cmp	r6, r5
 8007ff4:	dc36      	bgt.n	8008064 <__gethex+0x320>
 8007ff6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d02a      	beq.n	8008054 <__gethex+0x310>
 8007ffe:	2b03      	cmp	r3, #3
 8008000:	d02c      	beq.n	800805c <__gethex+0x318>
 8008002:	2b01      	cmp	r3, #1
 8008004:	d11c      	bne.n	8008040 <__gethex+0x2fc>
 8008006:	42ae      	cmp	r6, r5
 8008008:	d11a      	bne.n	8008040 <__gethex+0x2fc>
 800800a:	2e01      	cmp	r6, #1
 800800c:	d112      	bne.n	8008034 <__gethex+0x2f0>
 800800e:	9a04      	ldr	r2, [sp, #16]
 8008010:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	2301      	movs	r3, #1
 8008018:	6123      	str	r3, [r4, #16]
 800801a:	f8c9 3000 	str.w	r3, [r9]
 800801e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008020:	2762      	movs	r7, #98	; 0x62
 8008022:	601c      	str	r4, [r3, #0]
 8008024:	e723      	b.n	8007e6e <__gethex+0x12a>
 8008026:	bf00      	nop
 8008028:	0800b580 	.word	0x0800b580
 800802c:	0800b508 	.word	0x0800b508
 8008030:	0800b519 	.word	0x0800b519
 8008034:	1e71      	subs	r1, r6, #1
 8008036:	4620      	mov	r0, r4
 8008038:	f000 fe58 	bl	8008cec <__any_on>
 800803c:	2800      	cmp	r0, #0
 800803e:	d1e6      	bne.n	800800e <__gethex+0x2ca>
 8008040:	ee18 0a10 	vmov	r0, s16
 8008044:	4621      	mov	r1, r4
 8008046:	f000 f9f1 	bl	800842c <_Bfree>
 800804a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800804c:	2300      	movs	r3, #0
 800804e:	6013      	str	r3, [r2, #0]
 8008050:	2750      	movs	r7, #80	; 0x50
 8008052:	e70c      	b.n	8007e6e <__gethex+0x12a>
 8008054:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1f2      	bne.n	8008040 <__gethex+0x2fc>
 800805a:	e7d8      	b.n	800800e <__gethex+0x2ca>
 800805c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1d5      	bne.n	800800e <__gethex+0x2ca>
 8008062:	e7ed      	b.n	8008040 <__gethex+0x2fc>
 8008064:	1e6f      	subs	r7, r5, #1
 8008066:	f1ba 0f00 	cmp.w	sl, #0
 800806a:	d131      	bne.n	80080d0 <__gethex+0x38c>
 800806c:	b127      	cbz	r7, 8008078 <__gethex+0x334>
 800806e:	4639      	mov	r1, r7
 8008070:	4620      	mov	r0, r4
 8008072:	f000 fe3b 	bl	8008cec <__any_on>
 8008076:	4682      	mov	sl, r0
 8008078:	117b      	asrs	r3, r7, #5
 800807a:	2101      	movs	r1, #1
 800807c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008080:	f007 071f 	and.w	r7, r7, #31
 8008084:	fa01 f707 	lsl.w	r7, r1, r7
 8008088:	421f      	tst	r7, r3
 800808a:	4629      	mov	r1, r5
 800808c:	4620      	mov	r0, r4
 800808e:	bf18      	it	ne
 8008090:	f04a 0a02 	orrne.w	sl, sl, #2
 8008094:	1b76      	subs	r6, r6, r5
 8008096:	f7ff fded 	bl	8007c74 <rshift>
 800809a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800809e:	2702      	movs	r7, #2
 80080a0:	f1ba 0f00 	cmp.w	sl, #0
 80080a4:	d048      	beq.n	8008138 <__gethex+0x3f4>
 80080a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d015      	beq.n	80080da <__gethex+0x396>
 80080ae:	2b03      	cmp	r3, #3
 80080b0:	d017      	beq.n	80080e2 <__gethex+0x39e>
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d109      	bne.n	80080ca <__gethex+0x386>
 80080b6:	f01a 0f02 	tst.w	sl, #2
 80080ba:	d006      	beq.n	80080ca <__gethex+0x386>
 80080bc:	f8d9 0000 	ldr.w	r0, [r9]
 80080c0:	ea4a 0a00 	orr.w	sl, sl, r0
 80080c4:	f01a 0f01 	tst.w	sl, #1
 80080c8:	d10e      	bne.n	80080e8 <__gethex+0x3a4>
 80080ca:	f047 0710 	orr.w	r7, r7, #16
 80080ce:	e033      	b.n	8008138 <__gethex+0x3f4>
 80080d0:	f04f 0a01 	mov.w	sl, #1
 80080d4:	e7d0      	b.n	8008078 <__gethex+0x334>
 80080d6:	2701      	movs	r7, #1
 80080d8:	e7e2      	b.n	80080a0 <__gethex+0x35c>
 80080da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080dc:	f1c3 0301 	rsb	r3, r3, #1
 80080e0:	9315      	str	r3, [sp, #84]	; 0x54
 80080e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d0f0      	beq.n	80080ca <__gethex+0x386>
 80080e8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80080ec:	f104 0314 	add.w	r3, r4, #20
 80080f0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80080f4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80080f8:	f04f 0c00 	mov.w	ip, #0
 80080fc:	4618      	mov	r0, r3
 80080fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008102:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008106:	d01c      	beq.n	8008142 <__gethex+0x3fe>
 8008108:	3201      	adds	r2, #1
 800810a:	6002      	str	r2, [r0, #0]
 800810c:	2f02      	cmp	r7, #2
 800810e:	f104 0314 	add.w	r3, r4, #20
 8008112:	d13f      	bne.n	8008194 <__gethex+0x450>
 8008114:	f8d8 2000 	ldr.w	r2, [r8]
 8008118:	3a01      	subs	r2, #1
 800811a:	42b2      	cmp	r2, r6
 800811c:	d10a      	bne.n	8008134 <__gethex+0x3f0>
 800811e:	1171      	asrs	r1, r6, #5
 8008120:	2201      	movs	r2, #1
 8008122:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008126:	f006 061f 	and.w	r6, r6, #31
 800812a:	fa02 f606 	lsl.w	r6, r2, r6
 800812e:	421e      	tst	r6, r3
 8008130:	bf18      	it	ne
 8008132:	4617      	movne	r7, r2
 8008134:	f047 0720 	orr.w	r7, r7, #32
 8008138:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800813a:	601c      	str	r4, [r3, #0]
 800813c:	9b04      	ldr	r3, [sp, #16]
 800813e:	601d      	str	r5, [r3, #0]
 8008140:	e695      	b.n	8007e6e <__gethex+0x12a>
 8008142:	4299      	cmp	r1, r3
 8008144:	f843 cc04 	str.w	ip, [r3, #-4]
 8008148:	d8d8      	bhi.n	80080fc <__gethex+0x3b8>
 800814a:	68a3      	ldr	r3, [r4, #8]
 800814c:	459b      	cmp	fp, r3
 800814e:	db19      	blt.n	8008184 <__gethex+0x440>
 8008150:	6861      	ldr	r1, [r4, #4]
 8008152:	ee18 0a10 	vmov	r0, s16
 8008156:	3101      	adds	r1, #1
 8008158:	f000 f928 	bl	80083ac <_Balloc>
 800815c:	4681      	mov	r9, r0
 800815e:	b918      	cbnz	r0, 8008168 <__gethex+0x424>
 8008160:	4b1a      	ldr	r3, [pc, #104]	; (80081cc <__gethex+0x488>)
 8008162:	4602      	mov	r2, r0
 8008164:	2184      	movs	r1, #132	; 0x84
 8008166:	e6a8      	b.n	8007eba <__gethex+0x176>
 8008168:	6922      	ldr	r2, [r4, #16]
 800816a:	3202      	adds	r2, #2
 800816c:	f104 010c 	add.w	r1, r4, #12
 8008170:	0092      	lsls	r2, r2, #2
 8008172:	300c      	adds	r0, #12
 8008174:	f000 f90c 	bl	8008390 <memcpy>
 8008178:	4621      	mov	r1, r4
 800817a:	ee18 0a10 	vmov	r0, s16
 800817e:	f000 f955 	bl	800842c <_Bfree>
 8008182:	464c      	mov	r4, r9
 8008184:	6923      	ldr	r3, [r4, #16]
 8008186:	1c5a      	adds	r2, r3, #1
 8008188:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800818c:	6122      	str	r2, [r4, #16]
 800818e:	2201      	movs	r2, #1
 8008190:	615a      	str	r2, [r3, #20]
 8008192:	e7bb      	b.n	800810c <__gethex+0x3c8>
 8008194:	6922      	ldr	r2, [r4, #16]
 8008196:	455a      	cmp	r2, fp
 8008198:	dd0b      	ble.n	80081b2 <__gethex+0x46e>
 800819a:	2101      	movs	r1, #1
 800819c:	4620      	mov	r0, r4
 800819e:	f7ff fd69 	bl	8007c74 <rshift>
 80081a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80081a6:	3501      	adds	r5, #1
 80081a8:	42ab      	cmp	r3, r5
 80081aa:	f6ff aed0 	blt.w	8007f4e <__gethex+0x20a>
 80081ae:	2701      	movs	r7, #1
 80081b0:	e7c0      	b.n	8008134 <__gethex+0x3f0>
 80081b2:	f016 061f 	ands.w	r6, r6, #31
 80081b6:	d0fa      	beq.n	80081ae <__gethex+0x46a>
 80081b8:	4453      	add	r3, sl
 80081ba:	f1c6 0620 	rsb	r6, r6, #32
 80081be:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80081c2:	f000 f9e5 	bl	8008590 <__hi0bits>
 80081c6:	42b0      	cmp	r0, r6
 80081c8:	dbe7      	blt.n	800819a <__gethex+0x456>
 80081ca:	e7f0      	b.n	80081ae <__gethex+0x46a>
 80081cc:	0800b508 	.word	0x0800b508

080081d0 <L_shift>:
 80081d0:	f1c2 0208 	rsb	r2, r2, #8
 80081d4:	0092      	lsls	r2, r2, #2
 80081d6:	b570      	push	{r4, r5, r6, lr}
 80081d8:	f1c2 0620 	rsb	r6, r2, #32
 80081dc:	6843      	ldr	r3, [r0, #4]
 80081de:	6804      	ldr	r4, [r0, #0]
 80081e0:	fa03 f506 	lsl.w	r5, r3, r6
 80081e4:	432c      	orrs	r4, r5
 80081e6:	40d3      	lsrs	r3, r2
 80081e8:	6004      	str	r4, [r0, #0]
 80081ea:	f840 3f04 	str.w	r3, [r0, #4]!
 80081ee:	4288      	cmp	r0, r1
 80081f0:	d3f4      	bcc.n	80081dc <L_shift+0xc>
 80081f2:	bd70      	pop	{r4, r5, r6, pc}

080081f4 <__match>:
 80081f4:	b530      	push	{r4, r5, lr}
 80081f6:	6803      	ldr	r3, [r0, #0]
 80081f8:	3301      	adds	r3, #1
 80081fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081fe:	b914      	cbnz	r4, 8008206 <__match+0x12>
 8008200:	6003      	str	r3, [r0, #0]
 8008202:	2001      	movs	r0, #1
 8008204:	bd30      	pop	{r4, r5, pc}
 8008206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800820a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800820e:	2d19      	cmp	r5, #25
 8008210:	bf98      	it	ls
 8008212:	3220      	addls	r2, #32
 8008214:	42a2      	cmp	r2, r4
 8008216:	d0f0      	beq.n	80081fa <__match+0x6>
 8008218:	2000      	movs	r0, #0
 800821a:	e7f3      	b.n	8008204 <__match+0x10>

0800821c <__hexnan>:
 800821c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008220:	680b      	ldr	r3, [r1, #0]
 8008222:	115e      	asrs	r6, r3, #5
 8008224:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008228:	f013 031f 	ands.w	r3, r3, #31
 800822c:	b087      	sub	sp, #28
 800822e:	bf18      	it	ne
 8008230:	3604      	addne	r6, #4
 8008232:	2500      	movs	r5, #0
 8008234:	1f37      	subs	r7, r6, #4
 8008236:	4690      	mov	r8, r2
 8008238:	6802      	ldr	r2, [r0, #0]
 800823a:	9301      	str	r3, [sp, #4]
 800823c:	4682      	mov	sl, r0
 800823e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008242:	46b9      	mov	r9, r7
 8008244:	463c      	mov	r4, r7
 8008246:	9502      	str	r5, [sp, #8]
 8008248:	46ab      	mov	fp, r5
 800824a:	7851      	ldrb	r1, [r2, #1]
 800824c:	1c53      	adds	r3, r2, #1
 800824e:	9303      	str	r3, [sp, #12]
 8008250:	b341      	cbz	r1, 80082a4 <__hexnan+0x88>
 8008252:	4608      	mov	r0, r1
 8008254:	9205      	str	r2, [sp, #20]
 8008256:	9104      	str	r1, [sp, #16]
 8008258:	f7ff fd5e 	bl	8007d18 <__hexdig_fun>
 800825c:	2800      	cmp	r0, #0
 800825e:	d14f      	bne.n	8008300 <__hexnan+0xe4>
 8008260:	9904      	ldr	r1, [sp, #16]
 8008262:	9a05      	ldr	r2, [sp, #20]
 8008264:	2920      	cmp	r1, #32
 8008266:	d818      	bhi.n	800829a <__hexnan+0x7e>
 8008268:	9b02      	ldr	r3, [sp, #8]
 800826a:	459b      	cmp	fp, r3
 800826c:	dd13      	ble.n	8008296 <__hexnan+0x7a>
 800826e:	454c      	cmp	r4, r9
 8008270:	d206      	bcs.n	8008280 <__hexnan+0x64>
 8008272:	2d07      	cmp	r5, #7
 8008274:	dc04      	bgt.n	8008280 <__hexnan+0x64>
 8008276:	462a      	mov	r2, r5
 8008278:	4649      	mov	r1, r9
 800827a:	4620      	mov	r0, r4
 800827c:	f7ff ffa8 	bl	80081d0 <L_shift>
 8008280:	4544      	cmp	r4, r8
 8008282:	d950      	bls.n	8008326 <__hexnan+0x10a>
 8008284:	2300      	movs	r3, #0
 8008286:	f1a4 0904 	sub.w	r9, r4, #4
 800828a:	f844 3c04 	str.w	r3, [r4, #-4]
 800828e:	f8cd b008 	str.w	fp, [sp, #8]
 8008292:	464c      	mov	r4, r9
 8008294:	461d      	mov	r5, r3
 8008296:	9a03      	ldr	r2, [sp, #12]
 8008298:	e7d7      	b.n	800824a <__hexnan+0x2e>
 800829a:	2929      	cmp	r1, #41	; 0x29
 800829c:	d156      	bne.n	800834c <__hexnan+0x130>
 800829e:	3202      	adds	r2, #2
 80082a0:	f8ca 2000 	str.w	r2, [sl]
 80082a4:	f1bb 0f00 	cmp.w	fp, #0
 80082a8:	d050      	beq.n	800834c <__hexnan+0x130>
 80082aa:	454c      	cmp	r4, r9
 80082ac:	d206      	bcs.n	80082bc <__hexnan+0xa0>
 80082ae:	2d07      	cmp	r5, #7
 80082b0:	dc04      	bgt.n	80082bc <__hexnan+0xa0>
 80082b2:	462a      	mov	r2, r5
 80082b4:	4649      	mov	r1, r9
 80082b6:	4620      	mov	r0, r4
 80082b8:	f7ff ff8a 	bl	80081d0 <L_shift>
 80082bc:	4544      	cmp	r4, r8
 80082be:	d934      	bls.n	800832a <__hexnan+0x10e>
 80082c0:	f1a8 0204 	sub.w	r2, r8, #4
 80082c4:	4623      	mov	r3, r4
 80082c6:	f853 1b04 	ldr.w	r1, [r3], #4
 80082ca:	f842 1f04 	str.w	r1, [r2, #4]!
 80082ce:	429f      	cmp	r7, r3
 80082d0:	d2f9      	bcs.n	80082c6 <__hexnan+0xaa>
 80082d2:	1b3b      	subs	r3, r7, r4
 80082d4:	f023 0303 	bic.w	r3, r3, #3
 80082d8:	3304      	adds	r3, #4
 80082da:	3401      	adds	r4, #1
 80082dc:	3e03      	subs	r6, #3
 80082de:	42b4      	cmp	r4, r6
 80082e0:	bf88      	it	hi
 80082e2:	2304      	movhi	r3, #4
 80082e4:	4443      	add	r3, r8
 80082e6:	2200      	movs	r2, #0
 80082e8:	f843 2b04 	str.w	r2, [r3], #4
 80082ec:	429f      	cmp	r7, r3
 80082ee:	d2fb      	bcs.n	80082e8 <__hexnan+0xcc>
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	b91b      	cbnz	r3, 80082fc <__hexnan+0xe0>
 80082f4:	4547      	cmp	r7, r8
 80082f6:	d127      	bne.n	8008348 <__hexnan+0x12c>
 80082f8:	2301      	movs	r3, #1
 80082fa:	603b      	str	r3, [r7, #0]
 80082fc:	2005      	movs	r0, #5
 80082fe:	e026      	b.n	800834e <__hexnan+0x132>
 8008300:	3501      	adds	r5, #1
 8008302:	2d08      	cmp	r5, #8
 8008304:	f10b 0b01 	add.w	fp, fp, #1
 8008308:	dd06      	ble.n	8008318 <__hexnan+0xfc>
 800830a:	4544      	cmp	r4, r8
 800830c:	d9c3      	bls.n	8008296 <__hexnan+0x7a>
 800830e:	2300      	movs	r3, #0
 8008310:	f844 3c04 	str.w	r3, [r4, #-4]
 8008314:	2501      	movs	r5, #1
 8008316:	3c04      	subs	r4, #4
 8008318:	6822      	ldr	r2, [r4, #0]
 800831a:	f000 000f 	and.w	r0, r0, #15
 800831e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008322:	6022      	str	r2, [r4, #0]
 8008324:	e7b7      	b.n	8008296 <__hexnan+0x7a>
 8008326:	2508      	movs	r5, #8
 8008328:	e7b5      	b.n	8008296 <__hexnan+0x7a>
 800832a:	9b01      	ldr	r3, [sp, #4]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d0df      	beq.n	80082f0 <__hexnan+0xd4>
 8008330:	f04f 32ff 	mov.w	r2, #4294967295
 8008334:	f1c3 0320 	rsb	r3, r3, #32
 8008338:	fa22 f303 	lsr.w	r3, r2, r3
 800833c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008340:	401a      	ands	r2, r3
 8008342:	f846 2c04 	str.w	r2, [r6, #-4]
 8008346:	e7d3      	b.n	80082f0 <__hexnan+0xd4>
 8008348:	3f04      	subs	r7, #4
 800834a:	e7d1      	b.n	80082f0 <__hexnan+0xd4>
 800834c:	2004      	movs	r0, #4
 800834e:	b007      	add	sp, #28
 8008350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008354 <_localeconv_r>:
 8008354:	4800      	ldr	r0, [pc, #0]	; (8008358 <_localeconv_r+0x4>)
 8008356:	4770      	bx	lr
 8008358:	20000174 	.word	0x20000174

0800835c <malloc>:
 800835c:	4b02      	ldr	r3, [pc, #8]	; (8008368 <malloc+0xc>)
 800835e:	4601      	mov	r1, r0
 8008360:	6818      	ldr	r0, [r3, #0]
 8008362:	f000 bd67 	b.w	8008e34 <_malloc_r>
 8008366:	bf00      	nop
 8008368:	2000001c 	.word	0x2000001c

0800836c <__ascii_mbtowc>:
 800836c:	b082      	sub	sp, #8
 800836e:	b901      	cbnz	r1, 8008372 <__ascii_mbtowc+0x6>
 8008370:	a901      	add	r1, sp, #4
 8008372:	b142      	cbz	r2, 8008386 <__ascii_mbtowc+0x1a>
 8008374:	b14b      	cbz	r3, 800838a <__ascii_mbtowc+0x1e>
 8008376:	7813      	ldrb	r3, [r2, #0]
 8008378:	600b      	str	r3, [r1, #0]
 800837a:	7812      	ldrb	r2, [r2, #0]
 800837c:	1e10      	subs	r0, r2, #0
 800837e:	bf18      	it	ne
 8008380:	2001      	movne	r0, #1
 8008382:	b002      	add	sp, #8
 8008384:	4770      	bx	lr
 8008386:	4610      	mov	r0, r2
 8008388:	e7fb      	b.n	8008382 <__ascii_mbtowc+0x16>
 800838a:	f06f 0001 	mvn.w	r0, #1
 800838e:	e7f8      	b.n	8008382 <__ascii_mbtowc+0x16>

08008390 <memcpy>:
 8008390:	440a      	add	r2, r1
 8008392:	4291      	cmp	r1, r2
 8008394:	f100 33ff 	add.w	r3, r0, #4294967295
 8008398:	d100      	bne.n	800839c <memcpy+0xc>
 800839a:	4770      	bx	lr
 800839c:	b510      	push	{r4, lr}
 800839e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083a6:	4291      	cmp	r1, r2
 80083a8:	d1f9      	bne.n	800839e <memcpy+0xe>
 80083aa:	bd10      	pop	{r4, pc}

080083ac <_Balloc>:
 80083ac:	b570      	push	{r4, r5, r6, lr}
 80083ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80083b0:	4604      	mov	r4, r0
 80083b2:	460d      	mov	r5, r1
 80083b4:	b976      	cbnz	r6, 80083d4 <_Balloc+0x28>
 80083b6:	2010      	movs	r0, #16
 80083b8:	f7ff ffd0 	bl	800835c <malloc>
 80083bc:	4602      	mov	r2, r0
 80083be:	6260      	str	r0, [r4, #36]	; 0x24
 80083c0:	b920      	cbnz	r0, 80083cc <_Balloc+0x20>
 80083c2:	4b18      	ldr	r3, [pc, #96]	; (8008424 <_Balloc+0x78>)
 80083c4:	4818      	ldr	r0, [pc, #96]	; (8008428 <_Balloc+0x7c>)
 80083c6:	2166      	movs	r1, #102	; 0x66
 80083c8:	f000 ff40 	bl	800924c <__assert_func>
 80083cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083d0:	6006      	str	r6, [r0, #0]
 80083d2:	60c6      	str	r6, [r0, #12]
 80083d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80083d6:	68f3      	ldr	r3, [r6, #12]
 80083d8:	b183      	cbz	r3, 80083fc <_Balloc+0x50>
 80083da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083e2:	b9b8      	cbnz	r0, 8008414 <_Balloc+0x68>
 80083e4:	2101      	movs	r1, #1
 80083e6:	fa01 f605 	lsl.w	r6, r1, r5
 80083ea:	1d72      	adds	r2, r6, #5
 80083ec:	0092      	lsls	r2, r2, #2
 80083ee:	4620      	mov	r0, r4
 80083f0:	f000 fc9d 	bl	8008d2e <_calloc_r>
 80083f4:	b160      	cbz	r0, 8008410 <_Balloc+0x64>
 80083f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083fa:	e00e      	b.n	800841a <_Balloc+0x6e>
 80083fc:	2221      	movs	r2, #33	; 0x21
 80083fe:	2104      	movs	r1, #4
 8008400:	4620      	mov	r0, r4
 8008402:	f000 fc94 	bl	8008d2e <_calloc_r>
 8008406:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008408:	60f0      	str	r0, [r6, #12]
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1e4      	bne.n	80083da <_Balloc+0x2e>
 8008410:	2000      	movs	r0, #0
 8008412:	bd70      	pop	{r4, r5, r6, pc}
 8008414:	6802      	ldr	r2, [r0, #0]
 8008416:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800841a:	2300      	movs	r3, #0
 800841c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008420:	e7f7      	b.n	8008412 <_Balloc+0x66>
 8008422:	bf00      	nop
 8008424:	0800b496 	.word	0x0800b496
 8008428:	0800b594 	.word	0x0800b594

0800842c <_Bfree>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008430:	4605      	mov	r5, r0
 8008432:	460c      	mov	r4, r1
 8008434:	b976      	cbnz	r6, 8008454 <_Bfree+0x28>
 8008436:	2010      	movs	r0, #16
 8008438:	f7ff ff90 	bl	800835c <malloc>
 800843c:	4602      	mov	r2, r0
 800843e:	6268      	str	r0, [r5, #36]	; 0x24
 8008440:	b920      	cbnz	r0, 800844c <_Bfree+0x20>
 8008442:	4b09      	ldr	r3, [pc, #36]	; (8008468 <_Bfree+0x3c>)
 8008444:	4809      	ldr	r0, [pc, #36]	; (800846c <_Bfree+0x40>)
 8008446:	218a      	movs	r1, #138	; 0x8a
 8008448:	f000 ff00 	bl	800924c <__assert_func>
 800844c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008450:	6006      	str	r6, [r0, #0]
 8008452:	60c6      	str	r6, [r0, #12]
 8008454:	b13c      	cbz	r4, 8008466 <_Bfree+0x3a>
 8008456:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008458:	6862      	ldr	r2, [r4, #4]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008460:	6021      	str	r1, [r4, #0]
 8008462:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008466:	bd70      	pop	{r4, r5, r6, pc}
 8008468:	0800b496 	.word	0x0800b496
 800846c:	0800b594 	.word	0x0800b594

08008470 <__multadd>:
 8008470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008474:	690d      	ldr	r5, [r1, #16]
 8008476:	4607      	mov	r7, r0
 8008478:	460c      	mov	r4, r1
 800847a:	461e      	mov	r6, r3
 800847c:	f101 0c14 	add.w	ip, r1, #20
 8008480:	2000      	movs	r0, #0
 8008482:	f8dc 3000 	ldr.w	r3, [ip]
 8008486:	b299      	uxth	r1, r3
 8008488:	fb02 6101 	mla	r1, r2, r1, r6
 800848c:	0c1e      	lsrs	r6, r3, #16
 800848e:	0c0b      	lsrs	r3, r1, #16
 8008490:	fb02 3306 	mla	r3, r2, r6, r3
 8008494:	b289      	uxth	r1, r1
 8008496:	3001      	adds	r0, #1
 8008498:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800849c:	4285      	cmp	r5, r0
 800849e:	f84c 1b04 	str.w	r1, [ip], #4
 80084a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80084a6:	dcec      	bgt.n	8008482 <__multadd+0x12>
 80084a8:	b30e      	cbz	r6, 80084ee <__multadd+0x7e>
 80084aa:	68a3      	ldr	r3, [r4, #8]
 80084ac:	42ab      	cmp	r3, r5
 80084ae:	dc19      	bgt.n	80084e4 <__multadd+0x74>
 80084b0:	6861      	ldr	r1, [r4, #4]
 80084b2:	4638      	mov	r0, r7
 80084b4:	3101      	adds	r1, #1
 80084b6:	f7ff ff79 	bl	80083ac <_Balloc>
 80084ba:	4680      	mov	r8, r0
 80084bc:	b928      	cbnz	r0, 80084ca <__multadd+0x5a>
 80084be:	4602      	mov	r2, r0
 80084c0:	4b0c      	ldr	r3, [pc, #48]	; (80084f4 <__multadd+0x84>)
 80084c2:	480d      	ldr	r0, [pc, #52]	; (80084f8 <__multadd+0x88>)
 80084c4:	21b5      	movs	r1, #181	; 0xb5
 80084c6:	f000 fec1 	bl	800924c <__assert_func>
 80084ca:	6922      	ldr	r2, [r4, #16]
 80084cc:	3202      	adds	r2, #2
 80084ce:	f104 010c 	add.w	r1, r4, #12
 80084d2:	0092      	lsls	r2, r2, #2
 80084d4:	300c      	adds	r0, #12
 80084d6:	f7ff ff5b 	bl	8008390 <memcpy>
 80084da:	4621      	mov	r1, r4
 80084dc:	4638      	mov	r0, r7
 80084de:	f7ff ffa5 	bl	800842c <_Bfree>
 80084e2:	4644      	mov	r4, r8
 80084e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084e8:	3501      	adds	r5, #1
 80084ea:	615e      	str	r6, [r3, #20]
 80084ec:	6125      	str	r5, [r4, #16]
 80084ee:	4620      	mov	r0, r4
 80084f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084f4:	0800b508 	.word	0x0800b508
 80084f8:	0800b594 	.word	0x0800b594

080084fc <__s2b>:
 80084fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008500:	460c      	mov	r4, r1
 8008502:	4615      	mov	r5, r2
 8008504:	461f      	mov	r7, r3
 8008506:	2209      	movs	r2, #9
 8008508:	3308      	adds	r3, #8
 800850a:	4606      	mov	r6, r0
 800850c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008510:	2100      	movs	r1, #0
 8008512:	2201      	movs	r2, #1
 8008514:	429a      	cmp	r2, r3
 8008516:	db09      	blt.n	800852c <__s2b+0x30>
 8008518:	4630      	mov	r0, r6
 800851a:	f7ff ff47 	bl	80083ac <_Balloc>
 800851e:	b940      	cbnz	r0, 8008532 <__s2b+0x36>
 8008520:	4602      	mov	r2, r0
 8008522:	4b19      	ldr	r3, [pc, #100]	; (8008588 <__s2b+0x8c>)
 8008524:	4819      	ldr	r0, [pc, #100]	; (800858c <__s2b+0x90>)
 8008526:	21ce      	movs	r1, #206	; 0xce
 8008528:	f000 fe90 	bl	800924c <__assert_func>
 800852c:	0052      	lsls	r2, r2, #1
 800852e:	3101      	adds	r1, #1
 8008530:	e7f0      	b.n	8008514 <__s2b+0x18>
 8008532:	9b08      	ldr	r3, [sp, #32]
 8008534:	6143      	str	r3, [r0, #20]
 8008536:	2d09      	cmp	r5, #9
 8008538:	f04f 0301 	mov.w	r3, #1
 800853c:	6103      	str	r3, [r0, #16]
 800853e:	dd16      	ble.n	800856e <__s2b+0x72>
 8008540:	f104 0909 	add.w	r9, r4, #9
 8008544:	46c8      	mov	r8, r9
 8008546:	442c      	add	r4, r5
 8008548:	f818 3b01 	ldrb.w	r3, [r8], #1
 800854c:	4601      	mov	r1, r0
 800854e:	3b30      	subs	r3, #48	; 0x30
 8008550:	220a      	movs	r2, #10
 8008552:	4630      	mov	r0, r6
 8008554:	f7ff ff8c 	bl	8008470 <__multadd>
 8008558:	45a0      	cmp	r8, r4
 800855a:	d1f5      	bne.n	8008548 <__s2b+0x4c>
 800855c:	f1a5 0408 	sub.w	r4, r5, #8
 8008560:	444c      	add	r4, r9
 8008562:	1b2d      	subs	r5, r5, r4
 8008564:	1963      	adds	r3, r4, r5
 8008566:	42bb      	cmp	r3, r7
 8008568:	db04      	blt.n	8008574 <__s2b+0x78>
 800856a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800856e:	340a      	adds	r4, #10
 8008570:	2509      	movs	r5, #9
 8008572:	e7f6      	b.n	8008562 <__s2b+0x66>
 8008574:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008578:	4601      	mov	r1, r0
 800857a:	3b30      	subs	r3, #48	; 0x30
 800857c:	220a      	movs	r2, #10
 800857e:	4630      	mov	r0, r6
 8008580:	f7ff ff76 	bl	8008470 <__multadd>
 8008584:	e7ee      	b.n	8008564 <__s2b+0x68>
 8008586:	bf00      	nop
 8008588:	0800b508 	.word	0x0800b508
 800858c:	0800b594 	.word	0x0800b594

08008590 <__hi0bits>:
 8008590:	0c03      	lsrs	r3, r0, #16
 8008592:	041b      	lsls	r3, r3, #16
 8008594:	b9d3      	cbnz	r3, 80085cc <__hi0bits+0x3c>
 8008596:	0400      	lsls	r0, r0, #16
 8008598:	2310      	movs	r3, #16
 800859a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800859e:	bf04      	itt	eq
 80085a0:	0200      	lsleq	r0, r0, #8
 80085a2:	3308      	addeq	r3, #8
 80085a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80085a8:	bf04      	itt	eq
 80085aa:	0100      	lsleq	r0, r0, #4
 80085ac:	3304      	addeq	r3, #4
 80085ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80085b2:	bf04      	itt	eq
 80085b4:	0080      	lsleq	r0, r0, #2
 80085b6:	3302      	addeq	r3, #2
 80085b8:	2800      	cmp	r0, #0
 80085ba:	db05      	blt.n	80085c8 <__hi0bits+0x38>
 80085bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80085c0:	f103 0301 	add.w	r3, r3, #1
 80085c4:	bf08      	it	eq
 80085c6:	2320      	moveq	r3, #32
 80085c8:	4618      	mov	r0, r3
 80085ca:	4770      	bx	lr
 80085cc:	2300      	movs	r3, #0
 80085ce:	e7e4      	b.n	800859a <__hi0bits+0xa>

080085d0 <__lo0bits>:
 80085d0:	6803      	ldr	r3, [r0, #0]
 80085d2:	f013 0207 	ands.w	r2, r3, #7
 80085d6:	4601      	mov	r1, r0
 80085d8:	d00b      	beq.n	80085f2 <__lo0bits+0x22>
 80085da:	07da      	lsls	r2, r3, #31
 80085dc:	d423      	bmi.n	8008626 <__lo0bits+0x56>
 80085de:	0798      	lsls	r0, r3, #30
 80085e0:	bf49      	itett	mi
 80085e2:	085b      	lsrmi	r3, r3, #1
 80085e4:	089b      	lsrpl	r3, r3, #2
 80085e6:	2001      	movmi	r0, #1
 80085e8:	600b      	strmi	r3, [r1, #0]
 80085ea:	bf5c      	itt	pl
 80085ec:	600b      	strpl	r3, [r1, #0]
 80085ee:	2002      	movpl	r0, #2
 80085f0:	4770      	bx	lr
 80085f2:	b298      	uxth	r0, r3
 80085f4:	b9a8      	cbnz	r0, 8008622 <__lo0bits+0x52>
 80085f6:	0c1b      	lsrs	r3, r3, #16
 80085f8:	2010      	movs	r0, #16
 80085fa:	b2da      	uxtb	r2, r3
 80085fc:	b90a      	cbnz	r2, 8008602 <__lo0bits+0x32>
 80085fe:	3008      	adds	r0, #8
 8008600:	0a1b      	lsrs	r3, r3, #8
 8008602:	071a      	lsls	r2, r3, #28
 8008604:	bf04      	itt	eq
 8008606:	091b      	lsreq	r3, r3, #4
 8008608:	3004      	addeq	r0, #4
 800860a:	079a      	lsls	r2, r3, #30
 800860c:	bf04      	itt	eq
 800860e:	089b      	lsreq	r3, r3, #2
 8008610:	3002      	addeq	r0, #2
 8008612:	07da      	lsls	r2, r3, #31
 8008614:	d403      	bmi.n	800861e <__lo0bits+0x4e>
 8008616:	085b      	lsrs	r3, r3, #1
 8008618:	f100 0001 	add.w	r0, r0, #1
 800861c:	d005      	beq.n	800862a <__lo0bits+0x5a>
 800861e:	600b      	str	r3, [r1, #0]
 8008620:	4770      	bx	lr
 8008622:	4610      	mov	r0, r2
 8008624:	e7e9      	b.n	80085fa <__lo0bits+0x2a>
 8008626:	2000      	movs	r0, #0
 8008628:	4770      	bx	lr
 800862a:	2020      	movs	r0, #32
 800862c:	4770      	bx	lr
	...

08008630 <__i2b>:
 8008630:	b510      	push	{r4, lr}
 8008632:	460c      	mov	r4, r1
 8008634:	2101      	movs	r1, #1
 8008636:	f7ff feb9 	bl	80083ac <_Balloc>
 800863a:	4602      	mov	r2, r0
 800863c:	b928      	cbnz	r0, 800864a <__i2b+0x1a>
 800863e:	4b05      	ldr	r3, [pc, #20]	; (8008654 <__i2b+0x24>)
 8008640:	4805      	ldr	r0, [pc, #20]	; (8008658 <__i2b+0x28>)
 8008642:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008646:	f000 fe01 	bl	800924c <__assert_func>
 800864a:	2301      	movs	r3, #1
 800864c:	6144      	str	r4, [r0, #20]
 800864e:	6103      	str	r3, [r0, #16]
 8008650:	bd10      	pop	{r4, pc}
 8008652:	bf00      	nop
 8008654:	0800b508 	.word	0x0800b508
 8008658:	0800b594 	.word	0x0800b594

0800865c <__multiply>:
 800865c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008660:	4691      	mov	r9, r2
 8008662:	690a      	ldr	r2, [r1, #16]
 8008664:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008668:	429a      	cmp	r2, r3
 800866a:	bfb8      	it	lt
 800866c:	460b      	movlt	r3, r1
 800866e:	460c      	mov	r4, r1
 8008670:	bfbc      	itt	lt
 8008672:	464c      	movlt	r4, r9
 8008674:	4699      	movlt	r9, r3
 8008676:	6927      	ldr	r7, [r4, #16]
 8008678:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800867c:	68a3      	ldr	r3, [r4, #8]
 800867e:	6861      	ldr	r1, [r4, #4]
 8008680:	eb07 060a 	add.w	r6, r7, sl
 8008684:	42b3      	cmp	r3, r6
 8008686:	b085      	sub	sp, #20
 8008688:	bfb8      	it	lt
 800868a:	3101      	addlt	r1, #1
 800868c:	f7ff fe8e 	bl	80083ac <_Balloc>
 8008690:	b930      	cbnz	r0, 80086a0 <__multiply+0x44>
 8008692:	4602      	mov	r2, r0
 8008694:	4b44      	ldr	r3, [pc, #272]	; (80087a8 <__multiply+0x14c>)
 8008696:	4845      	ldr	r0, [pc, #276]	; (80087ac <__multiply+0x150>)
 8008698:	f240 115d 	movw	r1, #349	; 0x15d
 800869c:	f000 fdd6 	bl	800924c <__assert_func>
 80086a0:	f100 0514 	add.w	r5, r0, #20
 80086a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80086a8:	462b      	mov	r3, r5
 80086aa:	2200      	movs	r2, #0
 80086ac:	4543      	cmp	r3, r8
 80086ae:	d321      	bcc.n	80086f4 <__multiply+0x98>
 80086b0:	f104 0314 	add.w	r3, r4, #20
 80086b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80086b8:	f109 0314 	add.w	r3, r9, #20
 80086bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80086c0:	9202      	str	r2, [sp, #8]
 80086c2:	1b3a      	subs	r2, r7, r4
 80086c4:	3a15      	subs	r2, #21
 80086c6:	f022 0203 	bic.w	r2, r2, #3
 80086ca:	3204      	adds	r2, #4
 80086cc:	f104 0115 	add.w	r1, r4, #21
 80086d0:	428f      	cmp	r7, r1
 80086d2:	bf38      	it	cc
 80086d4:	2204      	movcc	r2, #4
 80086d6:	9201      	str	r2, [sp, #4]
 80086d8:	9a02      	ldr	r2, [sp, #8]
 80086da:	9303      	str	r3, [sp, #12]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d80c      	bhi.n	80086fa <__multiply+0x9e>
 80086e0:	2e00      	cmp	r6, #0
 80086e2:	dd03      	ble.n	80086ec <__multiply+0x90>
 80086e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d05a      	beq.n	80087a2 <__multiply+0x146>
 80086ec:	6106      	str	r6, [r0, #16]
 80086ee:	b005      	add	sp, #20
 80086f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	f843 2b04 	str.w	r2, [r3], #4
 80086f8:	e7d8      	b.n	80086ac <__multiply+0x50>
 80086fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80086fe:	f1ba 0f00 	cmp.w	sl, #0
 8008702:	d024      	beq.n	800874e <__multiply+0xf2>
 8008704:	f104 0e14 	add.w	lr, r4, #20
 8008708:	46a9      	mov	r9, r5
 800870a:	f04f 0c00 	mov.w	ip, #0
 800870e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008712:	f8d9 1000 	ldr.w	r1, [r9]
 8008716:	fa1f fb82 	uxth.w	fp, r2
 800871a:	b289      	uxth	r1, r1
 800871c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008720:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008724:	f8d9 2000 	ldr.w	r2, [r9]
 8008728:	4461      	add	r1, ip
 800872a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800872e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008732:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008736:	b289      	uxth	r1, r1
 8008738:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800873c:	4577      	cmp	r7, lr
 800873e:	f849 1b04 	str.w	r1, [r9], #4
 8008742:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008746:	d8e2      	bhi.n	800870e <__multiply+0xb2>
 8008748:	9a01      	ldr	r2, [sp, #4]
 800874a:	f845 c002 	str.w	ip, [r5, r2]
 800874e:	9a03      	ldr	r2, [sp, #12]
 8008750:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008754:	3304      	adds	r3, #4
 8008756:	f1b9 0f00 	cmp.w	r9, #0
 800875a:	d020      	beq.n	800879e <__multiply+0x142>
 800875c:	6829      	ldr	r1, [r5, #0]
 800875e:	f104 0c14 	add.w	ip, r4, #20
 8008762:	46ae      	mov	lr, r5
 8008764:	f04f 0a00 	mov.w	sl, #0
 8008768:	f8bc b000 	ldrh.w	fp, [ip]
 800876c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008770:	fb09 220b 	mla	r2, r9, fp, r2
 8008774:	4492      	add	sl, r2
 8008776:	b289      	uxth	r1, r1
 8008778:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800877c:	f84e 1b04 	str.w	r1, [lr], #4
 8008780:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008784:	f8be 1000 	ldrh.w	r1, [lr]
 8008788:	0c12      	lsrs	r2, r2, #16
 800878a:	fb09 1102 	mla	r1, r9, r2, r1
 800878e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008792:	4567      	cmp	r7, ip
 8008794:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008798:	d8e6      	bhi.n	8008768 <__multiply+0x10c>
 800879a:	9a01      	ldr	r2, [sp, #4]
 800879c:	50a9      	str	r1, [r5, r2]
 800879e:	3504      	adds	r5, #4
 80087a0:	e79a      	b.n	80086d8 <__multiply+0x7c>
 80087a2:	3e01      	subs	r6, #1
 80087a4:	e79c      	b.n	80086e0 <__multiply+0x84>
 80087a6:	bf00      	nop
 80087a8:	0800b508 	.word	0x0800b508
 80087ac:	0800b594 	.word	0x0800b594

080087b0 <__pow5mult>:
 80087b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087b4:	4615      	mov	r5, r2
 80087b6:	f012 0203 	ands.w	r2, r2, #3
 80087ba:	4606      	mov	r6, r0
 80087bc:	460f      	mov	r7, r1
 80087be:	d007      	beq.n	80087d0 <__pow5mult+0x20>
 80087c0:	4c25      	ldr	r4, [pc, #148]	; (8008858 <__pow5mult+0xa8>)
 80087c2:	3a01      	subs	r2, #1
 80087c4:	2300      	movs	r3, #0
 80087c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087ca:	f7ff fe51 	bl	8008470 <__multadd>
 80087ce:	4607      	mov	r7, r0
 80087d0:	10ad      	asrs	r5, r5, #2
 80087d2:	d03d      	beq.n	8008850 <__pow5mult+0xa0>
 80087d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80087d6:	b97c      	cbnz	r4, 80087f8 <__pow5mult+0x48>
 80087d8:	2010      	movs	r0, #16
 80087da:	f7ff fdbf 	bl	800835c <malloc>
 80087de:	4602      	mov	r2, r0
 80087e0:	6270      	str	r0, [r6, #36]	; 0x24
 80087e2:	b928      	cbnz	r0, 80087f0 <__pow5mult+0x40>
 80087e4:	4b1d      	ldr	r3, [pc, #116]	; (800885c <__pow5mult+0xac>)
 80087e6:	481e      	ldr	r0, [pc, #120]	; (8008860 <__pow5mult+0xb0>)
 80087e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80087ec:	f000 fd2e 	bl	800924c <__assert_func>
 80087f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087f4:	6004      	str	r4, [r0, #0]
 80087f6:	60c4      	str	r4, [r0, #12]
 80087f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80087fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008800:	b94c      	cbnz	r4, 8008816 <__pow5mult+0x66>
 8008802:	f240 2171 	movw	r1, #625	; 0x271
 8008806:	4630      	mov	r0, r6
 8008808:	f7ff ff12 	bl	8008630 <__i2b>
 800880c:	2300      	movs	r3, #0
 800880e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008812:	4604      	mov	r4, r0
 8008814:	6003      	str	r3, [r0, #0]
 8008816:	f04f 0900 	mov.w	r9, #0
 800881a:	07eb      	lsls	r3, r5, #31
 800881c:	d50a      	bpl.n	8008834 <__pow5mult+0x84>
 800881e:	4639      	mov	r1, r7
 8008820:	4622      	mov	r2, r4
 8008822:	4630      	mov	r0, r6
 8008824:	f7ff ff1a 	bl	800865c <__multiply>
 8008828:	4639      	mov	r1, r7
 800882a:	4680      	mov	r8, r0
 800882c:	4630      	mov	r0, r6
 800882e:	f7ff fdfd 	bl	800842c <_Bfree>
 8008832:	4647      	mov	r7, r8
 8008834:	106d      	asrs	r5, r5, #1
 8008836:	d00b      	beq.n	8008850 <__pow5mult+0xa0>
 8008838:	6820      	ldr	r0, [r4, #0]
 800883a:	b938      	cbnz	r0, 800884c <__pow5mult+0x9c>
 800883c:	4622      	mov	r2, r4
 800883e:	4621      	mov	r1, r4
 8008840:	4630      	mov	r0, r6
 8008842:	f7ff ff0b 	bl	800865c <__multiply>
 8008846:	6020      	str	r0, [r4, #0]
 8008848:	f8c0 9000 	str.w	r9, [r0]
 800884c:	4604      	mov	r4, r0
 800884e:	e7e4      	b.n	800881a <__pow5mult+0x6a>
 8008850:	4638      	mov	r0, r7
 8008852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008856:	bf00      	nop
 8008858:	0800b6e0 	.word	0x0800b6e0
 800885c:	0800b496 	.word	0x0800b496
 8008860:	0800b594 	.word	0x0800b594

08008864 <__lshift>:
 8008864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008868:	460c      	mov	r4, r1
 800886a:	6849      	ldr	r1, [r1, #4]
 800886c:	6923      	ldr	r3, [r4, #16]
 800886e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008872:	68a3      	ldr	r3, [r4, #8]
 8008874:	4607      	mov	r7, r0
 8008876:	4691      	mov	r9, r2
 8008878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800887c:	f108 0601 	add.w	r6, r8, #1
 8008880:	42b3      	cmp	r3, r6
 8008882:	db0b      	blt.n	800889c <__lshift+0x38>
 8008884:	4638      	mov	r0, r7
 8008886:	f7ff fd91 	bl	80083ac <_Balloc>
 800888a:	4605      	mov	r5, r0
 800888c:	b948      	cbnz	r0, 80088a2 <__lshift+0x3e>
 800888e:	4602      	mov	r2, r0
 8008890:	4b2a      	ldr	r3, [pc, #168]	; (800893c <__lshift+0xd8>)
 8008892:	482b      	ldr	r0, [pc, #172]	; (8008940 <__lshift+0xdc>)
 8008894:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008898:	f000 fcd8 	bl	800924c <__assert_func>
 800889c:	3101      	adds	r1, #1
 800889e:	005b      	lsls	r3, r3, #1
 80088a0:	e7ee      	b.n	8008880 <__lshift+0x1c>
 80088a2:	2300      	movs	r3, #0
 80088a4:	f100 0114 	add.w	r1, r0, #20
 80088a8:	f100 0210 	add.w	r2, r0, #16
 80088ac:	4618      	mov	r0, r3
 80088ae:	4553      	cmp	r3, sl
 80088b0:	db37      	blt.n	8008922 <__lshift+0xbe>
 80088b2:	6920      	ldr	r0, [r4, #16]
 80088b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088b8:	f104 0314 	add.w	r3, r4, #20
 80088bc:	f019 091f 	ands.w	r9, r9, #31
 80088c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80088c8:	d02f      	beq.n	800892a <__lshift+0xc6>
 80088ca:	f1c9 0e20 	rsb	lr, r9, #32
 80088ce:	468a      	mov	sl, r1
 80088d0:	f04f 0c00 	mov.w	ip, #0
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	fa02 f209 	lsl.w	r2, r2, r9
 80088da:	ea42 020c 	orr.w	r2, r2, ip
 80088de:	f84a 2b04 	str.w	r2, [sl], #4
 80088e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80088e6:	4298      	cmp	r0, r3
 80088e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80088ec:	d8f2      	bhi.n	80088d4 <__lshift+0x70>
 80088ee:	1b03      	subs	r3, r0, r4
 80088f0:	3b15      	subs	r3, #21
 80088f2:	f023 0303 	bic.w	r3, r3, #3
 80088f6:	3304      	adds	r3, #4
 80088f8:	f104 0215 	add.w	r2, r4, #21
 80088fc:	4290      	cmp	r0, r2
 80088fe:	bf38      	it	cc
 8008900:	2304      	movcc	r3, #4
 8008902:	f841 c003 	str.w	ip, [r1, r3]
 8008906:	f1bc 0f00 	cmp.w	ip, #0
 800890a:	d001      	beq.n	8008910 <__lshift+0xac>
 800890c:	f108 0602 	add.w	r6, r8, #2
 8008910:	3e01      	subs	r6, #1
 8008912:	4638      	mov	r0, r7
 8008914:	612e      	str	r6, [r5, #16]
 8008916:	4621      	mov	r1, r4
 8008918:	f7ff fd88 	bl	800842c <_Bfree>
 800891c:	4628      	mov	r0, r5
 800891e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008922:	f842 0f04 	str.w	r0, [r2, #4]!
 8008926:	3301      	adds	r3, #1
 8008928:	e7c1      	b.n	80088ae <__lshift+0x4a>
 800892a:	3904      	subs	r1, #4
 800892c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008930:	f841 2f04 	str.w	r2, [r1, #4]!
 8008934:	4298      	cmp	r0, r3
 8008936:	d8f9      	bhi.n	800892c <__lshift+0xc8>
 8008938:	e7ea      	b.n	8008910 <__lshift+0xac>
 800893a:	bf00      	nop
 800893c:	0800b508 	.word	0x0800b508
 8008940:	0800b594 	.word	0x0800b594

08008944 <__mcmp>:
 8008944:	b530      	push	{r4, r5, lr}
 8008946:	6902      	ldr	r2, [r0, #16]
 8008948:	690c      	ldr	r4, [r1, #16]
 800894a:	1b12      	subs	r2, r2, r4
 800894c:	d10e      	bne.n	800896c <__mcmp+0x28>
 800894e:	f100 0314 	add.w	r3, r0, #20
 8008952:	3114      	adds	r1, #20
 8008954:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008958:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800895c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008960:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008964:	42a5      	cmp	r5, r4
 8008966:	d003      	beq.n	8008970 <__mcmp+0x2c>
 8008968:	d305      	bcc.n	8008976 <__mcmp+0x32>
 800896a:	2201      	movs	r2, #1
 800896c:	4610      	mov	r0, r2
 800896e:	bd30      	pop	{r4, r5, pc}
 8008970:	4283      	cmp	r3, r0
 8008972:	d3f3      	bcc.n	800895c <__mcmp+0x18>
 8008974:	e7fa      	b.n	800896c <__mcmp+0x28>
 8008976:	f04f 32ff 	mov.w	r2, #4294967295
 800897a:	e7f7      	b.n	800896c <__mcmp+0x28>

0800897c <__mdiff>:
 800897c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008980:	460c      	mov	r4, r1
 8008982:	4606      	mov	r6, r0
 8008984:	4611      	mov	r1, r2
 8008986:	4620      	mov	r0, r4
 8008988:	4690      	mov	r8, r2
 800898a:	f7ff ffdb 	bl	8008944 <__mcmp>
 800898e:	1e05      	subs	r5, r0, #0
 8008990:	d110      	bne.n	80089b4 <__mdiff+0x38>
 8008992:	4629      	mov	r1, r5
 8008994:	4630      	mov	r0, r6
 8008996:	f7ff fd09 	bl	80083ac <_Balloc>
 800899a:	b930      	cbnz	r0, 80089aa <__mdiff+0x2e>
 800899c:	4b3a      	ldr	r3, [pc, #232]	; (8008a88 <__mdiff+0x10c>)
 800899e:	4602      	mov	r2, r0
 80089a0:	f240 2132 	movw	r1, #562	; 0x232
 80089a4:	4839      	ldr	r0, [pc, #228]	; (8008a8c <__mdiff+0x110>)
 80089a6:	f000 fc51 	bl	800924c <__assert_func>
 80089aa:	2301      	movs	r3, #1
 80089ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b4:	bfa4      	itt	ge
 80089b6:	4643      	movge	r3, r8
 80089b8:	46a0      	movge	r8, r4
 80089ba:	4630      	mov	r0, r6
 80089bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80089c0:	bfa6      	itte	ge
 80089c2:	461c      	movge	r4, r3
 80089c4:	2500      	movge	r5, #0
 80089c6:	2501      	movlt	r5, #1
 80089c8:	f7ff fcf0 	bl	80083ac <_Balloc>
 80089cc:	b920      	cbnz	r0, 80089d8 <__mdiff+0x5c>
 80089ce:	4b2e      	ldr	r3, [pc, #184]	; (8008a88 <__mdiff+0x10c>)
 80089d0:	4602      	mov	r2, r0
 80089d2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80089d6:	e7e5      	b.n	80089a4 <__mdiff+0x28>
 80089d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80089dc:	6926      	ldr	r6, [r4, #16]
 80089de:	60c5      	str	r5, [r0, #12]
 80089e0:	f104 0914 	add.w	r9, r4, #20
 80089e4:	f108 0514 	add.w	r5, r8, #20
 80089e8:	f100 0e14 	add.w	lr, r0, #20
 80089ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80089f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80089f4:	f108 0210 	add.w	r2, r8, #16
 80089f8:	46f2      	mov	sl, lr
 80089fa:	2100      	movs	r1, #0
 80089fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a04:	fa1f f883 	uxth.w	r8, r3
 8008a08:	fa11 f18b 	uxtah	r1, r1, fp
 8008a0c:	0c1b      	lsrs	r3, r3, #16
 8008a0e:	eba1 0808 	sub.w	r8, r1, r8
 8008a12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008a1a:	fa1f f888 	uxth.w	r8, r8
 8008a1e:	1419      	asrs	r1, r3, #16
 8008a20:	454e      	cmp	r6, r9
 8008a22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008a26:	f84a 3b04 	str.w	r3, [sl], #4
 8008a2a:	d8e7      	bhi.n	80089fc <__mdiff+0x80>
 8008a2c:	1b33      	subs	r3, r6, r4
 8008a2e:	3b15      	subs	r3, #21
 8008a30:	f023 0303 	bic.w	r3, r3, #3
 8008a34:	3304      	adds	r3, #4
 8008a36:	3415      	adds	r4, #21
 8008a38:	42a6      	cmp	r6, r4
 8008a3a:	bf38      	it	cc
 8008a3c:	2304      	movcc	r3, #4
 8008a3e:	441d      	add	r5, r3
 8008a40:	4473      	add	r3, lr
 8008a42:	469e      	mov	lr, r3
 8008a44:	462e      	mov	r6, r5
 8008a46:	4566      	cmp	r6, ip
 8008a48:	d30e      	bcc.n	8008a68 <__mdiff+0xec>
 8008a4a:	f10c 0203 	add.w	r2, ip, #3
 8008a4e:	1b52      	subs	r2, r2, r5
 8008a50:	f022 0203 	bic.w	r2, r2, #3
 8008a54:	3d03      	subs	r5, #3
 8008a56:	45ac      	cmp	ip, r5
 8008a58:	bf38      	it	cc
 8008a5a:	2200      	movcc	r2, #0
 8008a5c:	441a      	add	r2, r3
 8008a5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008a62:	b17b      	cbz	r3, 8008a84 <__mdiff+0x108>
 8008a64:	6107      	str	r7, [r0, #16]
 8008a66:	e7a3      	b.n	80089b0 <__mdiff+0x34>
 8008a68:	f856 8b04 	ldr.w	r8, [r6], #4
 8008a6c:	fa11 f288 	uxtah	r2, r1, r8
 8008a70:	1414      	asrs	r4, r2, #16
 8008a72:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008a76:	b292      	uxth	r2, r2
 8008a78:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a7c:	f84e 2b04 	str.w	r2, [lr], #4
 8008a80:	1421      	asrs	r1, r4, #16
 8008a82:	e7e0      	b.n	8008a46 <__mdiff+0xca>
 8008a84:	3f01      	subs	r7, #1
 8008a86:	e7ea      	b.n	8008a5e <__mdiff+0xe2>
 8008a88:	0800b508 	.word	0x0800b508
 8008a8c:	0800b594 	.word	0x0800b594

08008a90 <__ulp>:
 8008a90:	b082      	sub	sp, #8
 8008a92:	ed8d 0b00 	vstr	d0, [sp]
 8008a96:	9b01      	ldr	r3, [sp, #4]
 8008a98:	4912      	ldr	r1, [pc, #72]	; (8008ae4 <__ulp+0x54>)
 8008a9a:	4019      	ands	r1, r3
 8008a9c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008aa0:	2900      	cmp	r1, #0
 8008aa2:	dd05      	ble.n	8008ab0 <__ulp+0x20>
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	460b      	mov	r3, r1
 8008aa8:	ec43 2b10 	vmov	d0, r2, r3
 8008aac:	b002      	add	sp, #8
 8008aae:	4770      	bx	lr
 8008ab0:	4249      	negs	r1, r1
 8008ab2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008ab6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008aba:	f04f 0200 	mov.w	r2, #0
 8008abe:	f04f 0300 	mov.w	r3, #0
 8008ac2:	da04      	bge.n	8008ace <__ulp+0x3e>
 8008ac4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008ac8:	fa41 f300 	asr.w	r3, r1, r0
 8008acc:	e7ec      	b.n	8008aa8 <__ulp+0x18>
 8008ace:	f1a0 0114 	sub.w	r1, r0, #20
 8008ad2:	291e      	cmp	r1, #30
 8008ad4:	bfda      	itte	le
 8008ad6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008ada:	fa20 f101 	lsrle.w	r1, r0, r1
 8008ade:	2101      	movgt	r1, #1
 8008ae0:	460a      	mov	r2, r1
 8008ae2:	e7e1      	b.n	8008aa8 <__ulp+0x18>
 8008ae4:	7ff00000 	.word	0x7ff00000

08008ae8 <__b2d>:
 8008ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aea:	6905      	ldr	r5, [r0, #16]
 8008aec:	f100 0714 	add.w	r7, r0, #20
 8008af0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008af4:	1f2e      	subs	r6, r5, #4
 8008af6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008afa:	4620      	mov	r0, r4
 8008afc:	f7ff fd48 	bl	8008590 <__hi0bits>
 8008b00:	f1c0 0320 	rsb	r3, r0, #32
 8008b04:	280a      	cmp	r0, #10
 8008b06:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008b84 <__b2d+0x9c>
 8008b0a:	600b      	str	r3, [r1, #0]
 8008b0c:	dc14      	bgt.n	8008b38 <__b2d+0x50>
 8008b0e:	f1c0 0e0b 	rsb	lr, r0, #11
 8008b12:	fa24 f10e 	lsr.w	r1, r4, lr
 8008b16:	42b7      	cmp	r7, r6
 8008b18:	ea41 030c 	orr.w	r3, r1, ip
 8008b1c:	bf34      	ite	cc
 8008b1e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008b22:	2100      	movcs	r1, #0
 8008b24:	3015      	adds	r0, #21
 8008b26:	fa04 f000 	lsl.w	r0, r4, r0
 8008b2a:	fa21 f10e 	lsr.w	r1, r1, lr
 8008b2e:	ea40 0201 	orr.w	r2, r0, r1
 8008b32:	ec43 2b10 	vmov	d0, r2, r3
 8008b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b38:	42b7      	cmp	r7, r6
 8008b3a:	bf3a      	itte	cc
 8008b3c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008b40:	f1a5 0608 	subcc.w	r6, r5, #8
 8008b44:	2100      	movcs	r1, #0
 8008b46:	380b      	subs	r0, #11
 8008b48:	d017      	beq.n	8008b7a <__b2d+0x92>
 8008b4a:	f1c0 0c20 	rsb	ip, r0, #32
 8008b4e:	fa04 f500 	lsl.w	r5, r4, r0
 8008b52:	42be      	cmp	r6, r7
 8008b54:	fa21 f40c 	lsr.w	r4, r1, ip
 8008b58:	ea45 0504 	orr.w	r5, r5, r4
 8008b5c:	bf8c      	ite	hi
 8008b5e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008b62:	2400      	movls	r4, #0
 8008b64:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008b68:	fa01 f000 	lsl.w	r0, r1, r0
 8008b6c:	fa24 f40c 	lsr.w	r4, r4, ip
 8008b70:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008b74:	ea40 0204 	orr.w	r2, r0, r4
 8008b78:	e7db      	b.n	8008b32 <__b2d+0x4a>
 8008b7a:	ea44 030c 	orr.w	r3, r4, ip
 8008b7e:	460a      	mov	r2, r1
 8008b80:	e7d7      	b.n	8008b32 <__b2d+0x4a>
 8008b82:	bf00      	nop
 8008b84:	3ff00000 	.word	0x3ff00000

08008b88 <__d2b>:
 8008b88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b8c:	4689      	mov	r9, r1
 8008b8e:	2101      	movs	r1, #1
 8008b90:	ec57 6b10 	vmov	r6, r7, d0
 8008b94:	4690      	mov	r8, r2
 8008b96:	f7ff fc09 	bl	80083ac <_Balloc>
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	b930      	cbnz	r0, 8008bac <__d2b+0x24>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	4b25      	ldr	r3, [pc, #148]	; (8008c38 <__d2b+0xb0>)
 8008ba2:	4826      	ldr	r0, [pc, #152]	; (8008c3c <__d2b+0xb4>)
 8008ba4:	f240 310a 	movw	r1, #778	; 0x30a
 8008ba8:	f000 fb50 	bl	800924c <__assert_func>
 8008bac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008bb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008bb4:	bb35      	cbnz	r5, 8008c04 <__d2b+0x7c>
 8008bb6:	2e00      	cmp	r6, #0
 8008bb8:	9301      	str	r3, [sp, #4]
 8008bba:	d028      	beq.n	8008c0e <__d2b+0x86>
 8008bbc:	4668      	mov	r0, sp
 8008bbe:	9600      	str	r6, [sp, #0]
 8008bc0:	f7ff fd06 	bl	80085d0 <__lo0bits>
 8008bc4:	9900      	ldr	r1, [sp, #0]
 8008bc6:	b300      	cbz	r0, 8008c0a <__d2b+0x82>
 8008bc8:	9a01      	ldr	r2, [sp, #4]
 8008bca:	f1c0 0320 	rsb	r3, r0, #32
 8008bce:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd2:	430b      	orrs	r3, r1
 8008bd4:	40c2      	lsrs	r2, r0
 8008bd6:	6163      	str	r3, [r4, #20]
 8008bd8:	9201      	str	r2, [sp, #4]
 8008bda:	9b01      	ldr	r3, [sp, #4]
 8008bdc:	61a3      	str	r3, [r4, #24]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	bf14      	ite	ne
 8008be2:	2202      	movne	r2, #2
 8008be4:	2201      	moveq	r2, #1
 8008be6:	6122      	str	r2, [r4, #16]
 8008be8:	b1d5      	cbz	r5, 8008c20 <__d2b+0x98>
 8008bea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008bee:	4405      	add	r5, r0
 8008bf0:	f8c9 5000 	str.w	r5, [r9]
 8008bf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008bf8:	f8c8 0000 	str.w	r0, [r8]
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	b003      	add	sp, #12
 8008c00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c08:	e7d5      	b.n	8008bb6 <__d2b+0x2e>
 8008c0a:	6161      	str	r1, [r4, #20]
 8008c0c:	e7e5      	b.n	8008bda <__d2b+0x52>
 8008c0e:	a801      	add	r0, sp, #4
 8008c10:	f7ff fcde 	bl	80085d0 <__lo0bits>
 8008c14:	9b01      	ldr	r3, [sp, #4]
 8008c16:	6163      	str	r3, [r4, #20]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	6122      	str	r2, [r4, #16]
 8008c1c:	3020      	adds	r0, #32
 8008c1e:	e7e3      	b.n	8008be8 <__d2b+0x60>
 8008c20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008c28:	f8c9 0000 	str.w	r0, [r9]
 8008c2c:	6918      	ldr	r0, [r3, #16]
 8008c2e:	f7ff fcaf 	bl	8008590 <__hi0bits>
 8008c32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c36:	e7df      	b.n	8008bf8 <__d2b+0x70>
 8008c38:	0800b508 	.word	0x0800b508
 8008c3c:	0800b594 	.word	0x0800b594

08008c40 <__ratio>:
 8008c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c44:	4688      	mov	r8, r1
 8008c46:	4669      	mov	r1, sp
 8008c48:	4681      	mov	r9, r0
 8008c4a:	f7ff ff4d 	bl	8008ae8 <__b2d>
 8008c4e:	a901      	add	r1, sp, #4
 8008c50:	4640      	mov	r0, r8
 8008c52:	ec55 4b10 	vmov	r4, r5, d0
 8008c56:	f7ff ff47 	bl	8008ae8 <__b2d>
 8008c5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008c5e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008c62:	eba3 0c02 	sub.w	ip, r3, r2
 8008c66:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008c70:	ec51 0b10 	vmov	r0, r1, d0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	bfd6      	itet	le
 8008c78:	460a      	movle	r2, r1
 8008c7a:	462a      	movgt	r2, r5
 8008c7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008c80:	468b      	mov	fp, r1
 8008c82:	462f      	mov	r7, r5
 8008c84:	bfd4      	ite	le
 8008c86:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008c8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008c8e:	4620      	mov	r0, r4
 8008c90:	ee10 2a10 	vmov	r2, s0
 8008c94:	465b      	mov	r3, fp
 8008c96:	4639      	mov	r1, r7
 8008c98:	f7f7 fe00 	bl	800089c <__aeabi_ddiv>
 8008c9c:	ec41 0b10 	vmov	d0, r0, r1
 8008ca0:	b003      	add	sp, #12
 8008ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ca6 <__copybits>:
 8008ca6:	3901      	subs	r1, #1
 8008ca8:	b570      	push	{r4, r5, r6, lr}
 8008caa:	1149      	asrs	r1, r1, #5
 8008cac:	6914      	ldr	r4, [r2, #16]
 8008cae:	3101      	adds	r1, #1
 8008cb0:	f102 0314 	add.w	r3, r2, #20
 8008cb4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008cb8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008cbc:	1f05      	subs	r5, r0, #4
 8008cbe:	42a3      	cmp	r3, r4
 8008cc0:	d30c      	bcc.n	8008cdc <__copybits+0x36>
 8008cc2:	1aa3      	subs	r3, r4, r2
 8008cc4:	3b11      	subs	r3, #17
 8008cc6:	f023 0303 	bic.w	r3, r3, #3
 8008cca:	3211      	adds	r2, #17
 8008ccc:	42a2      	cmp	r2, r4
 8008cce:	bf88      	it	hi
 8008cd0:	2300      	movhi	r3, #0
 8008cd2:	4418      	add	r0, r3
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4288      	cmp	r0, r1
 8008cd8:	d305      	bcc.n	8008ce6 <__copybits+0x40>
 8008cda:	bd70      	pop	{r4, r5, r6, pc}
 8008cdc:	f853 6b04 	ldr.w	r6, [r3], #4
 8008ce0:	f845 6f04 	str.w	r6, [r5, #4]!
 8008ce4:	e7eb      	b.n	8008cbe <__copybits+0x18>
 8008ce6:	f840 3b04 	str.w	r3, [r0], #4
 8008cea:	e7f4      	b.n	8008cd6 <__copybits+0x30>

08008cec <__any_on>:
 8008cec:	f100 0214 	add.w	r2, r0, #20
 8008cf0:	6900      	ldr	r0, [r0, #16]
 8008cf2:	114b      	asrs	r3, r1, #5
 8008cf4:	4298      	cmp	r0, r3
 8008cf6:	b510      	push	{r4, lr}
 8008cf8:	db11      	blt.n	8008d1e <__any_on+0x32>
 8008cfa:	dd0a      	ble.n	8008d12 <__any_on+0x26>
 8008cfc:	f011 011f 	ands.w	r1, r1, #31
 8008d00:	d007      	beq.n	8008d12 <__any_on+0x26>
 8008d02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008d06:	fa24 f001 	lsr.w	r0, r4, r1
 8008d0a:	fa00 f101 	lsl.w	r1, r0, r1
 8008d0e:	428c      	cmp	r4, r1
 8008d10:	d10b      	bne.n	8008d2a <__any_on+0x3e>
 8008d12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d803      	bhi.n	8008d22 <__any_on+0x36>
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	bd10      	pop	{r4, pc}
 8008d1e:	4603      	mov	r3, r0
 8008d20:	e7f7      	b.n	8008d12 <__any_on+0x26>
 8008d22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d26:	2900      	cmp	r1, #0
 8008d28:	d0f5      	beq.n	8008d16 <__any_on+0x2a>
 8008d2a:	2001      	movs	r0, #1
 8008d2c:	e7f6      	b.n	8008d1c <__any_on+0x30>

08008d2e <_calloc_r>:
 8008d2e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d30:	fba1 2402 	umull	r2, r4, r1, r2
 8008d34:	b94c      	cbnz	r4, 8008d4a <_calloc_r+0x1c>
 8008d36:	4611      	mov	r1, r2
 8008d38:	9201      	str	r2, [sp, #4]
 8008d3a:	f000 f87b 	bl	8008e34 <_malloc_r>
 8008d3e:	9a01      	ldr	r2, [sp, #4]
 8008d40:	4605      	mov	r5, r0
 8008d42:	b930      	cbnz	r0, 8008d52 <_calloc_r+0x24>
 8008d44:	4628      	mov	r0, r5
 8008d46:	b003      	add	sp, #12
 8008d48:	bd30      	pop	{r4, r5, pc}
 8008d4a:	220c      	movs	r2, #12
 8008d4c:	6002      	str	r2, [r0, #0]
 8008d4e:	2500      	movs	r5, #0
 8008d50:	e7f8      	b.n	8008d44 <_calloc_r+0x16>
 8008d52:	4621      	mov	r1, r4
 8008d54:	f7fc fbc0 	bl	80054d8 <memset>
 8008d58:	e7f4      	b.n	8008d44 <_calloc_r+0x16>
	...

08008d5c <_free_r>:
 8008d5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d5e:	2900      	cmp	r1, #0
 8008d60:	d044      	beq.n	8008dec <_free_r+0x90>
 8008d62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d66:	9001      	str	r0, [sp, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f1a1 0404 	sub.w	r4, r1, #4
 8008d6e:	bfb8      	it	lt
 8008d70:	18e4      	addlt	r4, r4, r3
 8008d72:	f000 fab5 	bl	80092e0 <__malloc_lock>
 8008d76:	4a1e      	ldr	r2, [pc, #120]	; (8008df0 <_free_r+0x94>)
 8008d78:	9801      	ldr	r0, [sp, #4]
 8008d7a:	6813      	ldr	r3, [r2, #0]
 8008d7c:	b933      	cbnz	r3, 8008d8c <_free_r+0x30>
 8008d7e:	6063      	str	r3, [r4, #4]
 8008d80:	6014      	str	r4, [r2, #0]
 8008d82:	b003      	add	sp, #12
 8008d84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d88:	f000 bab0 	b.w	80092ec <__malloc_unlock>
 8008d8c:	42a3      	cmp	r3, r4
 8008d8e:	d908      	bls.n	8008da2 <_free_r+0x46>
 8008d90:	6825      	ldr	r5, [r4, #0]
 8008d92:	1961      	adds	r1, r4, r5
 8008d94:	428b      	cmp	r3, r1
 8008d96:	bf01      	itttt	eq
 8008d98:	6819      	ldreq	r1, [r3, #0]
 8008d9a:	685b      	ldreq	r3, [r3, #4]
 8008d9c:	1949      	addeq	r1, r1, r5
 8008d9e:	6021      	streq	r1, [r4, #0]
 8008da0:	e7ed      	b.n	8008d7e <_free_r+0x22>
 8008da2:	461a      	mov	r2, r3
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	b10b      	cbz	r3, 8008dac <_free_r+0x50>
 8008da8:	42a3      	cmp	r3, r4
 8008daa:	d9fa      	bls.n	8008da2 <_free_r+0x46>
 8008dac:	6811      	ldr	r1, [r2, #0]
 8008dae:	1855      	adds	r5, r2, r1
 8008db0:	42a5      	cmp	r5, r4
 8008db2:	d10b      	bne.n	8008dcc <_free_r+0x70>
 8008db4:	6824      	ldr	r4, [r4, #0]
 8008db6:	4421      	add	r1, r4
 8008db8:	1854      	adds	r4, r2, r1
 8008dba:	42a3      	cmp	r3, r4
 8008dbc:	6011      	str	r1, [r2, #0]
 8008dbe:	d1e0      	bne.n	8008d82 <_free_r+0x26>
 8008dc0:	681c      	ldr	r4, [r3, #0]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	6053      	str	r3, [r2, #4]
 8008dc6:	4421      	add	r1, r4
 8008dc8:	6011      	str	r1, [r2, #0]
 8008dca:	e7da      	b.n	8008d82 <_free_r+0x26>
 8008dcc:	d902      	bls.n	8008dd4 <_free_r+0x78>
 8008dce:	230c      	movs	r3, #12
 8008dd0:	6003      	str	r3, [r0, #0]
 8008dd2:	e7d6      	b.n	8008d82 <_free_r+0x26>
 8008dd4:	6825      	ldr	r5, [r4, #0]
 8008dd6:	1961      	adds	r1, r4, r5
 8008dd8:	428b      	cmp	r3, r1
 8008dda:	bf04      	itt	eq
 8008ddc:	6819      	ldreq	r1, [r3, #0]
 8008dde:	685b      	ldreq	r3, [r3, #4]
 8008de0:	6063      	str	r3, [r4, #4]
 8008de2:	bf04      	itt	eq
 8008de4:	1949      	addeq	r1, r1, r5
 8008de6:	6021      	streq	r1, [r4, #0]
 8008de8:	6054      	str	r4, [r2, #4]
 8008dea:	e7ca      	b.n	8008d82 <_free_r+0x26>
 8008dec:	b003      	add	sp, #12
 8008dee:	bd30      	pop	{r4, r5, pc}
 8008df0:	20000818 	.word	0x20000818

08008df4 <sbrk_aligned>:
 8008df4:	b570      	push	{r4, r5, r6, lr}
 8008df6:	4e0e      	ldr	r6, [pc, #56]	; (8008e30 <sbrk_aligned+0x3c>)
 8008df8:	460c      	mov	r4, r1
 8008dfa:	6831      	ldr	r1, [r6, #0]
 8008dfc:	4605      	mov	r5, r0
 8008dfe:	b911      	cbnz	r1, 8008e06 <sbrk_aligned+0x12>
 8008e00:	f000 f9f2 	bl	80091e8 <_sbrk_r>
 8008e04:	6030      	str	r0, [r6, #0]
 8008e06:	4621      	mov	r1, r4
 8008e08:	4628      	mov	r0, r5
 8008e0a:	f000 f9ed 	bl	80091e8 <_sbrk_r>
 8008e0e:	1c43      	adds	r3, r0, #1
 8008e10:	d00a      	beq.n	8008e28 <sbrk_aligned+0x34>
 8008e12:	1cc4      	adds	r4, r0, #3
 8008e14:	f024 0403 	bic.w	r4, r4, #3
 8008e18:	42a0      	cmp	r0, r4
 8008e1a:	d007      	beq.n	8008e2c <sbrk_aligned+0x38>
 8008e1c:	1a21      	subs	r1, r4, r0
 8008e1e:	4628      	mov	r0, r5
 8008e20:	f000 f9e2 	bl	80091e8 <_sbrk_r>
 8008e24:	3001      	adds	r0, #1
 8008e26:	d101      	bne.n	8008e2c <sbrk_aligned+0x38>
 8008e28:	f04f 34ff 	mov.w	r4, #4294967295
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	bd70      	pop	{r4, r5, r6, pc}
 8008e30:	2000081c 	.word	0x2000081c

08008e34 <_malloc_r>:
 8008e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e38:	1ccd      	adds	r5, r1, #3
 8008e3a:	f025 0503 	bic.w	r5, r5, #3
 8008e3e:	3508      	adds	r5, #8
 8008e40:	2d0c      	cmp	r5, #12
 8008e42:	bf38      	it	cc
 8008e44:	250c      	movcc	r5, #12
 8008e46:	2d00      	cmp	r5, #0
 8008e48:	4607      	mov	r7, r0
 8008e4a:	db01      	blt.n	8008e50 <_malloc_r+0x1c>
 8008e4c:	42a9      	cmp	r1, r5
 8008e4e:	d905      	bls.n	8008e5c <_malloc_r+0x28>
 8008e50:	230c      	movs	r3, #12
 8008e52:	603b      	str	r3, [r7, #0]
 8008e54:	2600      	movs	r6, #0
 8008e56:	4630      	mov	r0, r6
 8008e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e5c:	4e2e      	ldr	r6, [pc, #184]	; (8008f18 <_malloc_r+0xe4>)
 8008e5e:	f000 fa3f 	bl	80092e0 <__malloc_lock>
 8008e62:	6833      	ldr	r3, [r6, #0]
 8008e64:	461c      	mov	r4, r3
 8008e66:	bb34      	cbnz	r4, 8008eb6 <_malloc_r+0x82>
 8008e68:	4629      	mov	r1, r5
 8008e6a:	4638      	mov	r0, r7
 8008e6c:	f7ff ffc2 	bl	8008df4 <sbrk_aligned>
 8008e70:	1c43      	adds	r3, r0, #1
 8008e72:	4604      	mov	r4, r0
 8008e74:	d14d      	bne.n	8008f12 <_malloc_r+0xde>
 8008e76:	6834      	ldr	r4, [r6, #0]
 8008e78:	4626      	mov	r6, r4
 8008e7a:	2e00      	cmp	r6, #0
 8008e7c:	d140      	bne.n	8008f00 <_malloc_r+0xcc>
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	4631      	mov	r1, r6
 8008e82:	4638      	mov	r0, r7
 8008e84:	eb04 0803 	add.w	r8, r4, r3
 8008e88:	f000 f9ae 	bl	80091e8 <_sbrk_r>
 8008e8c:	4580      	cmp	r8, r0
 8008e8e:	d13a      	bne.n	8008f06 <_malloc_r+0xd2>
 8008e90:	6821      	ldr	r1, [r4, #0]
 8008e92:	3503      	adds	r5, #3
 8008e94:	1a6d      	subs	r5, r5, r1
 8008e96:	f025 0503 	bic.w	r5, r5, #3
 8008e9a:	3508      	adds	r5, #8
 8008e9c:	2d0c      	cmp	r5, #12
 8008e9e:	bf38      	it	cc
 8008ea0:	250c      	movcc	r5, #12
 8008ea2:	4629      	mov	r1, r5
 8008ea4:	4638      	mov	r0, r7
 8008ea6:	f7ff ffa5 	bl	8008df4 <sbrk_aligned>
 8008eaa:	3001      	adds	r0, #1
 8008eac:	d02b      	beq.n	8008f06 <_malloc_r+0xd2>
 8008eae:	6823      	ldr	r3, [r4, #0]
 8008eb0:	442b      	add	r3, r5
 8008eb2:	6023      	str	r3, [r4, #0]
 8008eb4:	e00e      	b.n	8008ed4 <_malloc_r+0xa0>
 8008eb6:	6822      	ldr	r2, [r4, #0]
 8008eb8:	1b52      	subs	r2, r2, r5
 8008eba:	d41e      	bmi.n	8008efa <_malloc_r+0xc6>
 8008ebc:	2a0b      	cmp	r2, #11
 8008ebe:	d916      	bls.n	8008eee <_malloc_r+0xba>
 8008ec0:	1961      	adds	r1, r4, r5
 8008ec2:	42a3      	cmp	r3, r4
 8008ec4:	6025      	str	r5, [r4, #0]
 8008ec6:	bf18      	it	ne
 8008ec8:	6059      	strne	r1, [r3, #4]
 8008eca:	6863      	ldr	r3, [r4, #4]
 8008ecc:	bf08      	it	eq
 8008ece:	6031      	streq	r1, [r6, #0]
 8008ed0:	5162      	str	r2, [r4, r5]
 8008ed2:	604b      	str	r3, [r1, #4]
 8008ed4:	4638      	mov	r0, r7
 8008ed6:	f104 060b 	add.w	r6, r4, #11
 8008eda:	f000 fa07 	bl	80092ec <__malloc_unlock>
 8008ede:	f026 0607 	bic.w	r6, r6, #7
 8008ee2:	1d23      	adds	r3, r4, #4
 8008ee4:	1af2      	subs	r2, r6, r3
 8008ee6:	d0b6      	beq.n	8008e56 <_malloc_r+0x22>
 8008ee8:	1b9b      	subs	r3, r3, r6
 8008eea:	50a3      	str	r3, [r4, r2]
 8008eec:	e7b3      	b.n	8008e56 <_malloc_r+0x22>
 8008eee:	6862      	ldr	r2, [r4, #4]
 8008ef0:	42a3      	cmp	r3, r4
 8008ef2:	bf0c      	ite	eq
 8008ef4:	6032      	streq	r2, [r6, #0]
 8008ef6:	605a      	strne	r2, [r3, #4]
 8008ef8:	e7ec      	b.n	8008ed4 <_malloc_r+0xa0>
 8008efa:	4623      	mov	r3, r4
 8008efc:	6864      	ldr	r4, [r4, #4]
 8008efe:	e7b2      	b.n	8008e66 <_malloc_r+0x32>
 8008f00:	4634      	mov	r4, r6
 8008f02:	6876      	ldr	r6, [r6, #4]
 8008f04:	e7b9      	b.n	8008e7a <_malloc_r+0x46>
 8008f06:	230c      	movs	r3, #12
 8008f08:	603b      	str	r3, [r7, #0]
 8008f0a:	4638      	mov	r0, r7
 8008f0c:	f000 f9ee 	bl	80092ec <__malloc_unlock>
 8008f10:	e7a1      	b.n	8008e56 <_malloc_r+0x22>
 8008f12:	6025      	str	r5, [r4, #0]
 8008f14:	e7de      	b.n	8008ed4 <_malloc_r+0xa0>
 8008f16:	bf00      	nop
 8008f18:	20000818 	.word	0x20000818

08008f1c <__ssputs_r>:
 8008f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f20:	688e      	ldr	r6, [r1, #8]
 8008f22:	429e      	cmp	r6, r3
 8008f24:	4682      	mov	sl, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	4690      	mov	r8, r2
 8008f2a:	461f      	mov	r7, r3
 8008f2c:	d838      	bhi.n	8008fa0 <__ssputs_r+0x84>
 8008f2e:	898a      	ldrh	r2, [r1, #12]
 8008f30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f34:	d032      	beq.n	8008f9c <__ssputs_r+0x80>
 8008f36:	6825      	ldr	r5, [r4, #0]
 8008f38:	6909      	ldr	r1, [r1, #16]
 8008f3a:	eba5 0901 	sub.w	r9, r5, r1
 8008f3e:	6965      	ldr	r5, [r4, #20]
 8008f40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f48:	3301      	adds	r3, #1
 8008f4a:	444b      	add	r3, r9
 8008f4c:	106d      	asrs	r5, r5, #1
 8008f4e:	429d      	cmp	r5, r3
 8008f50:	bf38      	it	cc
 8008f52:	461d      	movcc	r5, r3
 8008f54:	0553      	lsls	r3, r2, #21
 8008f56:	d531      	bpl.n	8008fbc <__ssputs_r+0xa0>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	f7ff ff6b 	bl	8008e34 <_malloc_r>
 8008f5e:	4606      	mov	r6, r0
 8008f60:	b950      	cbnz	r0, 8008f78 <__ssputs_r+0x5c>
 8008f62:	230c      	movs	r3, #12
 8008f64:	f8ca 3000 	str.w	r3, [sl]
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6e:	81a3      	strh	r3, [r4, #12]
 8008f70:	f04f 30ff 	mov.w	r0, #4294967295
 8008f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f78:	6921      	ldr	r1, [r4, #16]
 8008f7a:	464a      	mov	r2, r9
 8008f7c:	f7ff fa08 	bl	8008390 <memcpy>
 8008f80:	89a3      	ldrh	r3, [r4, #12]
 8008f82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	6126      	str	r6, [r4, #16]
 8008f8e:	6165      	str	r5, [r4, #20]
 8008f90:	444e      	add	r6, r9
 8008f92:	eba5 0509 	sub.w	r5, r5, r9
 8008f96:	6026      	str	r6, [r4, #0]
 8008f98:	60a5      	str	r5, [r4, #8]
 8008f9a:	463e      	mov	r6, r7
 8008f9c:	42be      	cmp	r6, r7
 8008f9e:	d900      	bls.n	8008fa2 <__ssputs_r+0x86>
 8008fa0:	463e      	mov	r6, r7
 8008fa2:	6820      	ldr	r0, [r4, #0]
 8008fa4:	4632      	mov	r2, r6
 8008fa6:	4641      	mov	r1, r8
 8008fa8:	f000 f980 	bl	80092ac <memmove>
 8008fac:	68a3      	ldr	r3, [r4, #8]
 8008fae:	1b9b      	subs	r3, r3, r6
 8008fb0:	60a3      	str	r3, [r4, #8]
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	4433      	add	r3, r6
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	2000      	movs	r0, #0
 8008fba:	e7db      	b.n	8008f74 <__ssputs_r+0x58>
 8008fbc:	462a      	mov	r2, r5
 8008fbe:	f000 f99b 	bl	80092f8 <_realloc_r>
 8008fc2:	4606      	mov	r6, r0
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d1e1      	bne.n	8008f8c <__ssputs_r+0x70>
 8008fc8:	6921      	ldr	r1, [r4, #16]
 8008fca:	4650      	mov	r0, sl
 8008fcc:	f7ff fec6 	bl	8008d5c <_free_r>
 8008fd0:	e7c7      	b.n	8008f62 <__ssputs_r+0x46>
	...

08008fd4 <_svfiprintf_r>:
 8008fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd8:	4698      	mov	r8, r3
 8008fda:	898b      	ldrh	r3, [r1, #12]
 8008fdc:	061b      	lsls	r3, r3, #24
 8008fde:	b09d      	sub	sp, #116	; 0x74
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	460d      	mov	r5, r1
 8008fe4:	4614      	mov	r4, r2
 8008fe6:	d50e      	bpl.n	8009006 <_svfiprintf_r+0x32>
 8008fe8:	690b      	ldr	r3, [r1, #16]
 8008fea:	b963      	cbnz	r3, 8009006 <_svfiprintf_r+0x32>
 8008fec:	2140      	movs	r1, #64	; 0x40
 8008fee:	f7ff ff21 	bl	8008e34 <_malloc_r>
 8008ff2:	6028      	str	r0, [r5, #0]
 8008ff4:	6128      	str	r0, [r5, #16]
 8008ff6:	b920      	cbnz	r0, 8009002 <_svfiprintf_r+0x2e>
 8008ff8:	230c      	movs	r3, #12
 8008ffa:	603b      	str	r3, [r7, #0]
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	e0d1      	b.n	80091a6 <_svfiprintf_r+0x1d2>
 8009002:	2340      	movs	r3, #64	; 0x40
 8009004:	616b      	str	r3, [r5, #20]
 8009006:	2300      	movs	r3, #0
 8009008:	9309      	str	r3, [sp, #36]	; 0x24
 800900a:	2320      	movs	r3, #32
 800900c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009010:	f8cd 800c 	str.w	r8, [sp, #12]
 8009014:	2330      	movs	r3, #48	; 0x30
 8009016:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091c0 <_svfiprintf_r+0x1ec>
 800901a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800901e:	f04f 0901 	mov.w	r9, #1
 8009022:	4623      	mov	r3, r4
 8009024:	469a      	mov	sl, r3
 8009026:	f813 2b01 	ldrb.w	r2, [r3], #1
 800902a:	b10a      	cbz	r2, 8009030 <_svfiprintf_r+0x5c>
 800902c:	2a25      	cmp	r2, #37	; 0x25
 800902e:	d1f9      	bne.n	8009024 <_svfiprintf_r+0x50>
 8009030:	ebba 0b04 	subs.w	fp, sl, r4
 8009034:	d00b      	beq.n	800904e <_svfiprintf_r+0x7a>
 8009036:	465b      	mov	r3, fp
 8009038:	4622      	mov	r2, r4
 800903a:	4629      	mov	r1, r5
 800903c:	4638      	mov	r0, r7
 800903e:	f7ff ff6d 	bl	8008f1c <__ssputs_r>
 8009042:	3001      	adds	r0, #1
 8009044:	f000 80aa 	beq.w	800919c <_svfiprintf_r+0x1c8>
 8009048:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800904a:	445a      	add	r2, fp
 800904c:	9209      	str	r2, [sp, #36]	; 0x24
 800904e:	f89a 3000 	ldrb.w	r3, [sl]
 8009052:	2b00      	cmp	r3, #0
 8009054:	f000 80a2 	beq.w	800919c <_svfiprintf_r+0x1c8>
 8009058:	2300      	movs	r3, #0
 800905a:	f04f 32ff 	mov.w	r2, #4294967295
 800905e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009062:	f10a 0a01 	add.w	sl, sl, #1
 8009066:	9304      	str	r3, [sp, #16]
 8009068:	9307      	str	r3, [sp, #28]
 800906a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800906e:	931a      	str	r3, [sp, #104]	; 0x68
 8009070:	4654      	mov	r4, sl
 8009072:	2205      	movs	r2, #5
 8009074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009078:	4851      	ldr	r0, [pc, #324]	; (80091c0 <_svfiprintf_r+0x1ec>)
 800907a:	f7f7 f8d9 	bl	8000230 <memchr>
 800907e:	9a04      	ldr	r2, [sp, #16]
 8009080:	b9d8      	cbnz	r0, 80090ba <_svfiprintf_r+0xe6>
 8009082:	06d0      	lsls	r0, r2, #27
 8009084:	bf44      	itt	mi
 8009086:	2320      	movmi	r3, #32
 8009088:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800908c:	0711      	lsls	r1, r2, #28
 800908e:	bf44      	itt	mi
 8009090:	232b      	movmi	r3, #43	; 0x2b
 8009092:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009096:	f89a 3000 	ldrb.w	r3, [sl]
 800909a:	2b2a      	cmp	r3, #42	; 0x2a
 800909c:	d015      	beq.n	80090ca <_svfiprintf_r+0xf6>
 800909e:	9a07      	ldr	r2, [sp, #28]
 80090a0:	4654      	mov	r4, sl
 80090a2:	2000      	movs	r0, #0
 80090a4:	f04f 0c0a 	mov.w	ip, #10
 80090a8:	4621      	mov	r1, r4
 80090aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090ae:	3b30      	subs	r3, #48	; 0x30
 80090b0:	2b09      	cmp	r3, #9
 80090b2:	d94e      	bls.n	8009152 <_svfiprintf_r+0x17e>
 80090b4:	b1b0      	cbz	r0, 80090e4 <_svfiprintf_r+0x110>
 80090b6:	9207      	str	r2, [sp, #28]
 80090b8:	e014      	b.n	80090e4 <_svfiprintf_r+0x110>
 80090ba:	eba0 0308 	sub.w	r3, r0, r8
 80090be:	fa09 f303 	lsl.w	r3, r9, r3
 80090c2:	4313      	orrs	r3, r2
 80090c4:	9304      	str	r3, [sp, #16]
 80090c6:	46a2      	mov	sl, r4
 80090c8:	e7d2      	b.n	8009070 <_svfiprintf_r+0x9c>
 80090ca:	9b03      	ldr	r3, [sp, #12]
 80090cc:	1d19      	adds	r1, r3, #4
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	9103      	str	r1, [sp, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bfbb      	ittet	lt
 80090d6:	425b      	neglt	r3, r3
 80090d8:	f042 0202 	orrlt.w	r2, r2, #2
 80090dc:	9307      	strge	r3, [sp, #28]
 80090de:	9307      	strlt	r3, [sp, #28]
 80090e0:	bfb8      	it	lt
 80090e2:	9204      	strlt	r2, [sp, #16]
 80090e4:	7823      	ldrb	r3, [r4, #0]
 80090e6:	2b2e      	cmp	r3, #46	; 0x2e
 80090e8:	d10c      	bne.n	8009104 <_svfiprintf_r+0x130>
 80090ea:	7863      	ldrb	r3, [r4, #1]
 80090ec:	2b2a      	cmp	r3, #42	; 0x2a
 80090ee:	d135      	bne.n	800915c <_svfiprintf_r+0x188>
 80090f0:	9b03      	ldr	r3, [sp, #12]
 80090f2:	1d1a      	adds	r2, r3, #4
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	9203      	str	r2, [sp, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	bfb8      	it	lt
 80090fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009100:	3402      	adds	r4, #2
 8009102:	9305      	str	r3, [sp, #20]
 8009104:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091d0 <_svfiprintf_r+0x1fc>
 8009108:	7821      	ldrb	r1, [r4, #0]
 800910a:	2203      	movs	r2, #3
 800910c:	4650      	mov	r0, sl
 800910e:	f7f7 f88f 	bl	8000230 <memchr>
 8009112:	b140      	cbz	r0, 8009126 <_svfiprintf_r+0x152>
 8009114:	2340      	movs	r3, #64	; 0x40
 8009116:	eba0 000a 	sub.w	r0, r0, sl
 800911a:	fa03 f000 	lsl.w	r0, r3, r0
 800911e:	9b04      	ldr	r3, [sp, #16]
 8009120:	4303      	orrs	r3, r0
 8009122:	3401      	adds	r4, #1
 8009124:	9304      	str	r3, [sp, #16]
 8009126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800912a:	4826      	ldr	r0, [pc, #152]	; (80091c4 <_svfiprintf_r+0x1f0>)
 800912c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009130:	2206      	movs	r2, #6
 8009132:	f7f7 f87d 	bl	8000230 <memchr>
 8009136:	2800      	cmp	r0, #0
 8009138:	d038      	beq.n	80091ac <_svfiprintf_r+0x1d8>
 800913a:	4b23      	ldr	r3, [pc, #140]	; (80091c8 <_svfiprintf_r+0x1f4>)
 800913c:	bb1b      	cbnz	r3, 8009186 <_svfiprintf_r+0x1b2>
 800913e:	9b03      	ldr	r3, [sp, #12]
 8009140:	3307      	adds	r3, #7
 8009142:	f023 0307 	bic.w	r3, r3, #7
 8009146:	3308      	adds	r3, #8
 8009148:	9303      	str	r3, [sp, #12]
 800914a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800914c:	4433      	add	r3, r6
 800914e:	9309      	str	r3, [sp, #36]	; 0x24
 8009150:	e767      	b.n	8009022 <_svfiprintf_r+0x4e>
 8009152:	fb0c 3202 	mla	r2, ip, r2, r3
 8009156:	460c      	mov	r4, r1
 8009158:	2001      	movs	r0, #1
 800915a:	e7a5      	b.n	80090a8 <_svfiprintf_r+0xd4>
 800915c:	2300      	movs	r3, #0
 800915e:	3401      	adds	r4, #1
 8009160:	9305      	str	r3, [sp, #20]
 8009162:	4619      	mov	r1, r3
 8009164:	f04f 0c0a 	mov.w	ip, #10
 8009168:	4620      	mov	r0, r4
 800916a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800916e:	3a30      	subs	r2, #48	; 0x30
 8009170:	2a09      	cmp	r2, #9
 8009172:	d903      	bls.n	800917c <_svfiprintf_r+0x1a8>
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0c5      	beq.n	8009104 <_svfiprintf_r+0x130>
 8009178:	9105      	str	r1, [sp, #20]
 800917a:	e7c3      	b.n	8009104 <_svfiprintf_r+0x130>
 800917c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009180:	4604      	mov	r4, r0
 8009182:	2301      	movs	r3, #1
 8009184:	e7f0      	b.n	8009168 <_svfiprintf_r+0x194>
 8009186:	ab03      	add	r3, sp, #12
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	462a      	mov	r2, r5
 800918c:	4b0f      	ldr	r3, [pc, #60]	; (80091cc <_svfiprintf_r+0x1f8>)
 800918e:	a904      	add	r1, sp, #16
 8009190:	4638      	mov	r0, r7
 8009192:	f7fc fa49 	bl	8005628 <_printf_float>
 8009196:	1c42      	adds	r2, r0, #1
 8009198:	4606      	mov	r6, r0
 800919a:	d1d6      	bne.n	800914a <_svfiprintf_r+0x176>
 800919c:	89ab      	ldrh	r3, [r5, #12]
 800919e:	065b      	lsls	r3, r3, #25
 80091a0:	f53f af2c 	bmi.w	8008ffc <_svfiprintf_r+0x28>
 80091a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091a6:	b01d      	add	sp, #116	; 0x74
 80091a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ac:	ab03      	add	r3, sp, #12
 80091ae:	9300      	str	r3, [sp, #0]
 80091b0:	462a      	mov	r2, r5
 80091b2:	4b06      	ldr	r3, [pc, #24]	; (80091cc <_svfiprintf_r+0x1f8>)
 80091b4:	a904      	add	r1, sp, #16
 80091b6:	4638      	mov	r0, r7
 80091b8:	f7fc fcda 	bl	8005b70 <_printf_i>
 80091bc:	e7eb      	b.n	8009196 <_svfiprintf_r+0x1c2>
 80091be:	bf00      	nop
 80091c0:	0800b6ec 	.word	0x0800b6ec
 80091c4:	0800b6f6 	.word	0x0800b6f6
 80091c8:	08005629 	.word	0x08005629
 80091cc:	08008f1d 	.word	0x08008f1d
 80091d0:	0800b6f2 	.word	0x0800b6f2
 80091d4:	00000000 	.word	0x00000000

080091d8 <nan>:
 80091d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80091e0 <nan+0x8>
 80091dc:	4770      	bx	lr
 80091de:	bf00      	nop
 80091e0:	00000000 	.word	0x00000000
 80091e4:	7ff80000 	.word	0x7ff80000

080091e8 <_sbrk_r>:
 80091e8:	b538      	push	{r3, r4, r5, lr}
 80091ea:	4d06      	ldr	r5, [pc, #24]	; (8009204 <_sbrk_r+0x1c>)
 80091ec:	2300      	movs	r3, #0
 80091ee:	4604      	mov	r4, r0
 80091f0:	4608      	mov	r0, r1
 80091f2:	602b      	str	r3, [r5, #0]
 80091f4:	f7f8 fd36 	bl	8001c64 <_sbrk>
 80091f8:	1c43      	adds	r3, r0, #1
 80091fa:	d102      	bne.n	8009202 <_sbrk_r+0x1a>
 80091fc:	682b      	ldr	r3, [r5, #0]
 80091fe:	b103      	cbz	r3, 8009202 <_sbrk_r+0x1a>
 8009200:	6023      	str	r3, [r4, #0]
 8009202:	bd38      	pop	{r3, r4, r5, pc}
 8009204:	20000820 	.word	0x20000820

08009208 <strncmp>:
 8009208:	b510      	push	{r4, lr}
 800920a:	b17a      	cbz	r2, 800922c <strncmp+0x24>
 800920c:	4603      	mov	r3, r0
 800920e:	3901      	subs	r1, #1
 8009210:	1884      	adds	r4, r0, r2
 8009212:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009216:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800921a:	4290      	cmp	r0, r2
 800921c:	d101      	bne.n	8009222 <strncmp+0x1a>
 800921e:	42a3      	cmp	r3, r4
 8009220:	d101      	bne.n	8009226 <strncmp+0x1e>
 8009222:	1a80      	subs	r0, r0, r2
 8009224:	bd10      	pop	{r4, pc}
 8009226:	2800      	cmp	r0, #0
 8009228:	d1f3      	bne.n	8009212 <strncmp+0xa>
 800922a:	e7fa      	b.n	8009222 <strncmp+0x1a>
 800922c:	4610      	mov	r0, r2
 800922e:	e7f9      	b.n	8009224 <strncmp+0x1c>

08009230 <__ascii_wctomb>:
 8009230:	b149      	cbz	r1, 8009246 <__ascii_wctomb+0x16>
 8009232:	2aff      	cmp	r2, #255	; 0xff
 8009234:	bf85      	ittet	hi
 8009236:	238a      	movhi	r3, #138	; 0x8a
 8009238:	6003      	strhi	r3, [r0, #0]
 800923a:	700a      	strbls	r2, [r1, #0]
 800923c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009240:	bf98      	it	ls
 8009242:	2001      	movls	r0, #1
 8009244:	4770      	bx	lr
 8009246:	4608      	mov	r0, r1
 8009248:	4770      	bx	lr
	...

0800924c <__assert_func>:
 800924c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800924e:	4614      	mov	r4, r2
 8009250:	461a      	mov	r2, r3
 8009252:	4b09      	ldr	r3, [pc, #36]	; (8009278 <__assert_func+0x2c>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4605      	mov	r5, r0
 8009258:	68d8      	ldr	r0, [r3, #12]
 800925a:	b14c      	cbz	r4, 8009270 <__assert_func+0x24>
 800925c:	4b07      	ldr	r3, [pc, #28]	; (800927c <__assert_func+0x30>)
 800925e:	9100      	str	r1, [sp, #0]
 8009260:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009264:	4906      	ldr	r1, [pc, #24]	; (8009280 <__assert_func+0x34>)
 8009266:	462b      	mov	r3, r5
 8009268:	f000 f80e 	bl	8009288 <fiprintf>
 800926c:	f000 fa8c 	bl	8009788 <abort>
 8009270:	4b04      	ldr	r3, [pc, #16]	; (8009284 <__assert_func+0x38>)
 8009272:	461c      	mov	r4, r3
 8009274:	e7f3      	b.n	800925e <__assert_func+0x12>
 8009276:	bf00      	nop
 8009278:	2000001c 	.word	0x2000001c
 800927c:	0800b6fd 	.word	0x0800b6fd
 8009280:	0800b70a 	.word	0x0800b70a
 8009284:	0800b738 	.word	0x0800b738

08009288 <fiprintf>:
 8009288:	b40e      	push	{r1, r2, r3}
 800928a:	b503      	push	{r0, r1, lr}
 800928c:	4601      	mov	r1, r0
 800928e:	ab03      	add	r3, sp, #12
 8009290:	4805      	ldr	r0, [pc, #20]	; (80092a8 <fiprintf+0x20>)
 8009292:	f853 2b04 	ldr.w	r2, [r3], #4
 8009296:	6800      	ldr	r0, [r0, #0]
 8009298:	9301      	str	r3, [sp, #4]
 800929a:	f000 f885 	bl	80093a8 <_vfiprintf_r>
 800929e:	b002      	add	sp, #8
 80092a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092a4:	b003      	add	sp, #12
 80092a6:	4770      	bx	lr
 80092a8:	2000001c 	.word	0x2000001c

080092ac <memmove>:
 80092ac:	4288      	cmp	r0, r1
 80092ae:	b510      	push	{r4, lr}
 80092b0:	eb01 0402 	add.w	r4, r1, r2
 80092b4:	d902      	bls.n	80092bc <memmove+0x10>
 80092b6:	4284      	cmp	r4, r0
 80092b8:	4623      	mov	r3, r4
 80092ba:	d807      	bhi.n	80092cc <memmove+0x20>
 80092bc:	1e43      	subs	r3, r0, #1
 80092be:	42a1      	cmp	r1, r4
 80092c0:	d008      	beq.n	80092d4 <memmove+0x28>
 80092c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092ca:	e7f8      	b.n	80092be <memmove+0x12>
 80092cc:	4402      	add	r2, r0
 80092ce:	4601      	mov	r1, r0
 80092d0:	428a      	cmp	r2, r1
 80092d2:	d100      	bne.n	80092d6 <memmove+0x2a>
 80092d4:	bd10      	pop	{r4, pc}
 80092d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092de:	e7f7      	b.n	80092d0 <memmove+0x24>

080092e0 <__malloc_lock>:
 80092e0:	4801      	ldr	r0, [pc, #4]	; (80092e8 <__malloc_lock+0x8>)
 80092e2:	f000 bc11 	b.w	8009b08 <__retarget_lock_acquire_recursive>
 80092e6:	bf00      	nop
 80092e8:	20000824 	.word	0x20000824

080092ec <__malloc_unlock>:
 80092ec:	4801      	ldr	r0, [pc, #4]	; (80092f4 <__malloc_unlock+0x8>)
 80092ee:	f000 bc0c 	b.w	8009b0a <__retarget_lock_release_recursive>
 80092f2:	bf00      	nop
 80092f4:	20000824 	.word	0x20000824

080092f8 <_realloc_r>:
 80092f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092fc:	4680      	mov	r8, r0
 80092fe:	4614      	mov	r4, r2
 8009300:	460e      	mov	r6, r1
 8009302:	b921      	cbnz	r1, 800930e <_realloc_r+0x16>
 8009304:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009308:	4611      	mov	r1, r2
 800930a:	f7ff bd93 	b.w	8008e34 <_malloc_r>
 800930e:	b92a      	cbnz	r2, 800931c <_realloc_r+0x24>
 8009310:	f7ff fd24 	bl	8008d5c <_free_r>
 8009314:	4625      	mov	r5, r4
 8009316:	4628      	mov	r0, r5
 8009318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800931c:	f000 fc5c 	bl	8009bd8 <_malloc_usable_size_r>
 8009320:	4284      	cmp	r4, r0
 8009322:	4607      	mov	r7, r0
 8009324:	d802      	bhi.n	800932c <_realloc_r+0x34>
 8009326:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800932a:	d812      	bhi.n	8009352 <_realloc_r+0x5a>
 800932c:	4621      	mov	r1, r4
 800932e:	4640      	mov	r0, r8
 8009330:	f7ff fd80 	bl	8008e34 <_malloc_r>
 8009334:	4605      	mov	r5, r0
 8009336:	2800      	cmp	r0, #0
 8009338:	d0ed      	beq.n	8009316 <_realloc_r+0x1e>
 800933a:	42bc      	cmp	r4, r7
 800933c:	4622      	mov	r2, r4
 800933e:	4631      	mov	r1, r6
 8009340:	bf28      	it	cs
 8009342:	463a      	movcs	r2, r7
 8009344:	f7ff f824 	bl	8008390 <memcpy>
 8009348:	4631      	mov	r1, r6
 800934a:	4640      	mov	r0, r8
 800934c:	f7ff fd06 	bl	8008d5c <_free_r>
 8009350:	e7e1      	b.n	8009316 <_realloc_r+0x1e>
 8009352:	4635      	mov	r5, r6
 8009354:	e7df      	b.n	8009316 <_realloc_r+0x1e>

08009356 <__sfputc_r>:
 8009356:	6893      	ldr	r3, [r2, #8]
 8009358:	3b01      	subs	r3, #1
 800935a:	2b00      	cmp	r3, #0
 800935c:	b410      	push	{r4}
 800935e:	6093      	str	r3, [r2, #8]
 8009360:	da08      	bge.n	8009374 <__sfputc_r+0x1e>
 8009362:	6994      	ldr	r4, [r2, #24]
 8009364:	42a3      	cmp	r3, r4
 8009366:	db01      	blt.n	800936c <__sfputc_r+0x16>
 8009368:	290a      	cmp	r1, #10
 800936a:	d103      	bne.n	8009374 <__sfputc_r+0x1e>
 800936c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009370:	f000 b94a 	b.w	8009608 <__swbuf_r>
 8009374:	6813      	ldr	r3, [r2, #0]
 8009376:	1c58      	adds	r0, r3, #1
 8009378:	6010      	str	r0, [r2, #0]
 800937a:	7019      	strb	r1, [r3, #0]
 800937c:	4608      	mov	r0, r1
 800937e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009382:	4770      	bx	lr

08009384 <__sfputs_r>:
 8009384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009386:	4606      	mov	r6, r0
 8009388:	460f      	mov	r7, r1
 800938a:	4614      	mov	r4, r2
 800938c:	18d5      	adds	r5, r2, r3
 800938e:	42ac      	cmp	r4, r5
 8009390:	d101      	bne.n	8009396 <__sfputs_r+0x12>
 8009392:	2000      	movs	r0, #0
 8009394:	e007      	b.n	80093a6 <__sfputs_r+0x22>
 8009396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800939a:	463a      	mov	r2, r7
 800939c:	4630      	mov	r0, r6
 800939e:	f7ff ffda 	bl	8009356 <__sfputc_r>
 80093a2:	1c43      	adds	r3, r0, #1
 80093a4:	d1f3      	bne.n	800938e <__sfputs_r+0xa>
 80093a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080093a8 <_vfiprintf_r>:
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	460d      	mov	r5, r1
 80093ae:	b09d      	sub	sp, #116	; 0x74
 80093b0:	4614      	mov	r4, r2
 80093b2:	4698      	mov	r8, r3
 80093b4:	4606      	mov	r6, r0
 80093b6:	b118      	cbz	r0, 80093c0 <_vfiprintf_r+0x18>
 80093b8:	6983      	ldr	r3, [r0, #24]
 80093ba:	b90b      	cbnz	r3, 80093c0 <_vfiprintf_r+0x18>
 80093bc:	f000 fb06 	bl	80099cc <__sinit>
 80093c0:	4b89      	ldr	r3, [pc, #548]	; (80095e8 <_vfiprintf_r+0x240>)
 80093c2:	429d      	cmp	r5, r3
 80093c4:	d11b      	bne.n	80093fe <_vfiprintf_r+0x56>
 80093c6:	6875      	ldr	r5, [r6, #4]
 80093c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093ca:	07d9      	lsls	r1, r3, #31
 80093cc:	d405      	bmi.n	80093da <_vfiprintf_r+0x32>
 80093ce:	89ab      	ldrh	r3, [r5, #12]
 80093d0:	059a      	lsls	r2, r3, #22
 80093d2:	d402      	bmi.n	80093da <_vfiprintf_r+0x32>
 80093d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093d6:	f000 fb97 	bl	8009b08 <__retarget_lock_acquire_recursive>
 80093da:	89ab      	ldrh	r3, [r5, #12]
 80093dc:	071b      	lsls	r3, r3, #28
 80093de:	d501      	bpl.n	80093e4 <_vfiprintf_r+0x3c>
 80093e0:	692b      	ldr	r3, [r5, #16]
 80093e2:	b9eb      	cbnz	r3, 8009420 <_vfiprintf_r+0x78>
 80093e4:	4629      	mov	r1, r5
 80093e6:	4630      	mov	r0, r6
 80093e8:	f000 f960 	bl	80096ac <__swsetup_r>
 80093ec:	b1c0      	cbz	r0, 8009420 <_vfiprintf_r+0x78>
 80093ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093f0:	07dc      	lsls	r4, r3, #31
 80093f2:	d50e      	bpl.n	8009412 <_vfiprintf_r+0x6a>
 80093f4:	f04f 30ff 	mov.w	r0, #4294967295
 80093f8:	b01d      	add	sp, #116	; 0x74
 80093fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fe:	4b7b      	ldr	r3, [pc, #492]	; (80095ec <_vfiprintf_r+0x244>)
 8009400:	429d      	cmp	r5, r3
 8009402:	d101      	bne.n	8009408 <_vfiprintf_r+0x60>
 8009404:	68b5      	ldr	r5, [r6, #8]
 8009406:	e7df      	b.n	80093c8 <_vfiprintf_r+0x20>
 8009408:	4b79      	ldr	r3, [pc, #484]	; (80095f0 <_vfiprintf_r+0x248>)
 800940a:	429d      	cmp	r5, r3
 800940c:	bf08      	it	eq
 800940e:	68f5      	ldreq	r5, [r6, #12]
 8009410:	e7da      	b.n	80093c8 <_vfiprintf_r+0x20>
 8009412:	89ab      	ldrh	r3, [r5, #12]
 8009414:	0598      	lsls	r0, r3, #22
 8009416:	d4ed      	bmi.n	80093f4 <_vfiprintf_r+0x4c>
 8009418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800941a:	f000 fb76 	bl	8009b0a <__retarget_lock_release_recursive>
 800941e:	e7e9      	b.n	80093f4 <_vfiprintf_r+0x4c>
 8009420:	2300      	movs	r3, #0
 8009422:	9309      	str	r3, [sp, #36]	; 0x24
 8009424:	2320      	movs	r3, #32
 8009426:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800942a:	f8cd 800c 	str.w	r8, [sp, #12]
 800942e:	2330      	movs	r3, #48	; 0x30
 8009430:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80095f4 <_vfiprintf_r+0x24c>
 8009434:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009438:	f04f 0901 	mov.w	r9, #1
 800943c:	4623      	mov	r3, r4
 800943e:	469a      	mov	sl, r3
 8009440:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009444:	b10a      	cbz	r2, 800944a <_vfiprintf_r+0xa2>
 8009446:	2a25      	cmp	r2, #37	; 0x25
 8009448:	d1f9      	bne.n	800943e <_vfiprintf_r+0x96>
 800944a:	ebba 0b04 	subs.w	fp, sl, r4
 800944e:	d00b      	beq.n	8009468 <_vfiprintf_r+0xc0>
 8009450:	465b      	mov	r3, fp
 8009452:	4622      	mov	r2, r4
 8009454:	4629      	mov	r1, r5
 8009456:	4630      	mov	r0, r6
 8009458:	f7ff ff94 	bl	8009384 <__sfputs_r>
 800945c:	3001      	adds	r0, #1
 800945e:	f000 80aa 	beq.w	80095b6 <_vfiprintf_r+0x20e>
 8009462:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009464:	445a      	add	r2, fp
 8009466:	9209      	str	r2, [sp, #36]	; 0x24
 8009468:	f89a 3000 	ldrb.w	r3, [sl]
 800946c:	2b00      	cmp	r3, #0
 800946e:	f000 80a2 	beq.w	80095b6 <_vfiprintf_r+0x20e>
 8009472:	2300      	movs	r3, #0
 8009474:	f04f 32ff 	mov.w	r2, #4294967295
 8009478:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800947c:	f10a 0a01 	add.w	sl, sl, #1
 8009480:	9304      	str	r3, [sp, #16]
 8009482:	9307      	str	r3, [sp, #28]
 8009484:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009488:	931a      	str	r3, [sp, #104]	; 0x68
 800948a:	4654      	mov	r4, sl
 800948c:	2205      	movs	r2, #5
 800948e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009492:	4858      	ldr	r0, [pc, #352]	; (80095f4 <_vfiprintf_r+0x24c>)
 8009494:	f7f6 fecc 	bl	8000230 <memchr>
 8009498:	9a04      	ldr	r2, [sp, #16]
 800949a:	b9d8      	cbnz	r0, 80094d4 <_vfiprintf_r+0x12c>
 800949c:	06d1      	lsls	r1, r2, #27
 800949e:	bf44      	itt	mi
 80094a0:	2320      	movmi	r3, #32
 80094a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094a6:	0713      	lsls	r3, r2, #28
 80094a8:	bf44      	itt	mi
 80094aa:	232b      	movmi	r3, #43	; 0x2b
 80094ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094b0:	f89a 3000 	ldrb.w	r3, [sl]
 80094b4:	2b2a      	cmp	r3, #42	; 0x2a
 80094b6:	d015      	beq.n	80094e4 <_vfiprintf_r+0x13c>
 80094b8:	9a07      	ldr	r2, [sp, #28]
 80094ba:	4654      	mov	r4, sl
 80094bc:	2000      	movs	r0, #0
 80094be:	f04f 0c0a 	mov.w	ip, #10
 80094c2:	4621      	mov	r1, r4
 80094c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094c8:	3b30      	subs	r3, #48	; 0x30
 80094ca:	2b09      	cmp	r3, #9
 80094cc:	d94e      	bls.n	800956c <_vfiprintf_r+0x1c4>
 80094ce:	b1b0      	cbz	r0, 80094fe <_vfiprintf_r+0x156>
 80094d0:	9207      	str	r2, [sp, #28]
 80094d2:	e014      	b.n	80094fe <_vfiprintf_r+0x156>
 80094d4:	eba0 0308 	sub.w	r3, r0, r8
 80094d8:	fa09 f303 	lsl.w	r3, r9, r3
 80094dc:	4313      	orrs	r3, r2
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	46a2      	mov	sl, r4
 80094e2:	e7d2      	b.n	800948a <_vfiprintf_r+0xe2>
 80094e4:	9b03      	ldr	r3, [sp, #12]
 80094e6:	1d19      	adds	r1, r3, #4
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	9103      	str	r1, [sp, #12]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	bfbb      	ittet	lt
 80094f0:	425b      	neglt	r3, r3
 80094f2:	f042 0202 	orrlt.w	r2, r2, #2
 80094f6:	9307      	strge	r3, [sp, #28]
 80094f8:	9307      	strlt	r3, [sp, #28]
 80094fa:	bfb8      	it	lt
 80094fc:	9204      	strlt	r2, [sp, #16]
 80094fe:	7823      	ldrb	r3, [r4, #0]
 8009500:	2b2e      	cmp	r3, #46	; 0x2e
 8009502:	d10c      	bne.n	800951e <_vfiprintf_r+0x176>
 8009504:	7863      	ldrb	r3, [r4, #1]
 8009506:	2b2a      	cmp	r3, #42	; 0x2a
 8009508:	d135      	bne.n	8009576 <_vfiprintf_r+0x1ce>
 800950a:	9b03      	ldr	r3, [sp, #12]
 800950c:	1d1a      	adds	r2, r3, #4
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	9203      	str	r2, [sp, #12]
 8009512:	2b00      	cmp	r3, #0
 8009514:	bfb8      	it	lt
 8009516:	f04f 33ff 	movlt.w	r3, #4294967295
 800951a:	3402      	adds	r4, #2
 800951c:	9305      	str	r3, [sp, #20]
 800951e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009604 <_vfiprintf_r+0x25c>
 8009522:	7821      	ldrb	r1, [r4, #0]
 8009524:	2203      	movs	r2, #3
 8009526:	4650      	mov	r0, sl
 8009528:	f7f6 fe82 	bl	8000230 <memchr>
 800952c:	b140      	cbz	r0, 8009540 <_vfiprintf_r+0x198>
 800952e:	2340      	movs	r3, #64	; 0x40
 8009530:	eba0 000a 	sub.w	r0, r0, sl
 8009534:	fa03 f000 	lsl.w	r0, r3, r0
 8009538:	9b04      	ldr	r3, [sp, #16]
 800953a:	4303      	orrs	r3, r0
 800953c:	3401      	adds	r4, #1
 800953e:	9304      	str	r3, [sp, #16]
 8009540:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009544:	482c      	ldr	r0, [pc, #176]	; (80095f8 <_vfiprintf_r+0x250>)
 8009546:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800954a:	2206      	movs	r2, #6
 800954c:	f7f6 fe70 	bl	8000230 <memchr>
 8009550:	2800      	cmp	r0, #0
 8009552:	d03f      	beq.n	80095d4 <_vfiprintf_r+0x22c>
 8009554:	4b29      	ldr	r3, [pc, #164]	; (80095fc <_vfiprintf_r+0x254>)
 8009556:	bb1b      	cbnz	r3, 80095a0 <_vfiprintf_r+0x1f8>
 8009558:	9b03      	ldr	r3, [sp, #12]
 800955a:	3307      	adds	r3, #7
 800955c:	f023 0307 	bic.w	r3, r3, #7
 8009560:	3308      	adds	r3, #8
 8009562:	9303      	str	r3, [sp, #12]
 8009564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009566:	443b      	add	r3, r7
 8009568:	9309      	str	r3, [sp, #36]	; 0x24
 800956a:	e767      	b.n	800943c <_vfiprintf_r+0x94>
 800956c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009570:	460c      	mov	r4, r1
 8009572:	2001      	movs	r0, #1
 8009574:	e7a5      	b.n	80094c2 <_vfiprintf_r+0x11a>
 8009576:	2300      	movs	r3, #0
 8009578:	3401      	adds	r4, #1
 800957a:	9305      	str	r3, [sp, #20]
 800957c:	4619      	mov	r1, r3
 800957e:	f04f 0c0a 	mov.w	ip, #10
 8009582:	4620      	mov	r0, r4
 8009584:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009588:	3a30      	subs	r2, #48	; 0x30
 800958a:	2a09      	cmp	r2, #9
 800958c:	d903      	bls.n	8009596 <_vfiprintf_r+0x1ee>
 800958e:	2b00      	cmp	r3, #0
 8009590:	d0c5      	beq.n	800951e <_vfiprintf_r+0x176>
 8009592:	9105      	str	r1, [sp, #20]
 8009594:	e7c3      	b.n	800951e <_vfiprintf_r+0x176>
 8009596:	fb0c 2101 	mla	r1, ip, r1, r2
 800959a:	4604      	mov	r4, r0
 800959c:	2301      	movs	r3, #1
 800959e:	e7f0      	b.n	8009582 <_vfiprintf_r+0x1da>
 80095a0:	ab03      	add	r3, sp, #12
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	462a      	mov	r2, r5
 80095a6:	4b16      	ldr	r3, [pc, #88]	; (8009600 <_vfiprintf_r+0x258>)
 80095a8:	a904      	add	r1, sp, #16
 80095aa:	4630      	mov	r0, r6
 80095ac:	f7fc f83c 	bl	8005628 <_printf_float>
 80095b0:	4607      	mov	r7, r0
 80095b2:	1c78      	adds	r0, r7, #1
 80095b4:	d1d6      	bne.n	8009564 <_vfiprintf_r+0x1bc>
 80095b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095b8:	07d9      	lsls	r1, r3, #31
 80095ba:	d405      	bmi.n	80095c8 <_vfiprintf_r+0x220>
 80095bc:	89ab      	ldrh	r3, [r5, #12]
 80095be:	059a      	lsls	r2, r3, #22
 80095c0:	d402      	bmi.n	80095c8 <_vfiprintf_r+0x220>
 80095c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095c4:	f000 faa1 	bl	8009b0a <__retarget_lock_release_recursive>
 80095c8:	89ab      	ldrh	r3, [r5, #12]
 80095ca:	065b      	lsls	r3, r3, #25
 80095cc:	f53f af12 	bmi.w	80093f4 <_vfiprintf_r+0x4c>
 80095d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095d2:	e711      	b.n	80093f8 <_vfiprintf_r+0x50>
 80095d4:	ab03      	add	r3, sp, #12
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	462a      	mov	r2, r5
 80095da:	4b09      	ldr	r3, [pc, #36]	; (8009600 <_vfiprintf_r+0x258>)
 80095dc:	a904      	add	r1, sp, #16
 80095de:	4630      	mov	r0, r6
 80095e0:	f7fc fac6 	bl	8005b70 <_printf_i>
 80095e4:	e7e4      	b.n	80095b0 <_vfiprintf_r+0x208>
 80095e6:	bf00      	nop
 80095e8:	0800b75c 	.word	0x0800b75c
 80095ec:	0800b77c 	.word	0x0800b77c
 80095f0:	0800b73c 	.word	0x0800b73c
 80095f4:	0800b6ec 	.word	0x0800b6ec
 80095f8:	0800b6f6 	.word	0x0800b6f6
 80095fc:	08005629 	.word	0x08005629
 8009600:	08009385 	.word	0x08009385
 8009604:	0800b6f2 	.word	0x0800b6f2

08009608 <__swbuf_r>:
 8009608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960a:	460e      	mov	r6, r1
 800960c:	4614      	mov	r4, r2
 800960e:	4605      	mov	r5, r0
 8009610:	b118      	cbz	r0, 800961a <__swbuf_r+0x12>
 8009612:	6983      	ldr	r3, [r0, #24]
 8009614:	b90b      	cbnz	r3, 800961a <__swbuf_r+0x12>
 8009616:	f000 f9d9 	bl	80099cc <__sinit>
 800961a:	4b21      	ldr	r3, [pc, #132]	; (80096a0 <__swbuf_r+0x98>)
 800961c:	429c      	cmp	r4, r3
 800961e:	d12b      	bne.n	8009678 <__swbuf_r+0x70>
 8009620:	686c      	ldr	r4, [r5, #4]
 8009622:	69a3      	ldr	r3, [r4, #24]
 8009624:	60a3      	str	r3, [r4, #8]
 8009626:	89a3      	ldrh	r3, [r4, #12]
 8009628:	071a      	lsls	r2, r3, #28
 800962a:	d52f      	bpl.n	800968c <__swbuf_r+0x84>
 800962c:	6923      	ldr	r3, [r4, #16]
 800962e:	b36b      	cbz	r3, 800968c <__swbuf_r+0x84>
 8009630:	6923      	ldr	r3, [r4, #16]
 8009632:	6820      	ldr	r0, [r4, #0]
 8009634:	1ac0      	subs	r0, r0, r3
 8009636:	6963      	ldr	r3, [r4, #20]
 8009638:	b2f6      	uxtb	r6, r6
 800963a:	4283      	cmp	r3, r0
 800963c:	4637      	mov	r7, r6
 800963e:	dc04      	bgt.n	800964a <__swbuf_r+0x42>
 8009640:	4621      	mov	r1, r4
 8009642:	4628      	mov	r0, r5
 8009644:	f000 f92e 	bl	80098a4 <_fflush_r>
 8009648:	bb30      	cbnz	r0, 8009698 <__swbuf_r+0x90>
 800964a:	68a3      	ldr	r3, [r4, #8]
 800964c:	3b01      	subs	r3, #1
 800964e:	60a3      	str	r3, [r4, #8]
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	6022      	str	r2, [r4, #0]
 8009656:	701e      	strb	r6, [r3, #0]
 8009658:	6963      	ldr	r3, [r4, #20]
 800965a:	3001      	adds	r0, #1
 800965c:	4283      	cmp	r3, r0
 800965e:	d004      	beq.n	800966a <__swbuf_r+0x62>
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	07db      	lsls	r3, r3, #31
 8009664:	d506      	bpl.n	8009674 <__swbuf_r+0x6c>
 8009666:	2e0a      	cmp	r6, #10
 8009668:	d104      	bne.n	8009674 <__swbuf_r+0x6c>
 800966a:	4621      	mov	r1, r4
 800966c:	4628      	mov	r0, r5
 800966e:	f000 f919 	bl	80098a4 <_fflush_r>
 8009672:	b988      	cbnz	r0, 8009698 <__swbuf_r+0x90>
 8009674:	4638      	mov	r0, r7
 8009676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009678:	4b0a      	ldr	r3, [pc, #40]	; (80096a4 <__swbuf_r+0x9c>)
 800967a:	429c      	cmp	r4, r3
 800967c:	d101      	bne.n	8009682 <__swbuf_r+0x7a>
 800967e:	68ac      	ldr	r4, [r5, #8]
 8009680:	e7cf      	b.n	8009622 <__swbuf_r+0x1a>
 8009682:	4b09      	ldr	r3, [pc, #36]	; (80096a8 <__swbuf_r+0xa0>)
 8009684:	429c      	cmp	r4, r3
 8009686:	bf08      	it	eq
 8009688:	68ec      	ldreq	r4, [r5, #12]
 800968a:	e7ca      	b.n	8009622 <__swbuf_r+0x1a>
 800968c:	4621      	mov	r1, r4
 800968e:	4628      	mov	r0, r5
 8009690:	f000 f80c 	bl	80096ac <__swsetup_r>
 8009694:	2800      	cmp	r0, #0
 8009696:	d0cb      	beq.n	8009630 <__swbuf_r+0x28>
 8009698:	f04f 37ff 	mov.w	r7, #4294967295
 800969c:	e7ea      	b.n	8009674 <__swbuf_r+0x6c>
 800969e:	bf00      	nop
 80096a0:	0800b75c 	.word	0x0800b75c
 80096a4:	0800b77c 	.word	0x0800b77c
 80096a8:	0800b73c 	.word	0x0800b73c

080096ac <__swsetup_r>:
 80096ac:	4b32      	ldr	r3, [pc, #200]	; (8009778 <__swsetup_r+0xcc>)
 80096ae:	b570      	push	{r4, r5, r6, lr}
 80096b0:	681d      	ldr	r5, [r3, #0]
 80096b2:	4606      	mov	r6, r0
 80096b4:	460c      	mov	r4, r1
 80096b6:	b125      	cbz	r5, 80096c2 <__swsetup_r+0x16>
 80096b8:	69ab      	ldr	r3, [r5, #24]
 80096ba:	b913      	cbnz	r3, 80096c2 <__swsetup_r+0x16>
 80096bc:	4628      	mov	r0, r5
 80096be:	f000 f985 	bl	80099cc <__sinit>
 80096c2:	4b2e      	ldr	r3, [pc, #184]	; (800977c <__swsetup_r+0xd0>)
 80096c4:	429c      	cmp	r4, r3
 80096c6:	d10f      	bne.n	80096e8 <__swsetup_r+0x3c>
 80096c8:	686c      	ldr	r4, [r5, #4]
 80096ca:	89a3      	ldrh	r3, [r4, #12]
 80096cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096d0:	0719      	lsls	r1, r3, #28
 80096d2:	d42c      	bmi.n	800972e <__swsetup_r+0x82>
 80096d4:	06dd      	lsls	r5, r3, #27
 80096d6:	d411      	bmi.n	80096fc <__swsetup_r+0x50>
 80096d8:	2309      	movs	r3, #9
 80096da:	6033      	str	r3, [r6, #0]
 80096dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80096e0:	81a3      	strh	r3, [r4, #12]
 80096e2:	f04f 30ff 	mov.w	r0, #4294967295
 80096e6:	e03e      	b.n	8009766 <__swsetup_r+0xba>
 80096e8:	4b25      	ldr	r3, [pc, #148]	; (8009780 <__swsetup_r+0xd4>)
 80096ea:	429c      	cmp	r4, r3
 80096ec:	d101      	bne.n	80096f2 <__swsetup_r+0x46>
 80096ee:	68ac      	ldr	r4, [r5, #8]
 80096f0:	e7eb      	b.n	80096ca <__swsetup_r+0x1e>
 80096f2:	4b24      	ldr	r3, [pc, #144]	; (8009784 <__swsetup_r+0xd8>)
 80096f4:	429c      	cmp	r4, r3
 80096f6:	bf08      	it	eq
 80096f8:	68ec      	ldreq	r4, [r5, #12]
 80096fa:	e7e6      	b.n	80096ca <__swsetup_r+0x1e>
 80096fc:	0758      	lsls	r0, r3, #29
 80096fe:	d512      	bpl.n	8009726 <__swsetup_r+0x7a>
 8009700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009702:	b141      	cbz	r1, 8009716 <__swsetup_r+0x6a>
 8009704:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009708:	4299      	cmp	r1, r3
 800970a:	d002      	beq.n	8009712 <__swsetup_r+0x66>
 800970c:	4630      	mov	r0, r6
 800970e:	f7ff fb25 	bl	8008d5c <_free_r>
 8009712:	2300      	movs	r3, #0
 8009714:	6363      	str	r3, [r4, #52]	; 0x34
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800971c:	81a3      	strh	r3, [r4, #12]
 800971e:	2300      	movs	r3, #0
 8009720:	6063      	str	r3, [r4, #4]
 8009722:	6923      	ldr	r3, [r4, #16]
 8009724:	6023      	str	r3, [r4, #0]
 8009726:	89a3      	ldrh	r3, [r4, #12]
 8009728:	f043 0308 	orr.w	r3, r3, #8
 800972c:	81a3      	strh	r3, [r4, #12]
 800972e:	6923      	ldr	r3, [r4, #16]
 8009730:	b94b      	cbnz	r3, 8009746 <__swsetup_r+0x9a>
 8009732:	89a3      	ldrh	r3, [r4, #12]
 8009734:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800973c:	d003      	beq.n	8009746 <__swsetup_r+0x9a>
 800973e:	4621      	mov	r1, r4
 8009740:	4630      	mov	r0, r6
 8009742:	f000 fa09 	bl	8009b58 <__smakebuf_r>
 8009746:	89a0      	ldrh	r0, [r4, #12]
 8009748:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800974c:	f010 0301 	ands.w	r3, r0, #1
 8009750:	d00a      	beq.n	8009768 <__swsetup_r+0xbc>
 8009752:	2300      	movs	r3, #0
 8009754:	60a3      	str	r3, [r4, #8]
 8009756:	6963      	ldr	r3, [r4, #20]
 8009758:	425b      	negs	r3, r3
 800975a:	61a3      	str	r3, [r4, #24]
 800975c:	6923      	ldr	r3, [r4, #16]
 800975e:	b943      	cbnz	r3, 8009772 <__swsetup_r+0xc6>
 8009760:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009764:	d1ba      	bne.n	80096dc <__swsetup_r+0x30>
 8009766:	bd70      	pop	{r4, r5, r6, pc}
 8009768:	0781      	lsls	r1, r0, #30
 800976a:	bf58      	it	pl
 800976c:	6963      	ldrpl	r3, [r4, #20]
 800976e:	60a3      	str	r3, [r4, #8]
 8009770:	e7f4      	b.n	800975c <__swsetup_r+0xb0>
 8009772:	2000      	movs	r0, #0
 8009774:	e7f7      	b.n	8009766 <__swsetup_r+0xba>
 8009776:	bf00      	nop
 8009778:	2000001c 	.word	0x2000001c
 800977c:	0800b75c 	.word	0x0800b75c
 8009780:	0800b77c 	.word	0x0800b77c
 8009784:	0800b73c 	.word	0x0800b73c

08009788 <abort>:
 8009788:	b508      	push	{r3, lr}
 800978a:	2006      	movs	r0, #6
 800978c:	f000 fa54 	bl	8009c38 <raise>
 8009790:	2001      	movs	r0, #1
 8009792:	f7f8 f9ef 	bl	8001b74 <_exit>
	...

08009798 <__sflush_r>:
 8009798:	898a      	ldrh	r2, [r1, #12]
 800979a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800979e:	4605      	mov	r5, r0
 80097a0:	0710      	lsls	r0, r2, #28
 80097a2:	460c      	mov	r4, r1
 80097a4:	d458      	bmi.n	8009858 <__sflush_r+0xc0>
 80097a6:	684b      	ldr	r3, [r1, #4]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	dc05      	bgt.n	80097b8 <__sflush_r+0x20>
 80097ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	dc02      	bgt.n	80097b8 <__sflush_r+0x20>
 80097b2:	2000      	movs	r0, #0
 80097b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097ba:	2e00      	cmp	r6, #0
 80097bc:	d0f9      	beq.n	80097b2 <__sflush_r+0x1a>
 80097be:	2300      	movs	r3, #0
 80097c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097c4:	682f      	ldr	r7, [r5, #0]
 80097c6:	602b      	str	r3, [r5, #0]
 80097c8:	d032      	beq.n	8009830 <__sflush_r+0x98>
 80097ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	075a      	lsls	r2, r3, #29
 80097d0:	d505      	bpl.n	80097de <__sflush_r+0x46>
 80097d2:	6863      	ldr	r3, [r4, #4]
 80097d4:	1ac0      	subs	r0, r0, r3
 80097d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097d8:	b10b      	cbz	r3, 80097de <__sflush_r+0x46>
 80097da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097dc:	1ac0      	subs	r0, r0, r3
 80097de:	2300      	movs	r3, #0
 80097e0:	4602      	mov	r2, r0
 80097e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097e4:	6a21      	ldr	r1, [r4, #32]
 80097e6:	4628      	mov	r0, r5
 80097e8:	47b0      	blx	r6
 80097ea:	1c43      	adds	r3, r0, #1
 80097ec:	89a3      	ldrh	r3, [r4, #12]
 80097ee:	d106      	bne.n	80097fe <__sflush_r+0x66>
 80097f0:	6829      	ldr	r1, [r5, #0]
 80097f2:	291d      	cmp	r1, #29
 80097f4:	d82c      	bhi.n	8009850 <__sflush_r+0xb8>
 80097f6:	4a2a      	ldr	r2, [pc, #168]	; (80098a0 <__sflush_r+0x108>)
 80097f8:	40ca      	lsrs	r2, r1
 80097fa:	07d6      	lsls	r6, r2, #31
 80097fc:	d528      	bpl.n	8009850 <__sflush_r+0xb8>
 80097fe:	2200      	movs	r2, #0
 8009800:	6062      	str	r2, [r4, #4]
 8009802:	04d9      	lsls	r1, r3, #19
 8009804:	6922      	ldr	r2, [r4, #16]
 8009806:	6022      	str	r2, [r4, #0]
 8009808:	d504      	bpl.n	8009814 <__sflush_r+0x7c>
 800980a:	1c42      	adds	r2, r0, #1
 800980c:	d101      	bne.n	8009812 <__sflush_r+0x7a>
 800980e:	682b      	ldr	r3, [r5, #0]
 8009810:	b903      	cbnz	r3, 8009814 <__sflush_r+0x7c>
 8009812:	6560      	str	r0, [r4, #84]	; 0x54
 8009814:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009816:	602f      	str	r7, [r5, #0]
 8009818:	2900      	cmp	r1, #0
 800981a:	d0ca      	beq.n	80097b2 <__sflush_r+0x1a>
 800981c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009820:	4299      	cmp	r1, r3
 8009822:	d002      	beq.n	800982a <__sflush_r+0x92>
 8009824:	4628      	mov	r0, r5
 8009826:	f7ff fa99 	bl	8008d5c <_free_r>
 800982a:	2000      	movs	r0, #0
 800982c:	6360      	str	r0, [r4, #52]	; 0x34
 800982e:	e7c1      	b.n	80097b4 <__sflush_r+0x1c>
 8009830:	6a21      	ldr	r1, [r4, #32]
 8009832:	2301      	movs	r3, #1
 8009834:	4628      	mov	r0, r5
 8009836:	47b0      	blx	r6
 8009838:	1c41      	adds	r1, r0, #1
 800983a:	d1c7      	bne.n	80097cc <__sflush_r+0x34>
 800983c:	682b      	ldr	r3, [r5, #0]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d0c4      	beq.n	80097cc <__sflush_r+0x34>
 8009842:	2b1d      	cmp	r3, #29
 8009844:	d001      	beq.n	800984a <__sflush_r+0xb2>
 8009846:	2b16      	cmp	r3, #22
 8009848:	d101      	bne.n	800984e <__sflush_r+0xb6>
 800984a:	602f      	str	r7, [r5, #0]
 800984c:	e7b1      	b.n	80097b2 <__sflush_r+0x1a>
 800984e:	89a3      	ldrh	r3, [r4, #12]
 8009850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009854:	81a3      	strh	r3, [r4, #12]
 8009856:	e7ad      	b.n	80097b4 <__sflush_r+0x1c>
 8009858:	690f      	ldr	r7, [r1, #16]
 800985a:	2f00      	cmp	r7, #0
 800985c:	d0a9      	beq.n	80097b2 <__sflush_r+0x1a>
 800985e:	0793      	lsls	r3, r2, #30
 8009860:	680e      	ldr	r6, [r1, #0]
 8009862:	bf08      	it	eq
 8009864:	694b      	ldreq	r3, [r1, #20]
 8009866:	600f      	str	r7, [r1, #0]
 8009868:	bf18      	it	ne
 800986a:	2300      	movne	r3, #0
 800986c:	eba6 0807 	sub.w	r8, r6, r7
 8009870:	608b      	str	r3, [r1, #8]
 8009872:	f1b8 0f00 	cmp.w	r8, #0
 8009876:	dd9c      	ble.n	80097b2 <__sflush_r+0x1a>
 8009878:	6a21      	ldr	r1, [r4, #32]
 800987a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800987c:	4643      	mov	r3, r8
 800987e:	463a      	mov	r2, r7
 8009880:	4628      	mov	r0, r5
 8009882:	47b0      	blx	r6
 8009884:	2800      	cmp	r0, #0
 8009886:	dc06      	bgt.n	8009896 <__sflush_r+0xfe>
 8009888:	89a3      	ldrh	r3, [r4, #12]
 800988a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800988e:	81a3      	strh	r3, [r4, #12]
 8009890:	f04f 30ff 	mov.w	r0, #4294967295
 8009894:	e78e      	b.n	80097b4 <__sflush_r+0x1c>
 8009896:	4407      	add	r7, r0
 8009898:	eba8 0800 	sub.w	r8, r8, r0
 800989c:	e7e9      	b.n	8009872 <__sflush_r+0xda>
 800989e:	bf00      	nop
 80098a0:	20400001 	.word	0x20400001

080098a4 <_fflush_r>:
 80098a4:	b538      	push	{r3, r4, r5, lr}
 80098a6:	690b      	ldr	r3, [r1, #16]
 80098a8:	4605      	mov	r5, r0
 80098aa:	460c      	mov	r4, r1
 80098ac:	b913      	cbnz	r3, 80098b4 <_fflush_r+0x10>
 80098ae:	2500      	movs	r5, #0
 80098b0:	4628      	mov	r0, r5
 80098b2:	bd38      	pop	{r3, r4, r5, pc}
 80098b4:	b118      	cbz	r0, 80098be <_fflush_r+0x1a>
 80098b6:	6983      	ldr	r3, [r0, #24]
 80098b8:	b90b      	cbnz	r3, 80098be <_fflush_r+0x1a>
 80098ba:	f000 f887 	bl	80099cc <__sinit>
 80098be:	4b14      	ldr	r3, [pc, #80]	; (8009910 <_fflush_r+0x6c>)
 80098c0:	429c      	cmp	r4, r3
 80098c2:	d11b      	bne.n	80098fc <_fflush_r+0x58>
 80098c4:	686c      	ldr	r4, [r5, #4]
 80098c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d0ef      	beq.n	80098ae <_fflush_r+0xa>
 80098ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098d0:	07d0      	lsls	r0, r2, #31
 80098d2:	d404      	bmi.n	80098de <_fflush_r+0x3a>
 80098d4:	0599      	lsls	r1, r3, #22
 80098d6:	d402      	bmi.n	80098de <_fflush_r+0x3a>
 80098d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098da:	f000 f915 	bl	8009b08 <__retarget_lock_acquire_recursive>
 80098de:	4628      	mov	r0, r5
 80098e0:	4621      	mov	r1, r4
 80098e2:	f7ff ff59 	bl	8009798 <__sflush_r>
 80098e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098e8:	07da      	lsls	r2, r3, #31
 80098ea:	4605      	mov	r5, r0
 80098ec:	d4e0      	bmi.n	80098b0 <_fflush_r+0xc>
 80098ee:	89a3      	ldrh	r3, [r4, #12]
 80098f0:	059b      	lsls	r3, r3, #22
 80098f2:	d4dd      	bmi.n	80098b0 <_fflush_r+0xc>
 80098f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098f6:	f000 f908 	bl	8009b0a <__retarget_lock_release_recursive>
 80098fa:	e7d9      	b.n	80098b0 <_fflush_r+0xc>
 80098fc:	4b05      	ldr	r3, [pc, #20]	; (8009914 <_fflush_r+0x70>)
 80098fe:	429c      	cmp	r4, r3
 8009900:	d101      	bne.n	8009906 <_fflush_r+0x62>
 8009902:	68ac      	ldr	r4, [r5, #8]
 8009904:	e7df      	b.n	80098c6 <_fflush_r+0x22>
 8009906:	4b04      	ldr	r3, [pc, #16]	; (8009918 <_fflush_r+0x74>)
 8009908:	429c      	cmp	r4, r3
 800990a:	bf08      	it	eq
 800990c:	68ec      	ldreq	r4, [r5, #12]
 800990e:	e7da      	b.n	80098c6 <_fflush_r+0x22>
 8009910:	0800b75c 	.word	0x0800b75c
 8009914:	0800b77c 	.word	0x0800b77c
 8009918:	0800b73c 	.word	0x0800b73c

0800991c <std>:
 800991c:	2300      	movs	r3, #0
 800991e:	b510      	push	{r4, lr}
 8009920:	4604      	mov	r4, r0
 8009922:	e9c0 3300 	strd	r3, r3, [r0]
 8009926:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800992a:	6083      	str	r3, [r0, #8]
 800992c:	8181      	strh	r1, [r0, #12]
 800992e:	6643      	str	r3, [r0, #100]	; 0x64
 8009930:	81c2      	strh	r2, [r0, #14]
 8009932:	6183      	str	r3, [r0, #24]
 8009934:	4619      	mov	r1, r3
 8009936:	2208      	movs	r2, #8
 8009938:	305c      	adds	r0, #92	; 0x5c
 800993a:	f7fb fdcd 	bl	80054d8 <memset>
 800993e:	4b05      	ldr	r3, [pc, #20]	; (8009954 <std+0x38>)
 8009940:	6263      	str	r3, [r4, #36]	; 0x24
 8009942:	4b05      	ldr	r3, [pc, #20]	; (8009958 <std+0x3c>)
 8009944:	62a3      	str	r3, [r4, #40]	; 0x28
 8009946:	4b05      	ldr	r3, [pc, #20]	; (800995c <std+0x40>)
 8009948:	62e3      	str	r3, [r4, #44]	; 0x2c
 800994a:	4b05      	ldr	r3, [pc, #20]	; (8009960 <std+0x44>)
 800994c:	6224      	str	r4, [r4, #32]
 800994e:	6323      	str	r3, [r4, #48]	; 0x30
 8009950:	bd10      	pop	{r4, pc}
 8009952:	bf00      	nop
 8009954:	08009c71 	.word	0x08009c71
 8009958:	08009c93 	.word	0x08009c93
 800995c:	08009ccb 	.word	0x08009ccb
 8009960:	08009cef 	.word	0x08009cef

08009964 <_cleanup_r>:
 8009964:	4901      	ldr	r1, [pc, #4]	; (800996c <_cleanup_r+0x8>)
 8009966:	f000 b8af 	b.w	8009ac8 <_fwalk_reent>
 800996a:	bf00      	nop
 800996c:	080098a5 	.word	0x080098a5

08009970 <__sfmoreglue>:
 8009970:	b570      	push	{r4, r5, r6, lr}
 8009972:	2268      	movs	r2, #104	; 0x68
 8009974:	1e4d      	subs	r5, r1, #1
 8009976:	4355      	muls	r5, r2
 8009978:	460e      	mov	r6, r1
 800997a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800997e:	f7ff fa59 	bl	8008e34 <_malloc_r>
 8009982:	4604      	mov	r4, r0
 8009984:	b140      	cbz	r0, 8009998 <__sfmoreglue+0x28>
 8009986:	2100      	movs	r1, #0
 8009988:	e9c0 1600 	strd	r1, r6, [r0]
 800998c:	300c      	adds	r0, #12
 800998e:	60a0      	str	r0, [r4, #8]
 8009990:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009994:	f7fb fda0 	bl	80054d8 <memset>
 8009998:	4620      	mov	r0, r4
 800999a:	bd70      	pop	{r4, r5, r6, pc}

0800999c <__sfp_lock_acquire>:
 800999c:	4801      	ldr	r0, [pc, #4]	; (80099a4 <__sfp_lock_acquire+0x8>)
 800999e:	f000 b8b3 	b.w	8009b08 <__retarget_lock_acquire_recursive>
 80099a2:	bf00      	nop
 80099a4:	20000825 	.word	0x20000825

080099a8 <__sfp_lock_release>:
 80099a8:	4801      	ldr	r0, [pc, #4]	; (80099b0 <__sfp_lock_release+0x8>)
 80099aa:	f000 b8ae 	b.w	8009b0a <__retarget_lock_release_recursive>
 80099ae:	bf00      	nop
 80099b0:	20000825 	.word	0x20000825

080099b4 <__sinit_lock_acquire>:
 80099b4:	4801      	ldr	r0, [pc, #4]	; (80099bc <__sinit_lock_acquire+0x8>)
 80099b6:	f000 b8a7 	b.w	8009b08 <__retarget_lock_acquire_recursive>
 80099ba:	bf00      	nop
 80099bc:	20000826 	.word	0x20000826

080099c0 <__sinit_lock_release>:
 80099c0:	4801      	ldr	r0, [pc, #4]	; (80099c8 <__sinit_lock_release+0x8>)
 80099c2:	f000 b8a2 	b.w	8009b0a <__retarget_lock_release_recursive>
 80099c6:	bf00      	nop
 80099c8:	20000826 	.word	0x20000826

080099cc <__sinit>:
 80099cc:	b510      	push	{r4, lr}
 80099ce:	4604      	mov	r4, r0
 80099d0:	f7ff fff0 	bl	80099b4 <__sinit_lock_acquire>
 80099d4:	69a3      	ldr	r3, [r4, #24]
 80099d6:	b11b      	cbz	r3, 80099e0 <__sinit+0x14>
 80099d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099dc:	f7ff bff0 	b.w	80099c0 <__sinit_lock_release>
 80099e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80099e4:	6523      	str	r3, [r4, #80]	; 0x50
 80099e6:	4b13      	ldr	r3, [pc, #76]	; (8009a34 <__sinit+0x68>)
 80099e8:	4a13      	ldr	r2, [pc, #76]	; (8009a38 <__sinit+0x6c>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80099ee:	42a3      	cmp	r3, r4
 80099f0:	bf04      	itt	eq
 80099f2:	2301      	moveq	r3, #1
 80099f4:	61a3      	streq	r3, [r4, #24]
 80099f6:	4620      	mov	r0, r4
 80099f8:	f000 f820 	bl	8009a3c <__sfp>
 80099fc:	6060      	str	r0, [r4, #4]
 80099fe:	4620      	mov	r0, r4
 8009a00:	f000 f81c 	bl	8009a3c <__sfp>
 8009a04:	60a0      	str	r0, [r4, #8]
 8009a06:	4620      	mov	r0, r4
 8009a08:	f000 f818 	bl	8009a3c <__sfp>
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	60e0      	str	r0, [r4, #12]
 8009a10:	2104      	movs	r1, #4
 8009a12:	6860      	ldr	r0, [r4, #4]
 8009a14:	f7ff ff82 	bl	800991c <std>
 8009a18:	68a0      	ldr	r0, [r4, #8]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	2109      	movs	r1, #9
 8009a1e:	f7ff ff7d 	bl	800991c <std>
 8009a22:	68e0      	ldr	r0, [r4, #12]
 8009a24:	2202      	movs	r2, #2
 8009a26:	2112      	movs	r1, #18
 8009a28:	f7ff ff78 	bl	800991c <std>
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	61a3      	str	r3, [r4, #24]
 8009a30:	e7d2      	b.n	80099d8 <__sinit+0xc>
 8009a32:	bf00      	nop
 8009a34:	0800b2f8 	.word	0x0800b2f8
 8009a38:	08009965 	.word	0x08009965

08009a3c <__sfp>:
 8009a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3e:	4607      	mov	r7, r0
 8009a40:	f7ff ffac 	bl	800999c <__sfp_lock_acquire>
 8009a44:	4b1e      	ldr	r3, [pc, #120]	; (8009ac0 <__sfp+0x84>)
 8009a46:	681e      	ldr	r6, [r3, #0]
 8009a48:	69b3      	ldr	r3, [r6, #24]
 8009a4a:	b913      	cbnz	r3, 8009a52 <__sfp+0x16>
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f7ff ffbd 	bl	80099cc <__sinit>
 8009a52:	3648      	adds	r6, #72	; 0x48
 8009a54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	d503      	bpl.n	8009a64 <__sfp+0x28>
 8009a5c:	6833      	ldr	r3, [r6, #0]
 8009a5e:	b30b      	cbz	r3, 8009aa4 <__sfp+0x68>
 8009a60:	6836      	ldr	r6, [r6, #0]
 8009a62:	e7f7      	b.n	8009a54 <__sfp+0x18>
 8009a64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a68:	b9d5      	cbnz	r5, 8009aa0 <__sfp+0x64>
 8009a6a:	4b16      	ldr	r3, [pc, #88]	; (8009ac4 <__sfp+0x88>)
 8009a6c:	60e3      	str	r3, [r4, #12]
 8009a6e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a72:	6665      	str	r5, [r4, #100]	; 0x64
 8009a74:	f000 f847 	bl	8009b06 <__retarget_lock_init_recursive>
 8009a78:	f7ff ff96 	bl	80099a8 <__sfp_lock_release>
 8009a7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a84:	6025      	str	r5, [r4, #0]
 8009a86:	61a5      	str	r5, [r4, #24]
 8009a88:	2208      	movs	r2, #8
 8009a8a:	4629      	mov	r1, r5
 8009a8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a90:	f7fb fd22 	bl	80054d8 <memset>
 8009a94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009aa0:	3468      	adds	r4, #104	; 0x68
 8009aa2:	e7d9      	b.n	8009a58 <__sfp+0x1c>
 8009aa4:	2104      	movs	r1, #4
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	f7ff ff62 	bl	8009970 <__sfmoreglue>
 8009aac:	4604      	mov	r4, r0
 8009aae:	6030      	str	r0, [r6, #0]
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	d1d5      	bne.n	8009a60 <__sfp+0x24>
 8009ab4:	f7ff ff78 	bl	80099a8 <__sfp_lock_release>
 8009ab8:	230c      	movs	r3, #12
 8009aba:	603b      	str	r3, [r7, #0]
 8009abc:	e7ee      	b.n	8009a9c <__sfp+0x60>
 8009abe:	bf00      	nop
 8009ac0:	0800b2f8 	.word	0x0800b2f8
 8009ac4:	ffff0001 	.word	0xffff0001

08009ac8 <_fwalk_reent>:
 8009ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009acc:	4606      	mov	r6, r0
 8009ace:	4688      	mov	r8, r1
 8009ad0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ad4:	2700      	movs	r7, #0
 8009ad6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ada:	f1b9 0901 	subs.w	r9, r9, #1
 8009ade:	d505      	bpl.n	8009aec <_fwalk_reent+0x24>
 8009ae0:	6824      	ldr	r4, [r4, #0]
 8009ae2:	2c00      	cmp	r4, #0
 8009ae4:	d1f7      	bne.n	8009ad6 <_fwalk_reent+0xe>
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009aec:	89ab      	ldrh	r3, [r5, #12]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d907      	bls.n	8009b02 <_fwalk_reent+0x3a>
 8009af2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009af6:	3301      	adds	r3, #1
 8009af8:	d003      	beq.n	8009b02 <_fwalk_reent+0x3a>
 8009afa:	4629      	mov	r1, r5
 8009afc:	4630      	mov	r0, r6
 8009afe:	47c0      	blx	r8
 8009b00:	4307      	orrs	r7, r0
 8009b02:	3568      	adds	r5, #104	; 0x68
 8009b04:	e7e9      	b.n	8009ada <_fwalk_reent+0x12>

08009b06 <__retarget_lock_init_recursive>:
 8009b06:	4770      	bx	lr

08009b08 <__retarget_lock_acquire_recursive>:
 8009b08:	4770      	bx	lr

08009b0a <__retarget_lock_release_recursive>:
 8009b0a:	4770      	bx	lr

08009b0c <__swhatbuf_r>:
 8009b0c:	b570      	push	{r4, r5, r6, lr}
 8009b0e:	460e      	mov	r6, r1
 8009b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b14:	2900      	cmp	r1, #0
 8009b16:	b096      	sub	sp, #88	; 0x58
 8009b18:	4614      	mov	r4, r2
 8009b1a:	461d      	mov	r5, r3
 8009b1c:	da08      	bge.n	8009b30 <__swhatbuf_r+0x24>
 8009b1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009b22:	2200      	movs	r2, #0
 8009b24:	602a      	str	r2, [r5, #0]
 8009b26:	061a      	lsls	r2, r3, #24
 8009b28:	d410      	bmi.n	8009b4c <__swhatbuf_r+0x40>
 8009b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b2e:	e00e      	b.n	8009b4e <__swhatbuf_r+0x42>
 8009b30:	466a      	mov	r2, sp
 8009b32:	f000 f903 	bl	8009d3c <_fstat_r>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	dbf1      	blt.n	8009b1e <__swhatbuf_r+0x12>
 8009b3a:	9a01      	ldr	r2, [sp, #4]
 8009b3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b44:	425a      	negs	r2, r3
 8009b46:	415a      	adcs	r2, r3
 8009b48:	602a      	str	r2, [r5, #0]
 8009b4a:	e7ee      	b.n	8009b2a <__swhatbuf_r+0x1e>
 8009b4c:	2340      	movs	r3, #64	; 0x40
 8009b4e:	2000      	movs	r0, #0
 8009b50:	6023      	str	r3, [r4, #0]
 8009b52:	b016      	add	sp, #88	; 0x58
 8009b54:	bd70      	pop	{r4, r5, r6, pc}
	...

08009b58 <__smakebuf_r>:
 8009b58:	898b      	ldrh	r3, [r1, #12]
 8009b5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b5c:	079d      	lsls	r5, r3, #30
 8009b5e:	4606      	mov	r6, r0
 8009b60:	460c      	mov	r4, r1
 8009b62:	d507      	bpl.n	8009b74 <__smakebuf_r+0x1c>
 8009b64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	6123      	str	r3, [r4, #16]
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	6163      	str	r3, [r4, #20]
 8009b70:	b002      	add	sp, #8
 8009b72:	bd70      	pop	{r4, r5, r6, pc}
 8009b74:	ab01      	add	r3, sp, #4
 8009b76:	466a      	mov	r2, sp
 8009b78:	f7ff ffc8 	bl	8009b0c <__swhatbuf_r>
 8009b7c:	9900      	ldr	r1, [sp, #0]
 8009b7e:	4605      	mov	r5, r0
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff f957 	bl	8008e34 <_malloc_r>
 8009b86:	b948      	cbnz	r0, 8009b9c <__smakebuf_r+0x44>
 8009b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b8c:	059a      	lsls	r2, r3, #22
 8009b8e:	d4ef      	bmi.n	8009b70 <__smakebuf_r+0x18>
 8009b90:	f023 0303 	bic.w	r3, r3, #3
 8009b94:	f043 0302 	orr.w	r3, r3, #2
 8009b98:	81a3      	strh	r3, [r4, #12]
 8009b9a:	e7e3      	b.n	8009b64 <__smakebuf_r+0xc>
 8009b9c:	4b0d      	ldr	r3, [pc, #52]	; (8009bd4 <__smakebuf_r+0x7c>)
 8009b9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ba0:	89a3      	ldrh	r3, [r4, #12]
 8009ba2:	6020      	str	r0, [r4, #0]
 8009ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ba8:	81a3      	strh	r3, [r4, #12]
 8009baa:	9b00      	ldr	r3, [sp, #0]
 8009bac:	6163      	str	r3, [r4, #20]
 8009bae:	9b01      	ldr	r3, [sp, #4]
 8009bb0:	6120      	str	r0, [r4, #16]
 8009bb2:	b15b      	cbz	r3, 8009bcc <__smakebuf_r+0x74>
 8009bb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bb8:	4630      	mov	r0, r6
 8009bba:	f000 f8d1 	bl	8009d60 <_isatty_r>
 8009bbe:	b128      	cbz	r0, 8009bcc <__smakebuf_r+0x74>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	f023 0303 	bic.w	r3, r3, #3
 8009bc6:	f043 0301 	orr.w	r3, r3, #1
 8009bca:	81a3      	strh	r3, [r4, #12]
 8009bcc:	89a0      	ldrh	r0, [r4, #12]
 8009bce:	4305      	orrs	r5, r0
 8009bd0:	81a5      	strh	r5, [r4, #12]
 8009bd2:	e7cd      	b.n	8009b70 <__smakebuf_r+0x18>
 8009bd4:	08009965 	.word	0x08009965

08009bd8 <_malloc_usable_size_r>:
 8009bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bdc:	1f18      	subs	r0, r3, #4
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	bfbc      	itt	lt
 8009be2:	580b      	ldrlt	r3, [r1, r0]
 8009be4:	18c0      	addlt	r0, r0, r3
 8009be6:	4770      	bx	lr

08009be8 <_raise_r>:
 8009be8:	291f      	cmp	r1, #31
 8009bea:	b538      	push	{r3, r4, r5, lr}
 8009bec:	4604      	mov	r4, r0
 8009bee:	460d      	mov	r5, r1
 8009bf0:	d904      	bls.n	8009bfc <_raise_r+0x14>
 8009bf2:	2316      	movs	r3, #22
 8009bf4:	6003      	str	r3, [r0, #0]
 8009bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfa:	bd38      	pop	{r3, r4, r5, pc}
 8009bfc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009bfe:	b112      	cbz	r2, 8009c06 <_raise_r+0x1e>
 8009c00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c04:	b94b      	cbnz	r3, 8009c1a <_raise_r+0x32>
 8009c06:	4620      	mov	r0, r4
 8009c08:	f000 f830 	bl	8009c6c <_getpid_r>
 8009c0c:	462a      	mov	r2, r5
 8009c0e:	4601      	mov	r1, r0
 8009c10:	4620      	mov	r0, r4
 8009c12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c16:	f000 b817 	b.w	8009c48 <_kill_r>
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d00a      	beq.n	8009c34 <_raise_r+0x4c>
 8009c1e:	1c59      	adds	r1, r3, #1
 8009c20:	d103      	bne.n	8009c2a <_raise_r+0x42>
 8009c22:	2316      	movs	r3, #22
 8009c24:	6003      	str	r3, [r0, #0]
 8009c26:	2001      	movs	r0, #1
 8009c28:	e7e7      	b.n	8009bfa <_raise_r+0x12>
 8009c2a:	2400      	movs	r4, #0
 8009c2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c30:	4628      	mov	r0, r5
 8009c32:	4798      	blx	r3
 8009c34:	2000      	movs	r0, #0
 8009c36:	e7e0      	b.n	8009bfa <_raise_r+0x12>

08009c38 <raise>:
 8009c38:	4b02      	ldr	r3, [pc, #8]	; (8009c44 <raise+0xc>)
 8009c3a:	4601      	mov	r1, r0
 8009c3c:	6818      	ldr	r0, [r3, #0]
 8009c3e:	f7ff bfd3 	b.w	8009be8 <_raise_r>
 8009c42:	bf00      	nop
 8009c44:	2000001c 	.word	0x2000001c

08009c48 <_kill_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	4d07      	ldr	r5, [pc, #28]	; (8009c68 <_kill_r+0x20>)
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4604      	mov	r4, r0
 8009c50:	4608      	mov	r0, r1
 8009c52:	4611      	mov	r1, r2
 8009c54:	602b      	str	r3, [r5, #0]
 8009c56:	f7f7 ff7d 	bl	8001b54 <_kill>
 8009c5a:	1c43      	adds	r3, r0, #1
 8009c5c:	d102      	bne.n	8009c64 <_kill_r+0x1c>
 8009c5e:	682b      	ldr	r3, [r5, #0]
 8009c60:	b103      	cbz	r3, 8009c64 <_kill_r+0x1c>
 8009c62:	6023      	str	r3, [r4, #0]
 8009c64:	bd38      	pop	{r3, r4, r5, pc}
 8009c66:	bf00      	nop
 8009c68:	20000820 	.word	0x20000820

08009c6c <_getpid_r>:
 8009c6c:	f7f7 bf6a 	b.w	8001b44 <_getpid>

08009c70 <__sread>:
 8009c70:	b510      	push	{r4, lr}
 8009c72:	460c      	mov	r4, r1
 8009c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c78:	f000 f894 	bl	8009da4 <_read_r>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	bfab      	itete	ge
 8009c80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c82:	89a3      	ldrhlt	r3, [r4, #12]
 8009c84:	181b      	addge	r3, r3, r0
 8009c86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c8a:	bfac      	ite	ge
 8009c8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c8e:	81a3      	strhlt	r3, [r4, #12]
 8009c90:	bd10      	pop	{r4, pc}

08009c92 <__swrite>:
 8009c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c96:	461f      	mov	r7, r3
 8009c98:	898b      	ldrh	r3, [r1, #12]
 8009c9a:	05db      	lsls	r3, r3, #23
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	460c      	mov	r4, r1
 8009ca0:	4616      	mov	r6, r2
 8009ca2:	d505      	bpl.n	8009cb0 <__swrite+0x1e>
 8009ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca8:	2302      	movs	r3, #2
 8009caa:	2200      	movs	r2, #0
 8009cac:	f000 f868 	bl	8009d80 <_lseek_r>
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cba:	81a3      	strh	r3, [r4, #12]
 8009cbc:	4632      	mov	r2, r6
 8009cbe:	463b      	mov	r3, r7
 8009cc0:	4628      	mov	r0, r5
 8009cc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc6:	f000 b817 	b.w	8009cf8 <_write_r>

08009cca <__sseek>:
 8009cca:	b510      	push	{r4, lr}
 8009ccc:	460c      	mov	r4, r1
 8009cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cd2:	f000 f855 	bl	8009d80 <_lseek_r>
 8009cd6:	1c43      	adds	r3, r0, #1
 8009cd8:	89a3      	ldrh	r3, [r4, #12]
 8009cda:	bf15      	itete	ne
 8009cdc:	6560      	strne	r0, [r4, #84]	; 0x54
 8009cde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ce2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ce6:	81a3      	strheq	r3, [r4, #12]
 8009ce8:	bf18      	it	ne
 8009cea:	81a3      	strhne	r3, [r4, #12]
 8009cec:	bd10      	pop	{r4, pc}

08009cee <__sclose>:
 8009cee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cf2:	f000 b813 	b.w	8009d1c <_close_r>
	...

08009cf8 <_write_r>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4d07      	ldr	r5, [pc, #28]	; (8009d18 <_write_r+0x20>)
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	4608      	mov	r0, r1
 8009d00:	4611      	mov	r1, r2
 8009d02:	2200      	movs	r2, #0
 8009d04:	602a      	str	r2, [r5, #0]
 8009d06:	461a      	mov	r2, r3
 8009d08:	f7f7 ff5b 	bl	8001bc2 <_write>
 8009d0c:	1c43      	adds	r3, r0, #1
 8009d0e:	d102      	bne.n	8009d16 <_write_r+0x1e>
 8009d10:	682b      	ldr	r3, [r5, #0]
 8009d12:	b103      	cbz	r3, 8009d16 <_write_r+0x1e>
 8009d14:	6023      	str	r3, [r4, #0]
 8009d16:	bd38      	pop	{r3, r4, r5, pc}
 8009d18:	20000820 	.word	0x20000820

08009d1c <_close_r>:
 8009d1c:	b538      	push	{r3, r4, r5, lr}
 8009d1e:	4d06      	ldr	r5, [pc, #24]	; (8009d38 <_close_r+0x1c>)
 8009d20:	2300      	movs	r3, #0
 8009d22:	4604      	mov	r4, r0
 8009d24:	4608      	mov	r0, r1
 8009d26:	602b      	str	r3, [r5, #0]
 8009d28:	f7f7 ff67 	bl	8001bfa <_close>
 8009d2c:	1c43      	adds	r3, r0, #1
 8009d2e:	d102      	bne.n	8009d36 <_close_r+0x1a>
 8009d30:	682b      	ldr	r3, [r5, #0]
 8009d32:	b103      	cbz	r3, 8009d36 <_close_r+0x1a>
 8009d34:	6023      	str	r3, [r4, #0]
 8009d36:	bd38      	pop	{r3, r4, r5, pc}
 8009d38:	20000820 	.word	0x20000820

08009d3c <_fstat_r>:
 8009d3c:	b538      	push	{r3, r4, r5, lr}
 8009d3e:	4d07      	ldr	r5, [pc, #28]	; (8009d5c <_fstat_r+0x20>)
 8009d40:	2300      	movs	r3, #0
 8009d42:	4604      	mov	r4, r0
 8009d44:	4608      	mov	r0, r1
 8009d46:	4611      	mov	r1, r2
 8009d48:	602b      	str	r3, [r5, #0]
 8009d4a:	f7f7 ff62 	bl	8001c12 <_fstat>
 8009d4e:	1c43      	adds	r3, r0, #1
 8009d50:	d102      	bne.n	8009d58 <_fstat_r+0x1c>
 8009d52:	682b      	ldr	r3, [r5, #0]
 8009d54:	b103      	cbz	r3, 8009d58 <_fstat_r+0x1c>
 8009d56:	6023      	str	r3, [r4, #0]
 8009d58:	bd38      	pop	{r3, r4, r5, pc}
 8009d5a:	bf00      	nop
 8009d5c:	20000820 	.word	0x20000820

08009d60 <_isatty_r>:
 8009d60:	b538      	push	{r3, r4, r5, lr}
 8009d62:	4d06      	ldr	r5, [pc, #24]	; (8009d7c <_isatty_r+0x1c>)
 8009d64:	2300      	movs	r3, #0
 8009d66:	4604      	mov	r4, r0
 8009d68:	4608      	mov	r0, r1
 8009d6a:	602b      	str	r3, [r5, #0]
 8009d6c:	f7f7 ff61 	bl	8001c32 <_isatty>
 8009d70:	1c43      	adds	r3, r0, #1
 8009d72:	d102      	bne.n	8009d7a <_isatty_r+0x1a>
 8009d74:	682b      	ldr	r3, [r5, #0]
 8009d76:	b103      	cbz	r3, 8009d7a <_isatty_r+0x1a>
 8009d78:	6023      	str	r3, [r4, #0]
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	20000820 	.word	0x20000820

08009d80 <_lseek_r>:
 8009d80:	b538      	push	{r3, r4, r5, lr}
 8009d82:	4d07      	ldr	r5, [pc, #28]	; (8009da0 <_lseek_r+0x20>)
 8009d84:	4604      	mov	r4, r0
 8009d86:	4608      	mov	r0, r1
 8009d88:	4611      	mov	r1, r2
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	602a      	str	r2, [r5, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	f7f7 ff5a 	bl	8001c48 <_lseek>
 8009d94:	1c43      	adds	r3, r0, #1
 8009d96:	d102      	bne.n	8009d9e <_lseek_r+0x1e>
 8009d98:	682b      	ldr	r3, [r5, #0]
 8009d9a:	b103      	cbz	r3, 8009d9e <_lseek_r+0x1e>
 8009d9c:	6023      	str	r3, [r4, #0]
 8009d9e:	bd38      	pop	{r3, r4, r5, pc}
 8009da0:	20000820 	.word	0x20000820

08009da4 <_read_r>:
 8009da4:	b538      	push	{r3, r4, r5, lr}
 8009da6:	4d07      	ldr	r5, [pc, #28]	; (8009dc4 <_read_r+0x20>)
 8009da8:	4604      	mov	r4, r0
 8009daa:	4608      	mov	r0, r1
 8009dac:	4611      	mov	r1, r2
 8009dae:	2200      	movs	r2, #0
 8009db0:	602a      	str	r2, [r5, #0]
 8009db2:	461a      	mov	r2, r3
 8009db4:	f7f7 fee8 	bl	8001b88 <_read>
 8009db8:	1c43      	adds	r3, r0, #1
 8009dba:	d102      	bne.n	8009dc2 <_read_r+0x1e>
 8009dbc:	682b      	ldr	r3, [r5, #0]
 8009dbe:	b103      	cbz	r3, 8009dc2 <_read_r+0x1e>
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}
 8009dc4:	20000820 	.word	0x20000820

08009dc8 <_init>:
 8009dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dca:	bf00      	nop
 8009dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dce:	bc08      	pop	{r3}
 8009dd0:	469e      	mov	lr, r3
 8009dd2:	4770      	bx	lr

08009dd4 <_fini>:
 8009dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dd6:	bf00      	nop
 8009dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dda:	bc08      	pop	{r3}
 8009ddc:	469e      	mov	lr, r3
 8009dde:	4770      	bx	lr
