<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='720' ll='723' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getPointerRegClass(const llvm::MachineFunction &amp; MF, unsigned int Kind = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='717'>/// Returns a TargetRegisterClass used for pointer values.
  /// If a target supports multiple different pointer register classes,
  /// kind specifies which one is indicated.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1627' u='c' c='_ZN4llvm12IRTranslator13getStackGuardENS_8RegisterERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_118LocalStackSlotPass29insertFrameReferenceRegistersERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='907' u='c' c='_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='55' u='c' c='_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='376' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='359' c='_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='537' c='_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='268' c='_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='263' c='_ZNK4llvm15AVRRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='350' c='_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp' l='97' c='_ZNK4llvm18MSP430RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='47' c='_ZNK4llvm16MipsRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='332' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='141' c='_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.h' l='58' c='_ZNK4llvm17RISCVRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='105' c='_ZNK4llvm17SparcRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h' l='50' c='_ZNK4llvm19SystemZRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.cpp' l='228' u='c' c='_ZNK4llvm24WebAssemblyFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.cpp' l='299' u='c' c='_ZNK4llvm24WebAssemblyFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='122' u='c' c='_ZNK4llvm23WebAssemblyRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='153' c='_ZNK4llvm23WebAssemblyRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='175' c='_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
