set NETLIST_CACHE(Mux5bit2to1,cells) {{schematic Mux} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Mux5bit2to1,version) MMI_SUE4.4.0
set NETLIST_CACHE(Mux5bit2to1) {{module Mux5bit2to1 (a, b, s, y);} {	input		s;} {	input	[4:0]	a;} {	input	[4:0]	b;} {	output	[4:0]	y;} { } {	wire		net_2;} {	wire		net_1;} { } {	Mux Mux(.s(net_1), .y(y[0]), .a(a[0]), .b(b[0]));} {	Mux Mux_1(.s(net_1), .y(y[1]), .a(a[1]), .b(b[1]));} {	Mux Mux_2(.s(net_1), .y(y[2]), .a(a[2]), .b(b[2]));} {	Mux Mux_3(.s(net_1), .y(y[3]), .a(a[3]), .b(b[3]));} {	not #0 inv(net_1, net_2);} {	not #0 inv_1(net_2, s);} {	Mux Mux_4(.s(net_1), .y(y[4]), .a(a[4]), .b(b[4]));} {} {endmodule		// Mux5bit2to1} {}}
set NETLIST_CACHE(Mux5bit2to1,names) {{420 820 {0 inv}} {340 820 {0 inv_1}} {730 780 {0 Mux_3}} {830 510 {0 y[2]} {2 y[2]}} {630 350 {0 net_1}} {630 530 {0 b[2]} {2 b[2]}} {630 910 {0 b[4]} {2 b[4]}} {630 550 {0 net_1}} {730 190 {0 Mux}} {630 930 {0 net_1}} {730 390 {0 Mux_1}} {310 820 {0 s}} {730 590 {0 Mux_2}} {630 700 {0 a[3]} {2 a[3]}} {730 970 {0 Mux_4}} {630 890 {0 a[4]} {2 a[4]}} {830 700 {0 y[3]} {2 y[3]}} {630 720 {0 b[3]} {2 b[3]}} {270 820 {1 s}} {630 110 {0 a[0]} {2 a[0]}} {830 890 {0 y[4]} {2 y[4]}} {630 740 {0 net_1}} {470 820 {0 net_1}} {630 130 {0 b[0]} {2 b[0]}} {830 110 {0 y[0]} {2 y[0]}} {630 310 {0 a[1]} {2 a[1]}} {390 820 {0 net_2} {1 net_2}} {630 150 {0 net_1}} {630 330 {0 b[1]} {2 b[1]}} {830 310 {0 y[1]} {2 y[1]}} {630 510 {0 a[2]} {2 a[2]}}}
set NETLIST_CACHE(Mux5bit2to1,wires) {{270 820 310 820 s} {470 820 500 820 net_1} {500 150 630 150 net_1} {500 350 630 350 net_1} {500 150 500 350 net_1} {500 550 630 550 net_1} {500 350 500 550 net_1} {500 740 630 740 net_1} {500 740 500 820 net_1} {500 550 500 740 net_1} {500 820 500 930 net_1} {500 930 630 930 net_1}}
