<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1433523949">
  <File Type="VDS-TIMING-PB" Name="acc_vadd_hls_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="acc_vadd_hls_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="acc_vadd_hls.dcp"/>
  <File Type="RDS-UTIL-PB" Name="acc_vadd_hls_utilization_synth.pb"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <File Type="RDS-RDS" Name="acc_vadd_hls.vds"/>
  <File Type="VDS-HWDEF" Name="acc_vadd_hls.hwdef"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="PA-TCL" Name="acc_vadd_hls.tcl"/>
  <File Type="RDS-UTIL" Name="acc_vadd_hls_utilization_synth.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/verilog/acc_vadd_hls.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../solution1/impl/ip/hdl/verilog/acc_vadd_hls.v"/>
        <Attr Name="ImportTime" Val="1433523661"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="acc_vadd_hls"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
