\doxysubsubsubsubsubsubsubsubsubsubsubsection{Core register bit field macros}
\hypertarget{group__CMSIS__core__bitfield}{}\label{group__CMSIS__core__bitfield}\index{Core register bit field macros@{Core register bit field macros}}


Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk).  


\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS__core__base}{Core Definitions}}
\begin{DoxyCompactList}\small\item\em Definitions for base addresses, unions, and structures. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{\+\_\+\+VAL2\+FLD}}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{\+\_\+\+FLD2\+VAL}}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Detailed Description}
Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk). 



\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02021}{2021}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv8mbl_8h_source_l01100}{1100}} of file \mbox{\hyperlink{core__armv8mbl_8h_source}{core\+\_\+armv8mbl.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01865}{1865}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm0_8h_source_l00521}{521}} of file \mbox{\hyperlink{core__cm0_8h_source}{core\+\_\+cm0.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm0plus_8h_source_l00635}{635}} of file \mbox{\hyperlink{core__cm0plus_8h_source}{core\+\_\+cm0plus.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm1_8h_source_l00547}{547}} of file \mbox{\hyperlink{core__cm1_8h_source}{core\+\_\+cm1.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm23_8h_source_l01175}{1175}} of file \mbox{\hyperlink{core__cm23_8h_source}{core\+\_\+cm23.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01362}{1362}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01940}{1940}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01940}{1940}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01532}{1532}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01755}{1755}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__sc000_8h_source_l00644}{644}} of file \mbox{\hyperlink{core__sc000_8h_source}{core\+\_\+sc000.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}\label{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444} 
\index{Core register bit field macros@{Core register bit field macros}!\_FLD2VAL@{\_FLD2VAL}}
\index{\_FLD2VAL@{\_FLD2VAL}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_FLD2VAL}{\_FLD2VAL}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+FLD2\+VAL(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)}



Mask and shift a register value to extract a bit filed value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of register. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted bit field value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__sc300_8h_source_l01345}{1345}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02013}{2013}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv8mbl_8h_source_l01092}{1092}} of file \mbox{\hyperlink{core__armv8mbl_8h_source}{core\+\_\+armv8mbl.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01857}{1857}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm0_8h_source_l00513}{513}} of file \mbox{\hyperlink{core__cm0_8h_source}{core\+\_\+cm0.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm0plus_8h_source_l00627}{627}} of file \mbox{\hyperlink{core__cm0plus_8h_source}{core\+\_\+cm0plus.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm1_8h_source_l00539}{539}} of file \mbox{\hyperlink{core__cm1_8h_source}{core\+\_\+cm1.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm23_8h_source_l01167}{1167}} of file \mbox{\hyperlink{core__cm23_8h_source}{core\+\_\+cm23.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01354}{1354}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01932}{1932}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01932}{1932}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01524}{1524}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01747}{1747}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__sc000_8h_source_l00636}{636}} of file \mbox{\hyperlink{core__sc000_8h_source}{core\+\_\+sc000.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}\label{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e} 
\index{Core register bit field macros@{Core register bit field macros}!\_VAL2FLD@{\_VAL2FLD}}
\index{\_VAL2FLD@{\_VAL2FLD}!Core register bit field macros@{Core register bit field macros}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_VAL2FLD}{\_VAL2FLD}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+VAL2\+FLD(\begin{DoxyParamCaption}\item[{}]{field,  }\item[{}]{value }\end{DoxyParamCaption})~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)}



Mask and shift a bit field value for use in a register bit range. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em field} & Name of the register bit field. \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value of the bit field. This parameter is interpreted as an uint32\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Masked and shifted value. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__sc300_8h_source_l01337}{1337}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\input{group__CMSIS__core__base}
