# compile vhdl design source files
vhdl xil_defaultlib  "../../../half_adder_structural.srcs/sources_1/imports/Anidipta_002/xor_gate/xor_gate.srcs/sources_1/new/XOR.vhd"
vhdl xil_defaultlib  "../../../half_adder_structural.srcs/sources_1/imports/Anidipta_002/and_gate/and_gate.srcs/sources_1/new/AND_GATE.vhd"
vhdl xil_defaultlib  "../../../half_adder_structural.srcs/sources_1/new/HALF_ADDER_STR.vhd"
vhdl xil_defaultlib  "../../../half_adder_structural.srcs/sim_1/new/half_adder_str.vhd"

# Do not sort compile order
nosort
