


module v7404 (input pin1, pin3, pin5, pin13, pin11, pin9,
				  output pin2, pin4, pin6, pin12, pin10, pin8);
				  
assign pin2 = !pin1; 
assign pin4 = !pin3; 
assign pin6 = !pin5; 
assign pin12 = !pin13;
assign pin10 = !pin11; 
assign pin8 = !pin9; 

endmodule // v7404(NOT gate)



module v7408 (input pin1,pin2, pin4,pin5, pin13,pin12, pin10,pin9,
				output pin3,pin6,pin11,pin8);
				
assign pin3 = pin1 & pin2;
assign pin6 = pin4 & pin5;
assign pin11 = pin13 & pin12;
assign pin8 = pin10 & pin9;
				
endmodule //v7408(AND gate)



module v7432 (input pin1,pin2, pin4,pin5, pin13,pin12, pin10,pin9,
				output pin3,pin6,pin11,pin8);
				
assign pin3 = pin1 | pin2;
assign pin6 = pin4 | pin5;
assign pin11 = pin13 | pin12;
assign pin8 = pin10 | pin9;
				
endmodule //v7408(AND gate)
