<!doctype html>
<html>
<head>
<title>VCU_ISR (VCU_SLCR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___vcu_slcr.html")>VCU_SLCR Module</a> &gt; VCU_ISR (VCU_SLCR) Register</p><h1>VCU_ISR (VCU_SLCR) Register</h1>
<h2>VCU_ISR (VCU_SLCR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>VCU_ISR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000070</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00A0040070 (VCU_SLCR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
</table>
<p></p>
<h2>VCU_ISR (VCU_SLCR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>apm3_fifo3_ovfl</td><td class="center">19</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd read latency measurement FIFO. This is for second Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm3_fifo2_ovfl</td><td class="center">18</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st read latency measurement FIFO. This is for second Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm3_fifo1_ovfl</td><td class="center">17</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd write latency measurement FIFO. This is for second Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm3_fifo0_ovfl</td><td class="center">16</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st write latency measurement FIFO. This is for second Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm3_result_valid</td><td class="center">15</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Timing window completion interrupt. This indicates that performance measurement results are available for read. This is for second Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm2_fifo3_ovfl</td><td class="center">14</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd read latency measurement FIFO. This is for first Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm2_fifo2_ovfl</td><td class="center">13</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st read latency measurement FIFO. This is for first Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm2_fifo1_ovfl</td><td class="center">12</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd write latency measurement FIFO. This is for first Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm2_fifo0_ovfl</td><td class="center">11</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st write latency measurement FIFO. This is for first Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm2_result_valid</td><td class="center">10</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Timing window completion interrupt. This indicates that performance measurement results are available for read. This is for first Decoder<br/>AXI4 Bus.</td></tr>
<tr valign=top><td>apm1_fifo3_ovfl</td><td class="center"> 9</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd read latency measurement FIFO. This for is second<br/>Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm1_fifo2_ovfl</td><td class="center"> 8</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st read latency measurement FIFO. This is for second<br/>Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm1_fifo1_ovfl</td><td class="center"> 7</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd write latency measurement FIFO. This is for second<br/>Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm1_fifo0_ovfl</td><td class="center"> 6</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st write latency measurement FIFO. This is for second<br/>Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm1_result_valid</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Timing window completion interrupt. This indicates that performance measurement results are available for read. This is for second<br/>Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm0_fifo3_ovfl</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd read latency measurement FIFO. This is for first Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm0_fifo2_ovfl</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st read latency measurement FIFO. This is for first Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm0_fifo1_ovfl</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 2nd write latency measurement FIFO. This is for first Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm0_fifo0_ovfl</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow occured on 1st write latency measurement FIFO. This is for<br/>first Encoder AXI4 Bus.</td></tr>
<tr valign=top><td>apm0_result_valid</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Timing window completion interrupt. This indicates that performance measurement results are available for read. This is first Encoder AXI4 Bus.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>