--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
9 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X28Y156.C1 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X29Y156.A4 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X30Y157.A6 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X22Y147.A5 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X30Y151.B5 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X29Y151.C5 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X31Y153.C6 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X30Y153.A2 !
 ! Core0/Data_Hazard_inv             SLICE_X36Y135.A   SLICE_X30Y151.C6 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 126108379 paths analyzed, 4828 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.809ns.
--------------------------------------------------------------------------------

Paths for end point Core0/ID_NextPC[15]_dff_0_13 (SLICE_X44Y123.A6), 388603 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.809ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/ID_NextPC[15]_dff_0_13 (FF)
  Data Path Delay:      8.432ns (Levels of Logic = 15)
  Clock Path Skew:      -0.342ns (0.950 - 1.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/ID_NextPC[15]_dff_0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.CMUX   Tilo                  0.137   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I241
    SLICE_X37Y125.B5     net (fanout=29)       0.452   Core0/ID_I<30>
    SLICE_X37Y125.B      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1
    SLICE_X37Y125.A4     net (fanout=19)       0.264   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/Mmux_BrCond11
    SLICE_X36Y124.B4     net (fanout=2)        0.334   Core0/ID_BrCond<0>
    SLICE_X36Y124.B      Tilo                  0.043   Core0/ID_BrCond<2>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X47Y123.B6     net (fanout=15)       0.481   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X47Y123.B      Tilo                  0.043   Core0/ID_NextPC[15]_dff_0<11>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X45Y122.D6     net (fanout=1)        0.199   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X45Y122.COUT   Topcyd                0.236   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CIN    net (fanout=1)        0.007   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.BMUX   Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X44Y123.A6     net (fanout=1)        0.321   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<13>
    SLICE_X44Y123.CLK    Tas                  -0.021   Core0/ID_NextPC[15]_dff_0<2>
                                                       Core0/uBranchCTRL/Mmux_NextPC51
                                                       Core0/ID_NextPC[15]_dff_0_13
    -------------------------------------------------  ---------------------------
    Total                                      8.432ns (3.092ns logic, 5.340ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.809ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/ID_NextPC[15]_dff_0_13 (FF)
  Data Path Delay:      8.432ns (Levels of Logic = 15)
  Clock Path Skew:      -0.342ns (0.950 - 1.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/ID_NextPC[15]_dff_0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.CMUX   Tilo                  0.137   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I241
    SLICE_X37Y125.B5     net (fanout=29)       0.452   Core0/ID_I<30>
    SLICE_X37Y125.B      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1
    SLICE_X37Y125.A4     net (fanout=19)       0.264   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/Mmux_BrCond11
    SLICE_X36Y124.B4     net (fanout=2)        0.334   Core0/ID_BrCond<0>
    SLICE_X36Y124.B      Tilo                  0.043   Core0/ID_BrCond<2>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X47Y123.B6     net (fanout=15)       0.481   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X47Y123.B      Tilo                  0.043   Core0/ID_NextPC[15]_dff_0<11>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X45Y122.D6     net (fanout=1)        0.199   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X45Y122.COUT   Topcyd                0.236   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CIN    net (fanout=1)        0.007   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.BMUX   Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X44Y123.A6     net (fanout=1)        0.321   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<13>
    SLICE_X44Y123.CLK    Tas                  -0.021   Core0/ID_NextPC[15]_dff_0<2>
                                                       Core0/uBranchCTRL/Mmux_NextPC51
                                                       Core0/ID_NextPC[15]_dff_0_13
    -------------------------------------------------  ---------------------------
    Total                                      8.432ns (3.092ns logic, 5.340ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.796ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/ID_NextPC[15]_dff_0_13 (FF)
  Data Path Delay:      8.419ns (Levels of Logic = 13)
  Clock Path Skew:      -0.342ns (0.950 - 1.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/ID_NextPC[15]_dff_0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.CMUX   Tilo                  0.137   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I241
    SLICE_X37Y125.B5     net (fanout=29)       0.452   Core0/ID_I<30>
    SLICE_X37Y125.B      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1
    SLICE_X37Y125.A4     net (fanout=19)       0.264   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/Mmux_BrCond11
    SLICE_X36Y124.B4     net (fanout=2)        0.334   Core0/ID_BrCond<0>
    SLICE_X36Y124.B      Tilo                  0.043   Core0/ID_BrCond<2>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X36Y123.B6     net (fanout=15)       0.342   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X36Y123.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement6
    SLICE_X45Y124.D6     net (fanout=1)        0.431   Core0/uBranchCTRL/PCIncrement<11>
    SLICE_X45Y124.COUT   Topcyd                0.236   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CIN    net (fanout=1)        0.007   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.BMUX   Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X44Y123.A6     net (fanout=1)        0.321   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<13>
    SLICE_X44Y123.CLK    Tas                  -0.021   Core0/ID_NextPC[15]_dff_0<2>
                                                       Core0/uBranchCTRL/Mmux_NextPC51
                                                       Core0/ID_NextPC[15]_dff_0_13
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (2.986ns logic, 5.433ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point Core0/ID_NextPC[15]_dff_0_14 (SLICE_X47Y125.A6), 414990 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.734ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/ID_NextPC[15]_dff_0_14 (FF)
  Data Path Delay:      8.356ns (Levels of Logic = 15)
  Clock Path Skew:      -0.343ns (0.949 - 1.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/ID_NextPC[15]_dff_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.CMUX   Tilo                  0.137   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I241
    SLICE_X37Y125.B5     net (fanout=29)       0.452   Core0/ID_I<30>
    SLICE_X37Y125.B      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1
    SLICE_X37Y125.A4     net (fanout=19)       0.264   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/Mmux_BrCond11
    SLICE_X36Y124.B4     net (fanout=2)        0.334   Core0/ID_BrCond<0>
    SLICE_X36Y124.B      Tilo                  0.043   Core0/ID_BrCond<2>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X47Y123.B6     net (fanout=15)       0.481   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X47Y123.B      Tilo                  0.043   Core0/ID_NextPC[15]_dff_0<11>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X45Y122.D6     net (fanout=1)        0.199   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X45Y122.COUT   Topcyd                0.236   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CIN    net (fanout=1)        0.007   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CMUX   Tcinc                 0.190   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X47Y125.A6     net (fanout=1)        0.271   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<14>
    SLICE_X47Y125.CLK    Tas                   0.009   Core0/ID_NextPC[15]_dff_0<14>
                                                       Core0/uBranchCTRL/Mmux_NextPC61
                                                       Core0/ID_NextPC[15]_dff_0_14
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (3.066ns logic, 5.290ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.734ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/ID_NextPC[15]_dff_0_14 (FF)
  Data Path Delay:      8.356ns (Levels of Logic = 15)
  Clock Path Skew:      -0.343ns (0.949 - 1.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/ID_NextPC[15]_dff_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.CMUX   Tilo                  0.137   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I241
    SLICE_X37Y125.B5     net (fanout=29)       0.452   Core0/ID_I<30>
    SLICE_X37Y125.B      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1
    SLICE_X37Y125.A4     net (fanout=19)       0.264   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/Mmux_BrCond11
    SLICE_X36Y124.B4     net (fanout=2)        0.334   Core0/ID_BrCond<0>
    SLICE_X36Y124.B      Tilo                  0.043   Core0/ID_BrCond<2>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X47Y123.B6     net (fanout=15)       0.481   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X47Y123.B      Tilo                  0.043   Core0/ID_NextPC[15]_dff_0<11>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X45Y122.D6     net (fanout=1)        0.199   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X45Y122.COUT   Topcyd                0.236   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X45Y123.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X45Y124.COUT   Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CIN    net (fanout=1)        0.007   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CMUX   Tcinc                 0.190   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X47Y125.A6     net (fanout=1)        0.271   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<14>
    SLICE_X47Y125.CLK    Tas                   0.009   Core0/ID_NextPC[15]_dff_0<14>
                                                       Core0/uBranchCTRL/Mmux_NextPC61
                                                       Core0/ID_NextPC[15]_dff_0_14
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (3.066ns logic, 5.290ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.721ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/ID_NextPC[15]_dff_0_14 (FF)
  Data Path Delay:      8.343ns (Levels of Logic = 13)
  Clock Path Skew:      -0.343ns (0.949 - 1.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/ID_NextPC[15]_dff_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.CMUX   Tilo                  0.137   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I241
    SLICE_X37Y125.B5     net (fanout=29)       0.452   Core0/ID_I<30>
    SLICE_X37Y125.B      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1
    SLICE_X37Y125.A4     net (fanout=19)       0.264   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
    SLICE_X37Y125.A      Tilo                  0.043   Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o
                                                       Core0/uDecoder/Mmux_BrCond11
    SLICE_X36Y124.B4     net (fanout=2)        0.334   Core0/ID_BrCond<0>
    SLICE_X36Y124.B      Tilo                  0.043   Core0/ID_BrCond<2>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X36Y123.B6     net (fanout=15)       0.342   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X36Y123.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement6
    SLICE_X45Y124.D6     net (fanout=1)        0.431   Core0/uBranchCTRL/PCIncrement<11>
    SLICE_X45Y124.COUT   Topcyd                0.236   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CIN    net (fanout=1)        0.007   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X45Y125.CMUX   Tcinc                 0.190   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X47Y125.A6     net (fanout=1)        0.271   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<14>
    SLICE_X47Y125.CLK    Tas                   0.009   Core0/ID_NextPC[15]_dff_0<14>
                                                       Core0/uBranchCTRL/Mmux_NextPC61
                                                       Core0/ID_NextPC[15]_dff_0_14
    -------------------------------------------------  ---------------------------
    Total                                      8.343ns (2.960ns logic, 5.383ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_12_2_1 (SLICE_X23Y93.BX), 17719 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.732ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/EX_OpB[32]_dff_12_2_1 (FF)
  Data Path Delay:      8.383ns (Levels of Logic = 9)
  Clock Path Skew:      -0.314ns (1.098 - 1.412)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/EX_OpB[32]_dff_12_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y117.B5     net (fanout=83)       0.844   Core0/Data_Hazard_inv
    SLICE_X36Y117.B      Tilo                  0.043   Core0/REG_I[31]_dff_3<31>
                                                       Core0/Mmux_ID_I251
    SLICE_X37Y118.B2     net (fanout=28)       0.485   Core0/ID_I<31>
    SLICE_X37Y118.B      Tilo                  0.043   Core0/EX_OpC
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o1
    SLICE_X37Y101.C5     net (fanout=7)        0.957   Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o
    SLICE_X37Y101.C      Tilo                  0.043   Core0/EX_OpB[32]_dff_12<25>
                                                       Core0/uDecoder/Mmux_ExOpB2411
    SLICE_X37Y93.C3      net (fanout=31)       0.618   Core0/uDecoder/Mmux_ExOpB241
    SLICE_X37Y93.C       Tilo                  0.043   Core0/EX_OpB[32]_dff_12<3>
                                                       Core0/uDecoder/Mmux_ExOpB69
    SLICE_X23Y93.BX      net (fanout=1)        0.596   Core0/ID_ExOpB<2>
    SLICE_X23Y93.CLK     Tdick                 0.019   Core0/EX_OpB[32]_dff_12_2_1
                                                       Core0/EX_OpB[32]_dff_12_2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (2.407ns logic, 5.976ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.732ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/EX_OpB[32]_dff_12_2_1 (FF)
  Data Path Delay:      8.383ns (Levels of Logic = 9)
  Clock Path Skew:      -0.314ns (1.098 - 1.412)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/EX_OpB[32]_dff_12_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y117.B5     net (fanout=83)       0.844   Core0/Data_Hazard_inv
    SLICE_X36Y117.B      Tilo                  0.043   Core0/REG_I[31]_dff_3<31>
                                                       Core0/Mmux_ID_I251
    SLICE_X37Y118.B2     net (fanout=28)       0.485   Core0/ID_I<31>
    SLICE_X37Y118.B      Tilo                  0.043   Core0/EX_OpC
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o1
    SLICE_X37Y101.C5     net (fanout=7)        0.957   Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o
    SLICE_X37Y101.C      Tilo                  0.043   Core0/EX_OpB[32]_dff_12<25>
                                                       Core0/uDecoder/Mmux_ExOpB2411
    SLICE_X37Y93.C3      net (fanout=31)       0.618   Core0/uDecoder/Mmux_ExOpB241
    SLICE_X37Y93.C       Tilo                  0.043   Core0/EX_OpB[32]_dff_12<3>
                                                       Core0/uDecoder/Mmux_ExOpB69
    SLICE_X23Y93.BX      net (fanout=1)        0.596   Core0/ID_ExOpB<2>
    SLICE_X23Y93.CLK     Tdick                 0.019   Core0/EX_OpB[32]_dff_12_2_1
                                                       Core0/EX_OpB[32]_dff_12_2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (2.407ns logic, 5.976ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.690ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/EX_OpB[32]_dff_12_2_1 (FF)
  Data Path Delay:      8.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.314ns (1.098 - 1.412)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/EX_OpB[32]_dff_12_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y31.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y153.A6     net (fanout=1)        0.559   I<16>
    SLICE_X30Y153.A      Tilo                  0.043   Core0/REG_I[31]_dff_3<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X31Y154.A5     net (fanout=280)      0.362   Core0/ID_I<16>
    SLICE_X31Y154.A      Tilo                  0.043   Core0/uRF/memTable[31]_dff_34<3>
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
    SLICE_X30Y152.CMUX   Tilo                  0.244   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y135.B3     net (fanout=1)        0.861   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y135.B      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/uRF/AIsInValid1
    SLICE_X36Y135.A4     net (fanout=1)        0.239   Core0/RF_InValidA
    SLICE_X36Y135.A      Tilo                  0.043   Core0/ID_STAGE_ENABLE
                                                       Core0/Data_Hazard
    SLICE_X36Y118.C5     net (fanout=83)       0.806   Core0/Data_Hazard_inv
    SLICE_X36Y118.C      Tilo                  0.043   Core0/REG_I[31]_dff_3<29>
                                                       Core0/Mmux_ID_I221
    SLICE_X37Y118.B4     net (fanout=77)       0.481   Core0/ID_I<29>
    SLICE_X37Y118.B      Tilo                  0.043   Core0/EX_OpC
                                                       Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o1
    SLICE_X37Y101.C5     net (fanout=7)        0.957   Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o
    SLICE_X37Y101.C      Tilo                  0.043   Core0/EX_OpB[32]_dff_12<25>
                                                       Core0/uDecoder/Mmux_ExOpB2411
    SLICE_X37Y93.C3      net (fanout=31)       0.618   Core0/uDecoder/Mmux_ExOpB241
    SLICE_X37Y93.C       Tilo                  0.043   Core0/EX_OpB[32]_dff_12<3>
                                                       Core0/uDecoder/Mmux_ExOpB69
    SLICE_X23Y93.BX      net (fanout=1)        0.596   Core0/ID_ExOpB<2>
    SLICE_X23Y93.CLK     Tdick                 0.019   Core0/EX_OpB[32]_dff_12_2_1
                                                       Core0/EX_OpB[32]_dff_12_2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (2.407ns logic, 5.934ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/exTable[31]_dff_33_16 (SLICE_X35Y151.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/uRF/idTable[31]_dff_32_16 (FF)
  Destination:          Core0/uRF/exTable[31]_dff_33_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.664 - 0.462)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/uRF/idTable[31]_dff_32_16 to Core0/uRF/exTable[31]_dff_33_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y150.AQ     Tcko                  0.100   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/uRF/idTable[31]_dff_32_16
    SLICE_X35Y151.AX     net (fanout=3)        0.157   Core0/uRF/idTable[31]_dff_32<16>
    SLICE_X35Y151.CLK    Tckdi       (-Th)     0.040   Core0/uRF/exTable[31]_dff_33<19>
                                                       Core0/uRF/exTable[31]_dff_33_16
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.060ns logic, 0.157ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/exTable[31]_dff_33_19 (SLICE_X35Y151.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/uRF/idTable[31]_dff_32_19 (FF)
  Destination:          Core0/uRF/exTable[31]_dff_33_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.664 - 0.462)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/uRF/idTable[31]_dff_32_19 to Core0/uRF/exTable[31]_dff_33_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y150.DQ     Tcko                  0.100   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/uRF/idTable[31]_dff_32_19
    SLICE_X35Y151.DX     net (fanout=3)        0.161   Core0/uRF/idTable[31]_dff_32<19>
    SLICE_X35Y151.CLK    Tckdi       (-Th)     0.043   Core0/uRF/exTable[31]_dff_33<19>
                                                       Core0/uRF/exTable[31]_dff_33_19
    -------------------------------------------------  ---------------------------
    Total                                      0.218ns (0.057ns logic, 0.161ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/exTable[31]_dff_33_30 (SLICE_X32Y154.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/uRF/idTable[31]_dff_32_30 (FF)
  Destination:          Core0/uRF/exTable[31]_dff_33_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.663 - 0.461)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/uRF/idTable[31]_dff_32_30 to Core0/uRF/exTable[31]_dff_33_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y154.CQ     Tcko                  0.100   Core0/uRF/idTable[31]_dff_32<31>
                                                       Core0/uRF/idTable[31]_dff_32_30
    SLICE_X32Y154.CX     net (fanout=3)        0.164   Core0/uRF/idTable[31]_dff_32<30>
    SLICE_X32Y154.CLK    Tckdi       (-Th)     0.041   Core0/uRF/exTable[31]_dff_33<31>
                                                       Core0/uRF/exTable[31]_dff_33_30
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.059ns logic, 0.164ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 1402 paths analyzed, 1402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.622ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uDecoder/RImm16[15]_dff_532_4 (SLICE_X44Y111.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.622ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uDecoder/RImm16[15]_dff_532_4 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.220ns (Levels of Logic = 1)
  Clock Path Delay:     3.623ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uDecoder/RImm16[15]_dff_532_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y111.SR     net (fanout=435)      7.296   reset_IBUF
    SLICE_X44Y111.CLK    Trck                  0.154   Core0/uDecoder/RImm16[15]_dff_532<7>
                                                       Core0/uDecoder/RImm16[15]_dff_532_4
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (0.924ns logic, 7.296ns route)
                                                       (11.2% logic, 88.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uDecoder/RImm16[15]_dff_532_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X44Y111.CLK    net (fanout=500)      1.067   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.769ns logic, 2.854ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uDecoder/RImm16[15]_dff_532_5 (SLICE_X44Y111.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.622ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uDecoder/RImm16[15]_dff_532_5 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.220ns (Levels of Logic = 1)
  Clock Path Delay:     3.623ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uDecoder/RImm16[15]_dff_532_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y111.SR     net (fanout=435)      7.296   reset_IBUF
    SLICE_X44Y111.CLK    Trck                  0.154   Core0/uDecoder/RImm16[15]_dff_532<7>
                                                       Core0/uDecoder/RImm16[15]_dff_532_5
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (0.924ns logic, 7.296ns route)
                                                       (11.2% logic, 88.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uDecoder/RImm16[15]_dff_532_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X44Y111.CLK    net (fanout=500)      1.067   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.769ns logic, 2.854ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uDecoder/RImm16[15]_dff_532_6 (SLICE_X44Y111.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.622ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uDecoder/RImm16[15]_dff_532_6 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.220ns (Levels of Logic = 1)
  Clock Path Delay:     3.623ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uDecoder/RImm16[15]_dff_532_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y111.SR     net (fanout=435)      7.296   reset_IBUF
    SLICE_X44Y111.CLK    Trck                  0.154   Core0/uDecoder/RImm16[15]_dff_532<7>
                                                       Core0/uDecoder/RImm16[15]_dff_532_6
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (0.924ns logic, 7.296ns route)
                                                       (11.2% logic, 88.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uDecoder/RImm16[15]_dff_532_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X44Y111.CLK    net (fanout=500)      1.067   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.769ns logic, 2.854ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_43_24 (SLICE_X6Y191.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.556ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_43_24 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Clock Path Delay:     4.193ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_43_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X6Y191.SR      net (fanout=435)      0.860   reset_IBUF
    SLICE_X6Y191.CLK     Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_43<27>
                                                       Core0/WB_StoreData[31]_dff_43_24
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.801ns logic, 0.860ns route)
                                                       (48.2% logic, 51.8% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_43_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X6Y191.CLK     net (fanout=500)      1.438   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.854ns logic, 3.339ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_43_25 (SLICE_X6Y191.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.556ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_43_25 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Clock Path Delay:     4.193ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_43_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X6Y191.SR      net (fanout=435)      0.860   reset_IBUF
    SLICE_X6Y191.CLK     Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_43<27>
                                                       Core0/WB_StoreData[31]_dff_43_25
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.801ns logic, 0.860ns route)
                                                       (48.2% logic, 51.8% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_43_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X6Y191.CLK     net (fanout=500)      1.438   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.854ns logic, 3.339ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_43_26 (SLICE_X6Y191.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.556ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_43_26 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Clock Path Delay:     4.193ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_43_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X6Y191.SR      net (fanout=435)      0.860   reset_IBUF
    SLICE_X6Y191.CLK     Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_43<27>
                                                       Core0/WB_StoreData[31]_dff_43_26
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.801ns logic, 0.860ns route)
                                                       (48.2% logic, 51.8% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_43_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X6Y191.CLK     net (fanout=500)      1.438   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.854ns logic, 3.339ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  14.611ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<18> (E12.PAD), 16 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 14.611ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_2 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      10.625ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_2 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_2
    SLICE_X6Y162.A2      net (fanout=193)      5.297   Core0/WB_MemCTRL[2]_dff_45<2>
    SLICE_X6Y162.A       Tilo                  0.043   Core0/Mmux_MemWriteData201
                                                       Core0/Mmux_MemWriteData202
    SLICE_X22Y162.A4     net (fanout=1)        0.713   Core0/Mmux_MemWriteData201
    SLICE_X22Y162.A      Tilo                  0.043   Core0/uRF/RegisterTable_11<3>
                                                       Core0/Mmux_MemWriteData203
    E12.O                net (fanout=2)        1.942   MemWData_18_OBUF
    E12.PAD              Tioop                 2.364   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                     10.625ns (2.673ns logic, 7.952ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.769ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_1 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.783ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_1 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_1
    SLICE_X6Y162.A1      net (fanout=64)       4.455   Core0/WB_MemCTRL[2]_dff_45<1>
    SLICE_X6Y162.A       Tilo                  0.043   Core0/Mmux_MemWriteData201
                                                       Core0/Mmux_MemWriteData202
    SLICE_X22Y162.A4     net (fanout=1)        0.713   Core0/Mmux_MemWriteData201
    SLICE_X22Y162.A      Tilo                  0.043   Core0/uRF/RegisterTable_11<3>
                                                       Core0/Mmux_MemWriteData203
    E12.O                net (fanout=2)        1.942   MemWData_18_OBUF
    E12.PAD              Tioop                 2.364   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.673ns logic, 7.110ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.593ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_2 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.607ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_2 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_2
    SLICE_X6Y153.B5      net (fanout=193)      4.039   Core0/WB_MemCTRL[2]_dff_45<2>
    SLICE_X6Y153.BMUX    Tilo                  0.146   Core0/Mmux_MemWriteData101
                                                       Core0/Mmux_MemWriteData1621
    SLICE_X22Y162.A6     net (fanout=8)        0.850   Core0/Mmux_MemWriteData162
    SLICE_X22Y162.A      Tilo                  0.043   Core0/uRF/RegisterTable_11<3>
                                                       Core0/Mmux_MemWriteData203
    E12.O                net (fanout=2)        1.942   MemWData_18_OBUF
    E12.PAD              Tioop                 2.364   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      9.607ns (2.776ns logic, 6.831ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<13> (G12.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 14.277ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_2 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      10.291ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_2 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_2
    SLICE_X6Y160.B4      net (fanout=193)      4.697   Core0/WB_MemCTRL[2]_dff_45<2>
    SLICE_X6Y160.BMUX    Tilo                  0.148   Core0/WB_StoreData[31]_dff_43<7>
                                                       Core0/Mmux_MemWriteData81
    SLICE_X10Y153.D2     net (fanout=8)        0.961   Core0/Mmux_MemWriteData10
    SLICE_X10Y153.D      Tilo                  0.043   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    G12.O                net (fanout=2)        1.869   MemWData_13_OBUF
    G12.PAD              Tioop                 2.350   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                     10.291ns (2.764ns logic, 7.527ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.670ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_1 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.684ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_1 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_1
    SLICE_X6Y160.B3      net (fanout=64)       4.090   Core0/WB_MemCTRL[2]_dff_45<1>
    SLICE_X6Y160.BMUX    Tilo                  0.148   Core0/WB_StoreData[31]_dff_43<7>
                                                       Core0/Mmux_MemWriteData81
    SLICE_X10Y153.D2     net (fanout=8)        0.961   Core0/Mmux_MemWriteData10
    SLICE_X10Y153.D      Tilo                  0.043   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    G12.O                net (fanout=2)        1.869   MemWData_13_OBUF
    G12.PAD              Tioop                 2.350   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      9.684ns (2.764ns logic, 6.920ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.400ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_0 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.414ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_0 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_0
    SLICE_X6Y160.B2      net (fanout=62)       3.822   Core0/WB_MemCTRL[2]_dff_45<0>
    SLICE_X6Y160.BMUX    Tilo                  0.146   Core0/WB_StoreData[31]_dff_43<7>
                                                       Core0/Mmux_MemWriteData81
    SLICE_X10Y153.D2     net (fanout=8)        0.961   Core0/Mmux_MemWriteData10
    SLICE_X10Y153.D      Tilo                  0.043   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    G12.O                net (fanout=2)        1.869   MemWData_13_OBUF
    G12.PAD              Tioop                 2.350   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      9.414ns (2.762ns logic, 6.652ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<28> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 14.158ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_2 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      10.172ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_2 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_2
    SLICE_X5Y160.C5      net (fanout=193)      4.690   Core0/WB_MemCTRL[2]_dff_45<2>
    SLICE_X5Y160.CMUX    Tilo                  0.137   Core0/Mmux_MemWriteData111
                                                       Core0/PWR_5_o_PWR_5_o_AND_1281_o1
    SLICE_X6Y146.A2      net (fanout=8)        1.252   Core0/PWR_5_o_PWR_5_o_AND_1281_o
    SLICE_X6Y146.A       Tilo                  0.043   N10
                                                       Core0/Mmux_MemWriteData42
    A12.O                net (fanout=2)        1.420   MemWData_28_OBUF
    A12.PAD              Tioop                 2.407   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                     10.172ns (2.810ns logic, 7.362ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.723ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_1 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.737ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_1 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_1
    SLICE_X5Y160.C1      net (fanout=64)       4.253   Core0/WB_MemCTRL[2]_dff_45<1>
    SLICE_X5Y160.CMUX    Tilo                  0.139   Core0/Mmux_MemWriteData111
                                                       Core0/PWR_5_o_PWR_5_o_AND_1281_o1
    SLICE_X6Y146.A2      net (fanout=8)        1.252   Core0/PWR_5_o_PWR_5_o_AND_1281_o
    SLICE_X6Y146.A       Tilo                  0.043   N10
                                                       Core0/Mmux_MemWriteData42
    A12.O                net (fanout=2)        1.420   MemWData_28_OBUF
    A12.PAD              Tioop                 2.407   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      9.737ns (2.812ns logic, 6.925ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.258ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_45_0 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.272ns (Levels of Logic = 3)
  Clock Path Delay:     3.961ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_45_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y108.CLK    net (fanout=500)      1.206   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.854ns logic, 3.107ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_45_0 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_45<2>
                                                       Core0/WB_MemCTRL[2]_dff_45_0
    SLICE_X5Y160.C4      net (fanout=62)       3.786   Core0/WB_MemCTRL[2]_dff_45<0>
    SLICE_X5Y160.CMUX    Tilo                  0.141   Core0/Mmux_MemWriteData111
                                                       Core0/PWR_5_o_PWR_5_o_AND_1281_o1
    SLICE_X6Y146.A2      net (fanout=8)        1.252   Core0/PWR_5_o_PWR_5_o_AND_1281_o
    SLICE_X6Y146.A       Tilo                  0.043   N10
                                                       Core0/Mmux_MemWriteData42
    A12.O                net (fanout=2)        1.420   MemWData_28_OBUF
    A12.PAD              Tioop                 2.407   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (2.814ns logic, 6.458ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<11> (F14.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.609ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_11 (FF)
  Destination:          MemWData<11> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.000ns (Levels of Logic = 2)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y163.CLK     net (fanout=500)      0.642   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.129ns logic, 1.505ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_11 to MemWData<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y163.DQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_43<11>
                                                       Core0/WB_StoreData[31]_dff_43_11
    SLICE_X7Y162.A6      net (fanout=2)        0.139   Core0/WB_StoreData[31]_dff_43<11>
    SLICE_X7Y162.A       Tilo                  0.028   MemWData_11_OBUF
                                                       Core0/Mmux_MemWriteData63
    F14.O                net (fanout=2)        0.429   MemWData_11_OBUF
    F14.PAD              Tioop                 1.304   MemWData<11>
                                                       MemWData_11_OBUF
                                                       MemWData<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.432ns logic, 0.568ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.197ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_3 (FF)
  Destination:          MemWData<11> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.587ns (Levels of Logic = 3)
  Clock Path Delay:     1.635ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y187.CLK     net (fanout=500)      0.643   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.129ns logic, 1.506ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_3 to MemWData<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y187.DQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_43<3>
                                                       Core0/WB_StoreData[31]_dff_43_3
    SLICE_X6Y161.A4      net (fanout=4)        0.533   Core0/WB_StoreData[31]_dff_43<3>
    SLICE_X6Y161.A       Tilo                  0.028   Core0/Mmux_MemWriteData61
                                                       Core0/Mmux_MemWriteData62
    SLICE_X7Y162.A5      net (fanout=1)        0.165   Core0/Mmux_MemWriteData61
    SLICE_X7Y162.A       Tilo                  0.028   MemWData_11_OBUF
                                                       Core0/Mmux_MemWriteData63
    F14.O                net (fanout=2)        0.429   MemWData_11_OBUF
    F14.PAD              Tioop                 1.304   MemWData<11>
                                                       MemWData_11_OBUF
                                                       MemWData<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (1.460ns logic, 1.127ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.579ns (clock path + data path - uncertainty)
  Source:               CoreMem0/Mram_RAM6 (RAM)
  Destination:          MemWData<11> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.975ns (Levels of Logic = 2)
  Clock Path Delay:     1.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to CoreMem0/Mram_RAM6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.103   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.026   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X1Y33.CLKARDCLKL net (fanout=500)      0.637   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         1.629ns (0.129ns logic, 1.500ns route)
                                                          (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: CoreMem0/Mram_RAM6 to MemWData<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y33.DOADO1  Trcko_DOA             0.585   CoreMem0/Mram_RAM6
                                                       CoreMem0/Mram_RAM6
    SLICE_X7Y162.A3      net (fanout=4)        0.629   MemReadData<11>
    SLICE_X7Y162.A       Tilo                  0.028   MemWData_11_OBUF
                                                       Core0/Mmux_MemWriteData63
    F14.O                net (fanout=2)        0.429   MemWData_11_OBUF
    F14.PAD              Tioop                 1.304   MemWData<11>
                                                       MemWData_11_OBUF
                                                       MemWData<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.917ns logic, 1.058ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<30> (J14.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.696ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_6 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.085ns (Levels of Logic = 2)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X6Y160.CLK     net (fanout=500)      0.644   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.129ns logic, 1.507ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_6 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y160.CQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_43<7>
                                                       Core0/WB_StoreData[31]_dff_43_6
    SLICE_X4Y150.A6      net (fanout=4)        0.274   Core0/WB_StoreData[31]_dff_43<6>
    SLICE_X4Y150.A       Tilo                  0.028   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    J14.O                net (fanout=2)        0.417   MemWData_30_OBUF
    J14.PAD              Tioop                 1.248   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.394ns logic, 0.691ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.916ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_14 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.412ns (Levels of Logic = 3)
  Clock Path Delay:     1.529ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y145.CLK    net (fanout=500)      0.537   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.129ns logic, 1.400ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_14 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y145.CQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_43<15>
                                                       Core0/WB_StoreData[31]_dff_43_14
    SLICE_X4Y146.A4      net (fanout=2)        0.308   Core0/WB_StoreData[31]_dff_43<14>
    SLICE_X4Y146.A       Tilo                  0.028   N6
                                                       Core0/Mmux_MemWriteData48_SW0
    SLICE_X4Y150.A3      net (fanout=1)        0.265   N6
    SLICE_X4Y150.A       Tilo                  0.028   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    J14.O                net (fanout=2)        0.417   MemWData_30_OBUF
    J14.PAD              Tioop                 1.248   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (1.422ns logic, 0.990ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.143ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_30 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.614ns (Levels of Logic = 3)
  Clock Path Delay:     1.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y135.CLK     net (fanout=500)      0.562   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.129ns logic, 1.425ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_30 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y135.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_43<31>
                                                       Core0/WB_StoreData[31]_dff_43_30
    SLICE_X4Y146.A1      net (fanout=1)        0.528   Core0/WB_StoreData[31]_dff_43<30>
    SLICE_X4Y146.A       Tilo                  0.028   N6
                                                       Core0/Mmux_MemWriteData48_SW0
    SLICE_X4Y150.A3      net (fanout=1)        0.265   N6
    SLICE_X4Y150.A       Tilo                  0.028   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    J14.O                net (fanout=2)        0.417   MemWData_30_OBUF
    J14.PAD              Tioop                 1.248   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (1.404ns logic, 1.210ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<9> (E11.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.737ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_9 (FF)
  Destination:          MemWData<9> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.128ns (Levels of Logic = 2)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y163.CLK     net (fanout=500)      0.642   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.129ns logic, 1.505ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_9 to MemWData<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y163.BQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_43<11>
                                                       Core0/WB_StoreData[31]_dff_43_9
    SLICE_X7Y167.D5      net (fanout=2)        0.280   Core0/WB_StoreData[31]_dff_43<9>
    SLICE_X7Y167.D       Tilo                  0.028   MemWData_9_OBUF
                                                       Core0/Mmux_MemWriteData643
    E11.O                net (fanout=2)        0.430   MemWData_9_OBUF
    E11.PAD              Tioop                 1.290   MemWData<9>
                                                       MemWData_9_OBUF
                                                       MemWData<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.418ns logic, 0.710ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.091ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_43_1 (FF)
  Destination:          MemWData<9> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.481ns (Levels of Logic = 3)
  Clock Path Delay:     1.635ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_43_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y187.CLK     net (fanout=500)      0.643   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.129ns logic, 1.506ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_43_1 to MemWData<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y187.BQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_43<3>
                                                       Core0/WB_StoreData[31]_dff_43_1
    SLICE_X6Y167.D3      net (fanout=4)        0.476   Core0/WB_StoreData[31]_dff_43<1>
    SLICE_X6Y167.D       Tilo                  0.028   Core0/Mmux_MemWriteData641
                                                       Core0/Mmux_MemWriteData642
    SLICE_X7Y167.D3      net (fanout=1)        0.129   Core0/Mmux_MemWriteData641
    SLICE_X7Y167.D       Tilo                  0.028   MemWData_9_OBUF
                                                       Core0/Mmux_MemWriteData643
    E11.O                net (fanout=2)        0.430   MemWData_9_OBUF
    E11.PAD              Tioop                 1.290   MemWData<9>
                                                       MemWData_9_OBUF
                                                       MemWData<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (1.446ns logic, 1.035ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.228ns (clock path + data path - uncertainty)
  Source:               CoreMem0/Mram_RAM5 (RAM)
  Destination:          MemWData<9> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to CoreMem0/Mram_RAM5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.103   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.026   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X0Y33.CLKARDCLKL net (fanout=500)      0.640   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         1.632ns (0.129ns logic, 1.503ns route)
                                                          (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: CoreMem0/Mram_RAM5 to MemWData<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y33.DOADO1  Trcko_DOA             0.585   CoreMem0/Mram_RAM5
                                                       CoreMem0/Mram_RAM5
    SLICE_X7Y167.D4      net (fanout=4)        0.288   MemReadData<9>
    SLICE_X7Y167.D       Tilo                  0.028   MemWData_9_OBUF
                                                       Core0/Mmux_MemWriteData643
    E11.O                net (fanout=2)        0.430   MemWData_9_OBUF
    E11.PAD              Tioop                 1.290   MemWData<9>
                                                       MemWData_9_OBUF
                                                       MemWData<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.903ns logic, 0.718ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.622(R)|      SLOW  |    2.557(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |        10.197(R)|      SLOW  |         4.577(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.053(R)|      SLOW  |         3.993(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         9.988(R)|      SLOW  |         4.484(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         9.674(R)|      SLOW  |         4.359(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         9.428(R)|      SLOW  |         4.206(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         9.346(R)|      SLOW  |         4.151(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         9.537(R)|      SLOW  |         4.293(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         9.536(R)|      SLOW  |         4.305(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.143(R)|      SLOW  |         4.058(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         9.371(R)|      SLOW  |         4.162(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         9.369(R)|      SLOW  |         4.147(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         9.469(R)|      SLOW  |         4.197(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         9.463(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         9.230(R)|      SLOW  |         4.080(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.768(R)|      SLOW  |         4.323(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.789(R)|      SLOW  |         4.415(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        13.347(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        13.456(R)|      SLOW  |         4.356(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        13.150(R)|      SLOW  |         4.242(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        13.336(R)|      SLOW  |         4.221(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        13.411(R)|      SLOW  |         3.867(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        13.563(R)|      SLOW  |         3.997(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        13.826(R)|      SLOW  |         4.115(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        13.162(R)|      SLOW  |         3.856(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        13.720(R)|      SLOW  |         3.756(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        13.542(R)|      SLOW  |         3.737(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        13.696(R)|      SLOW  |         3.878(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        13.258(R)|      SLOW  |         3.609(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        13.265(R)|      SLOW  |         3.795(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        14.277(R)|      SLOW  |         3.999(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        13.704(R)|      SLOW  |         3.911(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        13.400(R)|      SLOW  |         3.932(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        13.873(R)|      SLOW  |         4.529(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        14.059(R)|      SLOW  |         4.491(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        14.611(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        13.182(R)|      SLOW  |         4.488(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        13.902(R)|      SLOW  |         4.429(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        13.344(R)|      SLOW  |         4.106(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        12.898(R)|      SLOW  |         4.026(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        12.464(R)|      SLOW  |         4.040(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        13.506(R)|      SLOW  |         3.970(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        13.351(R)|      SLOW  |         3.972(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        13.291(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        13.791(R)|      SLOW  |         3.943(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        14.158(R)|      SLOW  |         3.915(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        13.820(R)|      SLOW  |         3.772(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        13.521(R)|      SLOW  |         3.696(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        13.678(R)|      SLOW  |         3.771(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |        13.082(R)|      SLOW  |         6.258(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         9.426(R)|      SLOW  |         4.152(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         9.384(R)|      SLOW  |         4.131(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |        10.150(R)|      SLOW  |         4.572(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |        10.602(R)|      SLOW  |         4.879(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |        10.068(R)|      SLOW  |         4.491(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.829(R)|      SLOW  |         4.368(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |        10.140(R)|      SLOW  |         4.535(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         9.994(R)|      SLOW  |         4.498(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |        10.319(R)|      SLOW  |         4.679(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |        10.093(R)|      SLOW  |         4.545(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.937(R)|      SLOW  |         4.426(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |        10.056(R)|      SLOW  |         4.478(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         9.944(R)|      SLOW  |         4.501(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |        10.123(R)|      SLOW  |         4.548(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |        10.203(R)|      SLOW  |         4.618(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         9.988(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.809|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 126110318 paths, 0 nets, and 14645 connections

Design statistics:
   Minimum period:   8.809ns{1}   (Maximum frequency: 113.520MHz)
   Minimum input required time before clock:   4.622ns
   Maximum output delay after clock:  14.611ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 23 19:08:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



