// Seed: 2147024757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_6 = 1 - -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  inout wire id_1;
  assign id_2[-1] = 1;
  wire id_5;
  wire id_6;
  parameter [1 : 1] id_7 = 1;
  logic id_8 = 1'b0;
  assign id_3 = id_5;
endmodule
