// Seed: 1654859310
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output wand id_7
);
  initial begin : LABEL_0
    id_7 = id_5;
  end
  tri id_9 = id_4;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_10,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    output wand id_8
);
  assign id_7 = 1;
  wire id_11;
  id_12(
      ~id_6, 1'h0, 1'b0, 1'b0
  );
  assign id_2  = 1;
  assign id_2  = 1;
  assign id_10 = id_10;
  assign id_12 = ~id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_7,
      id_5,
      id_4,
      id_4,
      id_8
  );
endmodule
