Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx2018/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 55e7aacc0e5c48718c6c4728c2864e1e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PipelineCPUTest_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PipelineCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PipelineCPUTest_time_synth.sdf", for root module "PipelineCPUTest".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PipelineCPUTest_time_synth.sdf", for root module "PipelineCPUTest".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.dffre_21
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.dffre_lib_work_file_NOFILE
Compiling module xil_defaultlib.dffre_0
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.dffre__parameterized0_lib_work_f...
Compiling module xil_defaultlib.dffre__parameterized0_1
Compiling module xil_defaultlib.dffre__parameterized0_2
Compiling module xil_defaultlib.dffre__parameterized1
Compiling module xil_defaultlib.dffre__parameterized0_3
Compiling module xil_defaultlib.dffre__parameterized2
Compiling module xil_defaultlib.dffre_4
Compiling module xil_defaultlib.dffre_5
Compiling module xil_defaultlib.dffre__parameterized3
Compiling module xil_defaultlib.dffre__parameterized3_6
Compiling module xil_defaultlib.dffre__parameterized3_7
Compiling module xil_defaultlib.dffre_8
Compiling module xil_defaultlib.dffre_9
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.dffre__parameterized0_10
Compiling module xil_defaultlib.dffre__parameterized0_11
Compiling module xil_defaultlib.dffre__parameterized0_12
Compiling module xil_defaultlib.dffre_13
Compiling module xil_defaultlib.dffre_14
Compiling module xil_defaultlib.dffre__parameterized3_15
Compiling module xil_defaultlib.dffre__parameterized0_16
Compiling module xil_defaultlib.dffre__parameterized0_17
Compiling module xil_defaultlib.dffre_18
Compiling module xil_defaultlib.dffre_19
Compiling module xil_defaultlib.dffre__parameterized3_20
Compiling module simprims_ver.GND
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD1
Compiling module xil_defaultlib.RAM64X1S_HD2
Compiling module xil_defaultlib.RAM64X1S_HD3
Compiling module xil_defaultlib.RAM64X1S_HD4
Compiling module xil_defaultlib.RAM64X1S_HD5
Compiling module xil_defaultlib.RAM64X1S_HD6
Compiling module xil_defaultlib.RAM64X1S_HD7
Compiling module xil_defaultlib.RAM64X1S_HD8
Compiling module xil_defaultlib.RAM64X1S_HD9
Compiling module xil_defaultlib.RAM64X1S_HD10
Compiling module xil_defaultlib.RAM64X1S_HD11
Compiling module xil_defaultlib.RAM64X1S_HD12
Compiling module xil_defaultlib.RAM64X1S_HD13
Compiling module xil_defaultlib.RAM64X1S_HD14
Compiling module xil_defaultlib.RAM64X1S_HD15
Compiling module xil_defaultlib.RAM64X1S_HD16
Compiling module xil_defaultlib.RAM64X1S_HD17
Compiling module xil_defaultlib.RAM64X1S_HD18
Compiling module xil_defaultlib.RAM64X1S_HD19
Compiling module xil_defaultlib.RAM64X1S_HD20
Compiling module xil_defaultlib.RAM64X1S_HD21
Compiling module xil_defaultlib.RAM64X1S_HD22
Compiling module xil_defaultlib.RAM64X1S_HD23
Compiling module xil_defaultlib.RAM64X1S_HD24
Compiling module xil_defaultlib.RAM64X1S_HD25
Compiling module xil_defaultlib.RAM64X1S_HD26
Compiling module xil_defaultlib.RAM64X1S_HD27
Compiling module xil_defaultlib.RAM64X1S_HD28
Compiling module xil_defaultlib.RAM64X1S_HD29
Compiling module xil_defaultlib.RAM64X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.DataRAM__spram
Compiling module xil_defaultlib.DataRAM__dist_mem_gen_v8_0_12_sy...
Compiling module xil_defaultlib.DataRAM__dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.Risc5CPU
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.DCM_PLL_DCM_PLL_clk_wiz
Compiling module xil_defaultlib.DCM_PLL
Compiling module simprims_ver.OBUFDS
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.NumberCnt_5
Compiling module xil_defaultlib.NumberCnt_6
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.NumberCnt_3
Compiling module xil_defaultlib.NumberCnt_4
Compiling module xil_defaultlib.encode_0
Compiling module xil_defaultlib.NumberCnt
Compiling module xil_defaultlib.NumberCnt_2
Compiling module xil_defaultlib.encode_1
Compiling module xil_defaultlib.TMDSencode
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.DisplayROM_rom
Compiling module xil_defaultlib.DisplayROM_dist_mem_gen_v8_0_12_...
Compiling module xil_defaultlib.DisplayROM_dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.DisplayROM
Compiling module xil_defaultlib.vga_data
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD32
Compiling module xil_defaultlib.RAM32M_HD33
Compiling module xil_defaultlib.RAM32M_HD34
Compiling module xil_defaultlib.RAM32M_HD35
Compiling module xil_defaultlib.RAM32M_HD36
Compiling module xil_defaultlib.RAM32M_HD37
Compiling module xil_defaultlib.RAM32M_HD38
Compiling module xil_defaultlib.RAM32M_HD39
Compiling module xil_defaultlib.RAM32M_HD40
Compiling module xil_defaultlib.RAM32M_HD41
Compiling module xil_defaultlib.RAM32M_HD42
Compiling module xil_defaultlib.dffre_lib_work
Compiling module xil_defaultlib.counter_n
Compiling module xil_defaultlib.dffre__parameterized0_lib_work
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.dff_1
Compiling module xil_defaultlib.one_pulse
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff_0
Compiling module xil_defaultlib.brute_force_synchronizer
Compiling module xil_defaultlib.button_process_unit
Compiling module xil_defaultlib.syncGenarator
Compiling module xil_defaultlib.PipelineCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPUTest_time_synth
