(* ram_style = "block" *)

module LUT_64KB_32W(

    input clk , write_en ,
    input [13:0]addr,
    input [31:0] din,
    output reg [31:0] dout
);

reg [31:0] mem [0:16383] ;

always @(posedge clk ) begin
    if (write_en) begin
        mem[addr] <= din ;
    end else begin
        dout <= mem[addr] ;
    end
end

endmodule
