Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,16556
design__instance__area,132263
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,303
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,265
design__max_cap_violation__count__corner:nom_tt_025C_1v80,490
power__internal__total,6.753932476043701
power__switching__total,15.528078079223633
power__leakage__total,1.479156850336949E-7
power__total,22.282011032104492
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5606073541841365
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4759326401026557
timing__hold__ws__corner:nom_tt_025C_1v80,0.37695891919341407
timing__setup__ws__corner:nom_tt_025C_1v80,55.653293326815586
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.376959
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2083
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,265
design__max_cap_violation__count__corner:nom_ss_100C_1v60,507
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8161074269592579
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6665375107178159
timing__hold__ws__corner:nom_ss_100C_1v60,0.9975291985888177
timing__setup__ws__corner:nom_ss_100C_1v60,29.96824917490998
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.997529
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,105
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,265
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,490
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4513702595002064
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.39176282771147836
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1472507712997126
timing__setup__ws__corner:nom_ff_n40C_1v95,58.74126595848499
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.147251
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2944
design__max_fanout_violation__count,265
design__max_cap_violation__count,626
clock__skew__worst_hold,-0.4405747280591891
clock__skew__worst_setup,0.3880142150739647
timing__hold__ws,0.1379913999901634
timing__setup__ws,28.9251262240348
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.137991
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 856.52 511.36
design__core__bbox,2.76 2.72 853.76 508.64
design__io,45
design__die__area,437990
design__core__area,430538
design__instance__count__stdcell,16556
design__instance__area__stdcell,132263
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.307204
design__instance__utilization__stdcell,0.307204
design__instance__count__class:buffer,1
design__instance__count__class:inverter,262
design__instance__count__class:sequential_cell,254
design__instance__count__class:multi_input_combinational_cell,7726
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,30920
design__instance__count__class:tap_cell,6110
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.14375E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,1011
design__instance__count__class:clock_buffer,71
design__instance__count__class:clock_inverter,35
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,23
antenna__violating__nets,187
antenna__violating__pins,243
route__antenna_violation__count,187
antenna_diodes_count,1086
design__instance__count__class:antenna_cell,1086
route__net,11881
route__net__special,2
route__drc_errors__iter:1,18938
route__wirelength__iter:1,1534014
route__drc_errors__iter:2,9014
route__wirelength__iter:2,1524993
route__drc_errors__iter:3,7994
route__wirelength__iter:3,1519656
route__drc_errors__iter:4,1728
route__wirelength__iter:4,1521288
route__drc_errors__iter:5,159
route__wirelength__iter:5,1521219
route__drc_errors__iter:6,5
route__wirelength__iter:6,1521278
route__drc_errors__iter:7,3
route__wirelength__iter:7,1521275
route__drc_errors__iter:8,3
route__wirelength__iter:8,1521275
route__drc_errors__iter:9,1
route__wirelength__iter:9,1521277
route__drc_errors__iter:10,0
route__wirelength__iter:10,1521277
route__drc_errors,0
route__wirelength,1521277
route__vias,119949
route__vias__singlecut,119949
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,2454.18
timing__unannotated_net__count__corner:nom_tt_025C_1v80,86
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,86
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,86
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,192
design__max_fanout_violation__count__corner:min_tt_025C_1v80,265
design__max_cap_violation__count__corner:min_tt_025C_1v80,364
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5446433458392559
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.46724780922459913
timing__hold__ws__corner:min_tt_025C_1v80,0.36204784639486703
timing__setup__ws__corner:min_tt_025C_1v80,56.2063798079736
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.362048
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,86
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1386
design__max_fanout_violation__count__corner:min_ss_100C_1v60,265
design__max_cap_violation__count__corner:min_ss_100C_1v60,373
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7828216074719788
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6495242305626866
timing__hold__ws__corner:min_ss_100C_1v60,0.9706045131233362
timing__setup__ws__corner:min_ss_100C_1v60,30.995725974301223
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.970605
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,86
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,34
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,265
design__max_cap_violation__count__corner:min_ff_n40C_1v95,364
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4405747280591891
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3880142150739647
timing__hold__ws__corner:min_ff_n40C_1v95,0.1379913999901634
timing__setup__ws__corner:min_ff_n40C_1v95,58.78769992758015
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.137991
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,86
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,571
design__max_fanout_violation__count__corner:max_tt_025C_1v80,265
design__max_cap_violation__count__corner:max_tt_025C_1v80,603
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5704763489737487
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.48845018301471965
timing__hold__ws__corner:max_tt_025C_1v80,0.3878493191945687
timing__setup__ws__corner:max_tt_025C_1v80,54.9982759346163
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.387849
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,86
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2944
design__max_fanout_violation__count__corner:max_ss_100C_1v60,265
design__max_cap_violation__count__corner:max_ss_100C_1v60,626
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8425025360270157
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6840399551514295
timing__hold__ws__corner:max_ss_100C_1v60,1.0176511033008153
timing__setup__ws__corner:max_ss_100C_1v60,28.9251262240348
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.017651
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,86
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,226
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,265
design__max_cap_violation__count__corner:max_ff_n40C_1v95,603
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45798741095872314
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.40426671487995325
timing__hold__ws__corner:max_ff_n40C_1v95,0.1540596582800047
timing__setup__ws__corner:max_ff_n40C_1v95,58.721939195525714
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.154060
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,86
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,86
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,-1.40932
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.78594
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,3.20932
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,3.37216
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0143655
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,3.37216
design_powergrid__voltage__worst,-1.40932
design_powergrid__voltage__worst__net:VPWR,-1.40932
design_powergrid__drop__worst,3.37216
design_powergrid__drop__worst__net:VPWR,3.20932
design_powergrid__voltage__worst__net:VGND,3.37216
design_powergrid__drop__worst__net:VGND,3.37216
ir__voltage__worst,-1.4099999999999999200639422269887290894985198974609375
ir__drop__avg,0.01409999999999999968636199554339327733032405376434326171875
ir__drop__worst,3.20999999999999996447286321199499070644378662109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
