
nodo_acelerometro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013cb8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b48  08013e48  08013e48  00023e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015990  08015990  00030224  2**0
                  CONTENTS
  4 .ARM          00000008  08015990  08015990  00025990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015998  08015998  00030224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015998  08015998  00025998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801599c  0801599c  0002599c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  080159a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003648  20000224  08015bc4  00030224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000386c  08015bc4  0003386c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003625f  00000000  00000000  00030254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000698f  00000000  00000000  000664b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002dd0  00000000  00000000  0006ce48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002b58  00000000  00000000  0006fc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008eb4  00000000  00000000  00072770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031f13  00000000  00000000  0007b624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00110f08  00000000  00000000  000ad537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001be43f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d77c  00000000  00000000  001be490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013e30 	.word	0x08013e30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	08013e30 	.word	0x08013e30

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eb4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000eb8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d013      	beq.n	8000eec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ec4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ec8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000ecc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00b      	beq.n	8000eec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ed4:	e000      	b.n	8000ed8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ed6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ed8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f9      	beq.n	8000ed6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000ee2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000eec:	687b      	ldr	r3, [r7, #4]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
	...

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f001 fc48 	bl	8002796 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f857 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 fa21 	bl	8001350 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000f0e:	f000 f8b5 	bl	800107c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000f12:	f000 f8eb 	bl	80010ec <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000f16:	f000 f929 	bl	800116c <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000f1a:	f000 f94d 	bl	80011b8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000f1e:	f000 f989 	bl	8001234 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000f22:	f000 f9b7 	bl	8001294 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f26:	f000 f9e5 	bl	80012f4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  ACCELERO_StatusTypeDef status_acc;
  status_acc = BSP_ACCELERO_Init_INT();
 8000f2a:	f000 fbe5 	bl	80016f8 <BSP_ACCELERO_Init_INT>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  if(status_acc == ACCELERO_OK){
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d102      	bne.n	8000f3e <main+0x42>
	  printf("Inicializado ACCELERO\r\n");
 8000f38:	4813      	ldr	r0, [pc, #76]	; (8000f88 <main+0x8c>)
 8000f3a:	f010 ff49 	bl	8011dd0 <puts>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f3e:	f00c fbf7 	bl	800d730 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Acelero */
  AceleroHandle = osMessageQueueNew (128, sizeof(uint16_t), &Acelero_attributes);
 8000f42:	4a12      	ldr	r2, [pc, #72]	; (8000f8c <main+0x90>)
 8000f44:	2102      	movs	r1, #2
 8000f46:	2080      	movs	r0, #128	; 0x80
 8000f48:	f00c fdce 	bl	800dae8 <osMessageQueueNew>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4a10      	ldr	r2, [pc, #64]	; (8000f90 <main+0x94>)
 8000f50:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of sendAccel */
  sendAccelHandle = osThreadNew(sendAccel_func, NULL, &sendAccel_attributes);
 8000f52:	4a10      	ldr	r2, [pc, #64]	; (8000f94 <main+0x98>)
 8000f54:	2100      	movs	r1, #0
 8000f56:	4810      	ldr	r0, [pc, #64]	; (8000f98 <main+0x9c>)
 8000f58:	f00c fc49 	bl	800d7ee <osThreadNew>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4a0f      	ldr	r2, [pc, #60]	; (8000f9c <main+0xa0>)
 8000f60:	6013      	str	r3, [r2, #0]

  /* creation of readAccel */
  readAccelHandle = osThreadNew(readAccel_func, NULL, &readAccel_attributes);
 8000f62:	4a0f      	ldr	r2, [pc, #60]	; (8000fa0 <main+0xa4>)
 8000f64:	2100      	movs	r1, #0
 8000f66:	480f      	ldr	r0, [pc, #60]	; (8000fa4 <main+0xa8>)
 8000f68:	f00c fc41 	bl	800d7ee <osThreadNew>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	4a0e      	ldr	r2, [pc, #56]	; (8000fa8 <main+0xac>)
 8000f70:	6013      	str	r3, [r2, #0]

  /* creation of wifiStartTask */
  wifiStartTaskHandle = osThreadNew(wifiStartTask_function, NULL, &wifiStartTask_attributes);
 8000f72:	4a0e      	ldr	r2, [pc, #56]	; (8000fac <main+0xb0>)
 8000f74:	2100      	movs	r1, #0
 8000f76:	480e      	ldr	r0, [pc, #56]	; (8000fb0 <main+0xb4>)
 8000f78:	f00c fc39 	bl	800d7ee <osThreadNew>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	4a0d      	ldr	r2, [pc, #52]	; (8000fb4 <main+0xb8>)
 8000f80:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f82:	f00c fbf9 	bl	800d778 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <main+0x8a>
 8000f88:	08013e78 	.word	0x08013e78
 8000f8c:	08015238 	.word	0x08015238
 8000f90:	20000888 	.word	0x20000888
 8000f94:	080151cc 	.word	0x080151cc
 8000f98:	08001979 	.word	0x08001979
 8000f9c:	2000087c 	.word	0x2000087c
 8000fa0:	080151f0 	.word	0x080151f0
 8000fa4:	080019dd 	.word	0x080019dd
 8000fa8:	20000880 	.word	0x20000880
 8000fac:	08015214 	.word	0x08015214
 8000fb0:	08001a89 	.word	0x08001a89
 8000fb4:	20000884 	.word	0x20000884

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b096      	sub	sp, #88	; 0x58
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	2244      	movs	r2, #68	; 0x44
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f010 f81b 	bl	8011002 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	463b      	mov	r3, r7
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fda:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fde:	f003 f885 	bl	80040ec <HAL_PWREx_ControlVoltageScaling>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fe8:	f000 fd6c 	bl	8001ac4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000fec:	f003 f860 	bl	80040b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ff0:	4b21      	ldr	r3, [pc, #132]	; (8001078 <SystemClock_Config+0xc0>)
 8000ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ff6:	4a20      	ldr	r2, [pc, #128]	; (8001078 <SystemClock_Config+0xc0>)
 8000ff8:	f023 0318 	bic.w	r3, r3, #24
 8000ffc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001000:	2314      	movs	r3, #20
 8001002:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001004:	2301      	movs	r3, #1
 8001006:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001008:	2301      	movs	r3, #1
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001010:	2360      	movs	r3, #96	; 0x60
 8001012:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001014:	2302      	movs	r3, #2
 8001016:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001018:	2301      	movs	r3, #1
 800101a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800101c:	2301      	movs	r3, #1
 800101e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001020:	2328      	movs	r3, #40	; 0x28
 8001022:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001024:	2307      	movs	r3, #7
 8001026:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001028:	2302      	movs	r3, #2
 800102a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800102c:	2302      	movs	r3, #2
 800102e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	4618      	mov	r0, r3
 8001036:	f003 f97b 	bl	8004330 <HAL_RCC_OscConfig>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001040:	f000 fd40 	bl	8001ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001044:	230f      	movs	r3, #15
 8001046:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001048:	2303      	movs	r3, #3
 800104a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001054:	2300      	movs	r3, #0
 8001056:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	2104      	movs	r1, #4
 800105c:	4618      	mov	r0, r3
 800105e:	f003 fd4f 	bl	8004b00 <HAL_RCC_ClockConfig>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001068:	f000 fd2c 	bl	8001ac4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800106c:	f004 fa6a 	bl	8005544 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001070:	bf00      	nop
 8001072:	3758      	adds	r7, #88	; 0x58
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40021000 	.word	0x40021000

0800107c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001080:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 8001082:	4a19      	ldr	r2, [pc, #100]	; (80010e8 <MX_DFSDM1_Init+0x6c>)
 8001084:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001086:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 8001088:	2201      	movs	r2, #1
 800108a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800108c:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001092:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 8001094:	2202      	movs	r2, #2
 8001096:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 800109a:	2200      	movs	r2, #0
 800109c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800109e:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010aa:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80010ac:	4b0d      	ldr	r3, [pc, #52]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010b4:	2204      	movs	r2, #4
 80010b6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <MX_DFSDM1_Init+0x68>)
 80010d2:	f001 fcd1 	bl	8002a78 <HAL_DFSDM_ChannelInit>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80010dc:	f000 fcf2 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000240 	.word	0x20000240
 80010e8:	40016020 	.word	0x40016020

080010ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <MX_I2C2_Init+0x74>)
 80010f2:	4a1c      	ldr	r2, [pc, #112]	; (8001164 <MX_I2C2_Init+0x78>)
 80010f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <MX_I2C2_Init+0x74>)
 80010f8:	4a1b      	ldr	r2, [pc, #108]	; (8001168 <MX_I2C2_Init+0x7c>)
 80010fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80010fc:	4b18      	ldr	r3, [pc, #96]	; (8001160 <MX_I2C2_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001102:	4b17      	ldr	r3, [pc, #92]	; (8001160 <MX_I2C2_Init+0x74>)
 8001104:	2201      	movs	r2, #1
 8001106:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001108:	4b15      	ldr	r3, [pc, #84]	; (8001160 <MX_I2C2_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800110e:	4b14      	ldr	r3, [pc, #80]	; (8001160 <MX_I2C2_Init+0x74>)
 8001110:	2200      	movs	r2, #0
 8001112:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <MX_I2C2_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800111a:	4b11      	ldr	r3, [pc, #68]	; (8001160 <MX_I2C2_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001120:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <MX_I2C2_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001126:	480e      	ldr	r0, [pc, #56]	; (8001160 <MX_I2C2_Init+0x74>)
 8001128:	f002 f8da 	bl	80032e0 <HAL_I2C_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001132:	f000 fcc7 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001136:	2100      	movs	r1, #0
 8001138:	4809      	ldr	r0, [pc, #36]	; (8001160 <MX_I2C2_Init+0x74>)
 800113a:	f002 fdd9 	bl	8003cf0 <HAL_I2CEx_ConfigAnalogFilter>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001144:	f000 fcbe 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001148:	2100      	movs	r1, #0
 800114a:	4805      	ldr	r0, [pc, #20]	; (8001160 <MX_I2C2_Init+0x74>)
 800114c:	f002 fe1b 	bl	8003d86 <HAL_I2CEx_ConfigDigitalFilter>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001156:	f000 fcb5 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000278 	.word	0x20000278
 8001164:	40005800 	.word	0x40005800
 8001168:	10909cec 	.word	0x10909cec

0800116c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 8001172:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <MX_QUADSPI_Init+0x48>)
 8001174:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 8001178:	2202      	movs	r2, #2
 800117a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 800117e:	2204      	movs	r2, #4
 8001180:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 8001184:	2210      	movs	r2, #16
 8001186:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001188:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 800118a:	2217      	movs	r2, #23
 800118c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 8001190:	2200      	movs	r2, #0
 8001192:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_QUADSPI_Init+0x44>)
 800119c:	f003 f80c 	bl	80041b8 <HAL_QSPI_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80011a6:	f000 fc8d 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200002c4 	.word	0x200002c4
 80011b4:	a0001000 	.word	0xa0001000

080011b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	; (800122c <MX_SPI3_Init+0x74>)
 80011be:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <MX_SPI3_Init+0x78>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <MX_SPI3_Init+0x74>)
 80011c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b18      	ldr	r3, [pc, #96]	; (800122c <MX_SPI3_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80011d0:	4b16      	ldr	r3, [pc, #88]	; (800122c <MX_SPI3_Init+0x74>)
 80011d2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_SPI3_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <MX_SPI3_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_SPI3_Init+0x74>)
 80011e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_SPI3_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <MX_SPI3_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_SPI3_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <MX_SPI3_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001204:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_SPI3_Init+0x74>)
 8001206:	2207      	movs	r2, #7
 8001208:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <MX_SPI3_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_SPI3_Init+0x74>)
 8001212:	2208      	movs	r2, #8
 8001214:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_SPI3_Init+0x74>)
 8001218:	f004 fb76 	bl	8005908 <HAL_SPI_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001222:	f000 fc4f 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000308 	.word	0x20000308
 8001230:	40003c00 	.word	0x40003c00

08001234 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001238:	4b14      	ldr	r3, [pc, #80]	; (800128c <MX_USART1_UART_Init+0x58>)
 800123a:	4a15      	ldr	r2, [pc, #84]	; (8001290 <MX_USART1_UART_Init+0x5c>)
 800123c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800123e:	4b13      	ldr	r3, [pc, #76]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001240:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001244:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001246:	4b11      	ldr	r3, [pc, #68]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800124c:	4b0f      	ldr	r3, [pc, #60]	; (800128c <MX_USART1_UART_Init+0x58>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001258:	4b0c      	ldr	r3, [pc, #48]	; (800128c <MX_USART1_UART_Init+0x58>)
 800125a:	220c      	movs	r2, #12
 800125c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800125e:	4b0b      	ldr	r3, [pc, #44]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800126a:	4b08      	ldr	r3, [pc, #32]	; (800128c <MX_USART1_UART_Init+0x58>)
 800126c:	2200      	movs	r2, #0
 800126e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001272:	2200      	movs	r2, #0
 8001274:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001276:	4805      	ldr	r0, [pc, #20]	; (800128c <MX_USART1_UART_Init+0x58>)
 8001278:	f006 f944 	bl	8007504 <HAL_UART_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001282:	f000 fc1f 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	2000036c 	.word	0x2000036c
 8001290:	40013800 	.word	0x40013800

08001294 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <MX_USART3_UART_Init+0x58>)
 800129a:	4a15      	ldr	r2, [pc, #84]	; (80012f0 <MX_USART3_UART_Init+0x5c>)
 800129c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b09      	ldr	r3, [pc, #36]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ca:	4b08      	ldr	r3, [pc, #32]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d0:	4b06      	ldr	r3, [pc, #24]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012d6:	4805      	ldr	r0, [pc, #20]	; (80012ec <MX_USART3_UART_Init+0x58>)
 80012d8:	f006 f914 	bl	8007504 <HAL_UART_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80012e2:	f000 fbef 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200003f0 	.word	0x200003f0
 80012f0:	40004800 	.word	0x40004800

080012f4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80012fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001302:	2206      	movs	r2, #6
 8001304:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001308:	2202      	movs	r2, #2
 800130a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800130e:	2202      	movs	r2, #2
 8001310:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001314:	2200      	movs	r2, #0
 8001316:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800131a:	2200      	movs	r2, #0
 800131c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001326:	2200      	movs	r2, #0
 8001328:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001332:	2200      	movs	r2, #0
 8001334:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001338:	f002 fd71 	bl	8003e1e <HAL_PCD_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001342:	f000 fbbf 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000474 	.word	0x20000474

08001350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	; 0x28
 8001354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001366:	4bba      	ldr	r3, [pc, #744]	; (8001650 <MX_GPIO_Init+0x300>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136a:	4ab9      	ldr	r2, [pc, #740]	; (8001650 <MX_GPIO_Init+0x300>)
 800136c:	f043 0310 	orr.w	r3, r3, #16
 8001370:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001372:	4bb7      	ldr	r3, [pc, #732]	; (8001650 <MX_GPIO_Init+0x300>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001376:	f003 0310 	and.w	r3, r3, #16
 800137a:	613b      	str	r3, [r7, #16]
 800137c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137e:	4bb4      	ldr	r3, [pc, #720]	; (8001650 <MX_GPIO_Init+0x300>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001382:	4ab3      	ldr	r2, [pc, #716]	; (8001650 <MX_GPIO_Init+0x300>)
 8001384:	f043 0304 	orr.w	r3, r3, #4
 8001388:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138a:	4bb1      	ldr	r3, [pc, #708]	; (8001650 <MX_GPIO_Init+0x300>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	4bae      	ldr	r3, [pc, #696]	; (8001650 <MX_GPIO_Init+0x300>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139a:	4aad      	ldr	r2, [pc, #692]	; (8001650 <MX_GPIO_Init+0x300>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a2:	4bab      	ldr	r3, [pc, #684]	; (8001650 <MX_GPIO_Init+0x300>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4ba8      	ldr	r3, [pc, #672]	; (8001650 <MX_GPIO_Init+0x300>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b2:	4aa7      	ldr	r2, [pc, #668]	; (8001650 <MX_GPIO_Init+0x300>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ba:	4ba5      	ldr	r3, [pc, #660]	; (8001650 <MX_GPIO_Init+0x300>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c6:	4ba2      	ldr	r3, [pc, #648]	; (8001650 <MX_GPIO_Init+0x300>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ca:	4aa1      	ldr	r2, [pc, #644]	; (8001650 <MX_GPIO_Init+0x300>)
 80013cc:	f043 0308 	orr.w	r3, r3, #8
 80013d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d2:	4b9f      	ldr	r3, [pc, #636]	; (8001650 <MX_GPIO_Init+0x300>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d6:	f003 0308 	and.w	r3, r3, #8
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80013e4:	489b      	ldr	r0, [pc, #620]	; (8001654 <MX_GPIO_Init+0x304>)
 80013e6:	f001 ff4b 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	f248 1104 	movw	r1, #33028	; 0x8104
 80013f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f4:	f001 ff44 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80013f8:	2200      	movs	r2, #0
 80013fa:	f24f 0114 	movw	r1, #61460	; 0xf014
 80013fe:	4896      	ldr	r0, [pc, #600]	; (8001658 <MX_GPIO_Init+0x308>)
 8001400:	f001 ff3e 	bl	8003280 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f241 0181 	movw	r1, #4225	; 0x1081
 800140a:	4894      	ldr	r0, [pc, #592]	; (800165c <MX_GPIO_Init+0x30c>)
 800140c:	f001 ff38 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001416:	4891      	ldr	r0, [pc, #580]	; (800165c <MX_GPIO_Init+0x30c>)
 8001418:	f001 ff32 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001422:	488f      	ldr	r0, [pc, #572]	; (8001660 <MX_GPIO_Init+0x310>)
 8001424:	f001 ff2c 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	2120      	movs	r1, #32
 800142c:	488a      	ldr	r0, [pc, #552]	; (8001658 <MX_GPIO_Init+0x308>)
 800142e:	f001 ff27 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001432:	2201      	movs	r2, #1
 8001434:	2101      	movs	r1, #1
 8001436:	4887      	ldr	r0, [pc, #540]	; (8001654 <MX_GPIO_Init+0x304>)
 8001438:	f001 ff22 	bl	8003280 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 800143c:	f240 1315 	movw	r3, #277	; 0x115
 8001440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001442:	2301      	movs	r3, #1
 8001444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2300      	movs	r3, #0
 800144c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	4619      	mov	r1, r3
 8001454:	487f      	ldr	r0, [pc, #508]	; (8001654 <MX_GPIO_Init+0x304>)
 8001456:	f001 fc5d 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800145a:	236a      	movs	r3, #106	; 0x6a
 800145c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800145e:	4b81      	ldr	r3, [pc, #516]	; (8001664 <MX_GPIO_Init+0x314>)
 8001460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	4879      	ldr	r0, [pc, #484]	; (8001654 <MX_GPIO_Init+0x304>)
 800146e:	f001 fc51 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOTON_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin;
 8001472:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001478:	4b7b      	ldr	r3, [pc, #492]	; (8001668 <MX_GPIO_Init+0x318>)
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOTON_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	4876      	ldr	r0, [pc, #472]	; (8001660 <MX_GPIO_Init+0x310>)
 8001488:	f001 fc44 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800148c:	233f      	movs	r3, #63	; 0x3f
 800148e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001490:	230b      	movs	r3, #11
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	4619      	mov	r1, r3
 800149e:	4870      	ldr	r0, [pc, #448]	; (8001660 <MX_GPIO_Init+0x310>)
 80014a0:	f001 fc38 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80014a4:	2303      	movs	r3, #3
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b0:	2303      	movs	r3, #3
 80014b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014b4:	2308      	movs	r3, #8
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	4619      	mov	r1, r3
 80014be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c2:	f001 fc27 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80014c6:	f248 1304 	movw	r3, #33028	; 0x8104
 80014ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	4619      	mov	r1, r3
 80014de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e2:	f001 fc17 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80014e6:	2308      	movs	r3, #8
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014f6:	2301      	movs	r3, #1
 80014f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001504:	f001 fc06 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001508:	2310      	movs	r3, #16
 800150a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800150c:	230b      	movs	r3, #11
 800150e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	4619      	mov	r1, r3
 800151a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151e:	f001 fbf9 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001522:	23e0      	movs	r3, #224	; 0xe0
 8001524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001532:	2305      	movs	r3, #5
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 0314 	add.w	r3, r7, #20
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001540:	f001 fbe8 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001544:	2301      	movs	r3, #1
 8001546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001548:	4b46      	ldr	r3, [pc, #280]	; (8001664 <MX_GPIO_Init+0x314>)
 800154a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	4840      	ldr	r0, [pc, #256]	; (8001658 <MX_GPIO_Init+0x308>)
 8001558:	f001 fbdc 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800155c:	2302      	movs	r3, #2
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001560:	230b      	movs	r3, #11
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	483a      	ldr	r0, [pc, #232]	; (8001658 <MX_GPIO_Init+0x308>)
 8001570:	f001 fbd0 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001574:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001578:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157a:	2301      	movs	r3, #1
 800157c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001582:	2300      	movs	r3, #0
 8001584:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	4619      	mov	r1, r3
 800158c:	4832      	ldr	r0, [pc, #200]	; (8001658 <MX_GPIO_Init+0x308>)
 800158e:	f001 fbc1 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001592:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001596:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001598:	4b32      	ldr	r3, [pc, #200]	; (8001664 <MX_GPIO_Init+0x314>)
 800159a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	482d      	ldr	r0, [pc, #180]	; (800165c <MX_GPIO_Init+0x30c>)
 80015a8:	f001 fbb4 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80015ac:	f243 0381 	movw	r3, #12417	; 0x3081
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	4825      	ldr	r0, [pc, #148]	; (800165c <MX_GPIO_Init+0x30c>)
 80015c6:	f001 fba5 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80015ca:	f44f 7310 	mov.w	r3, #576	; 0x240
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	481f      	ldr	r0, [pc, #124]	; (8001660 <MX_GPIO_Init+0x310>)
 80015e4:	f001 fb96 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80015e8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ee:	4b1d      	ldr	r3, [pc, #116]	; (8001664 <MX_GPIO_Init+0x314>)
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	4818      	ldr	r0, [pc, #96]	; (8001660 <MX_GPIO_Init+0x310>)
 80015fe:	f001 fb89 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001602:	2302      	movs	r3, #2
 8001604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	2302      	movs	r3, #2
 8001608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	2303      	movs	r3, #3
 8001610:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001612:	2305      	movs	r3, #5
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	480f      	ldr	r0, [pc, #60]	; (800165c <MX_GPIO_Init+0x30c>)
 800161e:	f001 fb79 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001622:	2378      	movs	r3, #120	; 0x78
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	2303      	movs	r3, #3
 8001630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001632:	2307      	movs	r3, #7
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4807      	ldr	r0, [pc, #28]	; (800165c <MX_GPIO_Init+0x30c>)
 800163e:	f001 fb69 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001642:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001648:	2312      	movs	r3, #18
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	e00d      	b.n	800166c <MX_GPIO_Init+0x31c>
 8001650:	40021000 	.word	0x40021000
 8001654:	48001000 	.word	0x48001000
 8001658:	48000400 	.word	0x48000400
 800165c:	48000c00 	.word	0x48000c00
 8001660:	48000800 	.word	0x48000800
 8001664:	10110000 	.word	0x10110000
 8001668:	10210000 	.word	0x10210000
 800166c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001672:	2304      	movs	r3, #4
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	4619      	mov	r1, r3
 800167c:	480f      	ldr	r0, [pc, #60]	; (80016bc <MX_GPIO_Init+0x36c>)
 800167e:	f001 fb49 	bl	8002d14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2105      	movs	r1, #5
 8001686:	2007      	movs	r0, #7
 8001688:	f001 f9be 	bl	8002a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800168c:	2007      	movs	r0, #7
 800168e:	f001 f9d7 	bl	8002a40 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2105      	movs	r1, #5
 8001696:	2017      	movs	r0, #23
 8001698:	f001 f9b6 	bl	8002a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800169c:	2017      	movs	r0, #23
 800169e:	f001 f9cf 	bl	8002a40 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2105      	movs	r1, #5
 80016a6:	2028      	movs	r0, #40	; 0x28
 80016a8:	f001 f9ae 	bl	8002a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016ac:	2028      	movs	r0, #40	; 0x28
 80016ae:	f001 f9c7 	bl	8002a40 <HAL_NVIC_EnableIRQ>

}
 80016b2:	bf00      	nop
 80016b4:	3728      	adds	r7, #40	; 0x28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	48000400 	.word	0x48000400

080016c0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
int DataIdx;
for(DataIdx=0; DataIdx<len; DataIdx++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e009      	b.n	80016e6 <_write+0x26>
{
ITM_SendChar(*ptr++);
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	60ba      	str	r2, [r7, #8]
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fbe6 	bl	8000eac <ITM_SendChar>
for(DataIdx=0; DataIdx<len; DataIdx++)
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	3301      	adds	r3, #1
 80016e4:	617b      	str	r3, [r7, #20]
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	dbf1      	blt.n	80016d2 <_write+0x12>
}
return len;
 80016ee:	687b      	ldr	r3, [r7, #4]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <BSP_ACCELERO_Init_INT>:


ACCELERO_StatusTypeDef BSP_ACCELERO_Init_INT(void){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
ACCELERO_StatusTypeDef ret;
ret = BSP_ACCELERO_Init();
 80016fe:	f006 ff29 	bl	8008554 <BSP_ACCELERO_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
if (ret == ACCELERO_OK)
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d12f      	bne.n	800176c <BSP_ACCELERO_Init_INT+0x74>
{
/* Initialize interruption*/
uint8_t tmp;
tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G);
 800170c:	210b      	movs	r1, #11
 800170e:	20d4      	movs	r0, #212	; 0xd4
 8001710:	f006 fee4 	bl	80084dc <SENSOR_IO_Read>
 8001714:	4603      	mov	r3, r0
 8001716:	71bb      	strb	r3, [r7, #6]
tmp |=0b10000000;
 8001718:	79bb      	ldrb	r3, [r7, #6]
 800171a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800171e:	71bb      	strb	r3, [r7, #6]
SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G, tmp);
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	461a      	mov	r2, r3
 8001724:	210b      	movs	r1, #11
 8001726:	20d4      	movs	r0, #212	; 0xd4
 8001728:	f006 febe 	bl	80084a8 <SENSOR_IO_Write>
tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 800172c:	210d      	movs	r1, #13
 800172e:	20d4      	movs	r0, #212	; 0xd4
 8001730:	f006 fed4 	bl	80084dc <SENSOR_IO_Read>
 8001734:	4603      	mov	r3, r0
 8001736:	71bb      	strb	r3, [r7, #6]
tmp |=0b00000001;
 8001738:	79bb      	ldrb	r3, [r7, #6]
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	71bb      	strb	r3, [r7, #6]
SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 8001740:	79bb      	ldrb	r3, [r7, #6]
 8001742:	461a      	mov	r2, r3
 8001744:	210d      	movs	r1, #13
 8001746:	20d4      	movs	r0, #212	; 0xd4
 8001748:	f006 feae 	bl	80084a8 <SENSOR_IO_Write>
tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG);
 800174c:	211a      	movs	r1, #26
 800174e:	20d4      	movs	r0, #212	; 0xd4
 8001750:	f006 fec4 	bl	80084dc <SENSOR_IO_Read>
 8001754:	4603      	mov	r3, r0
 8001756:	71bb      	strb	r3, [r7, #6]
tmp |=0b10000000;
 8001758:	79bb      	ldrb	r3, [r7, #6]
 800175a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800175e:	71bb      	strb	r3, [r7, #6]
SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG, tmp);
 8001760:	79bb      	ldrb	r3, [r7, #6]
 8001762:	461a      	mov	r2, r3
 8001764:	211a      	movs	r1, #26
 8001766:	20d4      	movs	r0, #212	; 0xd4
 8001768:	f006 fe9e 	bl	80084a8 <SENSOR_IO_Write>
}
return ret;
 800176c:	79fb      	ldrb	r3, [r7, #7]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == LSM6DSL_INT1_EXTI11_Pin)
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001788:	d105      	bne.n	8001796 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		/* Aquí escribiremos nuestra funcionalidad*/
		osThreadFlagsSet(sendAccelHandle, 0x00000001U);
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <HAL_GPIO_EXTI_Callback+0x48>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2101      	movs	r1, #1
 8001790:	4618      	mov	r0, r3
 8001792:	f00c f8bf 	bl	800d914 <osThreadFlagsSet>
	}
	if (GPIO_Pin == BOTON_Pin){
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800179c:	d105      	bne.n	80017aa <HAL_GPIO_EXTI_Callback+0x32>
		/* Aquí escribiremos nuestra funcionalidad*/
		osThreadFlagsSet(readAccelHandle, 0x00000001U);
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2101      	movs	r1, #1
 80017a4:	4618      	mov	r0, r3
 80017a6:	f00c f8b5 	bl	800d914 <osThreadFlagsSet>
	}

	switch (GPIO_Pin)
 80017aa:	88fb      	ldrh	r3, [r7, #6]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d102      	bne.n	80017b6 <HAL_GPIO_EXTI_Callback+0x3e>
	  {
	    case (GPIO_PIN_1):
	    {
	      SPI_WIFI_ISR();
 80017b0:	f008 fb3c 	bl	8009e2c <SPI_WIFI_ISR>
	      break;
 80017b4:	e000      	b.n	80017b8 <HAL_GPIO_EXTI_Callback+0x40>
	    }
	    default:
	    {
	      break;
 80017b6:	bf00      	nop
	    }
	  }

}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	2000087c 	.word	0x2000087c
 80017c4:	20000880 	.word	0x20000880

080017c8 <wifi_start>:

static int wifi_start(void)
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6];
  printf("wifistart\r\n");
 80017ce:	481d      	ldr	r0, [pc, #116]	; (8001844 <wifi_start+0x7c>)
 80017d0:	f010 fafe 	bl	8011dd0 <puts>
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 80017d4:	f008 fb3a 	bl	8009e4c <WIFI_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d129      	bne.n	8001832 <wifi_start+0x6a>
  {
	printf("xddddddd\r\n");
 80017de:	481a      	ldr	r0, [pc, #104]	; (8001848 <wifi_start+0x80>)
 80017e0:	f010 faf6 	bl	8011dd0 <puts>
    printf(("ES-WIFI Initialized.\r\n"));
 80017e4:	4819      	ldr	r0, [pc, #100]	; (800184c <wifi_start+0x84>)
 80017e6:	f010 faf3 	bl	8011dd0 <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 80017ea:	463b      	mov	r3, r7
 80017ec:	4618      	mov	r0, r3
 80017ee:	f008 fb7b 	bl	8009ee8 <WIFI_GetMAC_Address>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d116      	bne.n	8001826 <wifi_start+0x5e>
    {
      printf("MAC asignada\r\n");
 80017f8:	4815      	ldr	r0, [pc, #84]	; (8001850 <wifi_start+0x88>)
 80017fa:	f010 fae9 	bl	8011dd0 <puts>
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
               MAC_Addr[0],
 80017fe:	783b      	ldrb	r3, [r7, #0]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001800:	4618      	mov	r0, r3
               MAC_Addr[1],
 8001802:	787b      	ldrb	r3, [r7, #1]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001804:	461c      	mov	r4, r3
               MAC_Addr[2],
 8001806:	78bb      	ldrb	r3, [r7, #2]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001808:	461d      	mov	r5, r3
               MAC_Addr[3],
 800180a:	78fb      	ldrb	r3, [r7, #3]
               MAC_Addr[4],
 800180c:	793a      	ldrb	r2, [r7, #4]
               MAC_Addr[5]);
 800180e:	7979      	ldrb	r1, [r7, #5]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001810:	9102      	str	r1, [sp, #8]
 8001812:	9201      	str	r2, [sp, #4]
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	462b      	mov	r3, r5
 8001818:	4622      	mov	r2, r4
 800181a:	4601      	mov	r1, r0
 800181c:	480d      	ldr	r0, [pc, #52]	; (8001854 <wifi_start+0x8c>)
 800181e:	f010 fa51 	bl	8011cc4 <iprintf>
  else
  {
	printf("Errorfifi\r\n");
    return -1;
  }
  return 0;
 8001822:	2300      	movs	r3, #0
 8001824:	e00a      	b.n	800183c <wifi_start+0x74>
      printf("> ERROR : CANNOT get MAC address\r\n");
 8001826:	480c      	ldr	r0, [pc, #48]	; (8001858 <wifi_start+0x90>)
 8001828:	f010 fad2 	bl	8011dd0 <puts>
      return -1;
 800182c:	f04f 33ff 	mov.w	r3, #4294967295
 8001830:	e004      	b.n	800183c <wifi_start+0x74>
	printf("Errorfifi\r\n");
 8001832:	480a      	ldr	r0, [pc, #40]	; (800185c <wifi_start+0x94>)
 8001834:	f010 facc 	bl	8011dd0 <puts>
    return -1;
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bdb0      	pop	{r4, r5, r7, pc}
 8001844:	08013e90 	.word	0x08013e90
 8001848:	08013e9c 	.word	0x08013e9c
 800184c:	08013ea8 	.word	0x08013ea8
 8001850:	08013ec0 	.word	0x08013ec0
 8001854:	08013ed0 	.word	0x08013ed0
 8001858:	08013f10 	.word	0x08013f10
 800185c:	08013f34 	.word	0x08013f34

08001860 <wifi_connect>:

int wifi_connect(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af02      	add	r7, sp, #8

  wifi_start();
 8001866:	f7ff ffaf 	bl	80017c8 <wifi_start>

  printf("Connecting to %s\r\n",SSID);
 800186a:	4919      	ldr	r1, [pc, #100]	; (80018d0 <wifi_connect+0x70>)
 800186c:	4819      	ldr	r0, [pc, #100]	; (80018d4 <wifi_connect+0x74>)
 800186e:	f010 fa29 	bl	8011cc4 <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8001872:	2203      	movs	r2, #3
 8001874:	4918      	ldr	r1, [pc, #96]	; (80018d8 <wifi_connect+0x78>)
 8001876:	4816      	ldr	r0, [pc, #88]	; (80018d0 <wifi_connect+0x70>)
 8001878:	f008 fb14 	bl	8009ea4 <WIFI_Connect>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d11d      	bne.n	80018be <wifi_connect+0x5e>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8001882:	4816      	ldr	r0, [pc, #88]	; (80018dc <wifi_connect+0x7c>)
 8001884:	f008 fb46 	bl	8009f14 <WIFI_GetIP_Address>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d111      	bne.n	80018b2 <wifi_connect+0x52>
    {
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
               IP_Addr[0],
 800188e:	4b13      	ldr	r3, [pc, #76]	; (80018dc <wifi_connect+0x7c>)
 8001890:	781b      	ldrb	r3, [r3, #0]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 8001892:	4619      	mov	r1, r3
               IP_Addr[1],
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <wifi_connect+0x7c>)
 8001896:	785b      	ldrb	r3, [r3, #1]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 8001898:	461a      	mov	r2, r3
               IP_Addr[2],
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <wifi_connect+0x7c>)
 800189c:	789b      	ldrb	r3, [r3, #2]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 800189e:	4618      	mov	r0, r3
               IP_Addr[3]);
 80018a0:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <wifi_connect+0x7c>)
 80018a2:	78db      	ldrb	r3, [r3, #3]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	4603      	mov	r3, r0
 80018a8:	480d      	ldr	r0, [pc, #52]	; (80018e0 <wifi_connect+0x80>)
 80018aa:	f010 fa0b 	bl	8011cc4 <iprintf>
  else
  {
		 printf("ERROR : es-wifi module NOT connected\n");
     return -1;
  }
  return 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e00a      	b.n	80018c8 <wifi_connect+0x68>
		  printf(" ERROR : es-wifi module CANNOT get IP address\r\n");
 80018b2:	480c      	ldr	r0, [pc, #48]	; (80018e4 <wifi_connect+0x84>)
 80018b4:	f010 fa8c 	bl	8011dd0 <puts>
      return -1;
 80018b8:	f04f 33ff 	mov.w	r3, #4294967295
 80018bc:	e004      	b.n	80018c8 <wifi_connect+0x68>
		 printf("ERROR : es-wifi module NOT connected\n");
 80018be:	480a      	ldr	r0, [pc, #40]	; (80018e8 <wifi_connect+0x88>)
 80018c0:	f010 fa86 	bl	8011dd0 <puts>
     return -1;
 80018c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	08013f40 	.word	0x08013f40
 80018d4:	08013f48 	.word	0x08013f48
 80018d8:	08013f5c 	.word	0x08013f5c
 80018dc:	2000088c 	.word	0x2000088c
 80018e0:	08013f6c 	.word	0x08013f6c
 80018e4:	08013fa8 	.word	0x08013fa8
 80018e8:	08013fd8 	.word	0x08013fd8

080018ec <SPI3_IRQHandler>:
  * @brief  SPI3 line detection callback.
  * @param  None
  * @retval None
  */
void SPI3_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <SPI3_IRQHandler+0x10>)
 80018f2:	f004 fe05 	bl	8006500 <HAL_SPI_IRQHandler>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000d50 	.word	0x20000d50

08001900 <MQTTTask>:

void MQTTTask(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b09e      	sub	sp, #120	; 0x78
 8001904:	af00      	add	r7, sp, #0
	const uint32_t ulMaxPublishCount = 5UL;
 8001906:	2305      	movs	r3, #5
 8001908:	677b      	str	r3, [r7, #116]	; 0x74
	NetworkContext_t xNetworkContext = { 0 };
 800190a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
	TransportStatus_t xNetworkStatus;
	float ftemp;
	char payLoad[16];
	/* Attempt to connect to the MQTT broker. The socket is returned in
	* the network context structure. */
	xNetworkStatus = prvConnectToServer( &xNetworkContext );
 8001914:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001918:	4618      	mov	r0, r3
 800191a:	f000 f8d9 	bl	8001ad0 <prvConnectToServer>
 800191e:	4603      	mov	r3, r0
 8001920:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	configASSERT( xNetworkStatus == PLAINTEXT_TRANSPORT_SUCCESS );
 8001924:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001928:	2b01      	cmp	r3, #1
 800192a:	d00a      	beq.n	8001942 <MQTTTask+0x42>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800192c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001930:	f383 8811 	msr	BASEPRI, r3
 8001934:	f3bf 8f6f 	isb	sy
 8001938:	f3bf 8f4f 	dsb	sy
 800193c:	66fb      	str	r3, [r7, #108]	; 0x6c
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800193e:	bf00      	nop
 8001940:	e7fe      	b.n	8001940 <MQTTTask+0x40>
	//LOG(("Trying to create an MQTT connection\n"));
	prvCreateMQTTConnectionWithBroker( &xMQTTContext, &xNetworkContext );
 8001942:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001946:	f107 0314 	add.w	r3, r7, #20
 800194a:	4611      	mov	r1, r2
 800194c:	4618      	mov	r0, r3
 800194e:	f000 f909 	bl	8001b64 <prvCreateMQTTConnectionWithBroker>
	prvMQTTSubscribeToTopic(&xMQTTContext, pcTempTopic);
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	4907      	ldr	r1, [pc, #28]	; (8001974 <MQTTTask+0x74>)
 8001958:	4618      	mov	r0, r3
 800195a:	f000 f97f 	bl	8001c5c <prvMQTTSubscribeToTopic>
	for( ; ; )
	{
		/* Publicar cada 5 segundos */
		osDelay(7000);
 800195e:	f641 3058 	movw	r0, #7000	; 0x1b58
 8001962:	f00c f8a6 	bl	800dab2 <osDelay>
		MQTT_ProcessLoop(&xMQTTContext);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4618      	mov	r0, r3
 800196c:	f009 ffa5 	bl	800b8ba <MQTT_ProcessLoop>
		osDelay(7000);
 8001970:	e7f5      	b.n	800195e <MQTTTask+0x5e>
 8001972:	bf00      	nop
 8001974:	08014000 	.word	0x08014000

08001978 <sendAccel_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sendAccel_func */
void sendAccel_func(void *argument)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int16_t DataXYZ[3];
	int16_t *pDataXYZ = DataXYZ;
 8001980:	f107 0310 	add.w	r3, r7, #16
 8001984:	61fb      	str	r3, [r7, #28]
	uint32_t tick;
	uint32_t espacio_cola;
  /* Infinite loop */
	for(;;)
	{
		osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8001986:	f04f 32ff 	mov.w	r2, #4294967295
 800198a:	2100      	movs	r1, #0
 800198c:	2001      	movs	r0, #1
 800198e:	f00c f80f 	bl	800d9b0 <osThreadFlagsWait>
		BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8001992:	69f8      	ldr	r0, [r7, #28]
 8001994:	f006 fe1c 	bl	80085d0 <BSP_ACCELERO_AccGetXYZ>
		tick = osKernelGetTickCount();
 8001998:	f00b ff14 	bl	800d7c4 <osKernelGetTickCount>
 800199c:	4603      	mov	r3, r0
 800199e:	60fb      	str	r3, [r7, #12]
		//printf("Tick: %ld Eje x: %d Eje y: %d Eje z: %d \r\n", tick, DataXYZ[0], DataXYZ[1], DataXYZ[2]);
		//printf("Recogida datos\r\n");
		espacio_cola=osMessageQueueGetSpace(AceleroHandle);
 80019a0:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <sendAccel_func+0x60>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f00c f9d1 	bl	800dd4c <osMessageQueueGetSpace>
 80019aa:	61b8      	str	r0, [r7, #24]
		//if(espacio_cola!=0){
//		printf("Espacio en la cola: %d\r\n",espacio_cola);
		//}
		if (espacio_cola != 0){
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0e9      	beq.n	8001986 <sendAccel_func+0xe>
			osMessageQueuePut(AceleroHandle,&DataXYZ[2],0,pdMS_TO_TICKS(10));
 80019b2:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <sendAccel_func+0x60>)
 80019b4:	6818      	ldr	r0, [r3, #0]
 80019b6:	f107 0310 	add.w	r3, r7, #16
 80019ba:	1d19      	adds	r1, r3, #4
 80019bc:	230a      	movs	r3, #10
 80019be:	2200      	movs	r2, #0
 80019c0:	f00c f906 	bl	800dbd0 <osMessageQueuePut>
			osMessageQueuePut(AceleroHandle,&tick,0,pdMS_TO_TICKS(10));
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <sendAccel_func+0x60>)
 80019c6:	6818      	ldr	r0, [r3, #0]
 80019c8:	f107 010c 	add.w	r1, r7, #12
 80019cc:	230a      	movs	r3, #10
 80019ce:	2200      	movs	r2, #0
 80019d0:	f00c f8fe 	bl	800dbd0 <osMessageQueuePut>
		osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 80019d4:	e7d7      	b.n	8001986 <sendAccel_func+0xe>
 80019d6:	bf00      	nop
 80019d8:	20000888 	.word	0x20000888

080019dc <readAccel_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readAccel_func */
void readAccel_func(void *argument)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b0c6      	sub	sp, #280	; 0x118
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80019e6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80019ea:	6018      	str	r0, [r3, #0]
	uint16_t dato_cola;
	uint16_t datos_cola[128];
	/* Infinite loop */
	for(;;)
	{
		read_estado_flag=osThreadFlagsWait(0x00000001U, osFlagsWaitAny, pdMS_TO_TICKS(7000)); //Cada diez segundos
 80019ec:	f641 3258 	movw	r2, #7000	; 0x1b58
 80019f0:	2100      	movs	r1, #0
 80019f2:	2001      	movs	r0, #1
 80019f4:	f00b ffdc 	bl	800d9b0 <osThreadFlagsWait>
 80019f8:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
		//Cojo los datos:
		if(read_estado_flag == 0x00000001U){
 80019fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d103      	bne.n	8001a0c <readAccel_func+0x30>
			printf("Le he dado al boton\r\n");
 8001a04:	481d      	ldr	r0, [pc, #116]	; (8001a7c <readAccel_func+0xa0>)
 8001a06:	f010 f9e3 	bl	8011dd0 <puts>
 8001a0a:	e007      	b.n	8001a1c <readAccel_func+0x40>
		}
		else if(read_estado_flag == osErrorTimeout){
 8001a0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a10:	f113 0f02 	cmn.w	r3, #2
 8001a14:	d102      	bne.n	8001a1c <readAccel_func+0x40>
			printf("Ha saltado el timeout\r\n");
 8001a16:	481a      	ldr	r0, [pc, #104]	; (8001a80 <readAccel_func+0xa4>)
 8001a18:	f010 f9da 	bl	8011dd0 <puts>
		}
		if(osMessageQueueGetSpace(AceleroHandle)==0){
 8001a1c:	4b19      	ldr	r3, [pc, #100]	; (8001a84 <readAccel_func+0xa8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f00c f993 	bl	800dd4c <osMessageQueueGetSpace>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d120      	bne.n	8001a6e <readAccel_func+0x92>
			for(int i=0; i<128; i++){
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001a32:	e017      	b.n	8001a64 <readAccel_func+0x88>
				osMessageQueueGet(AceleroHandle, dato_cola, NULL, pdMS_TO_TICKS(10));
 8001a34:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <readAccel_func+0xa8>)
 8001a36:	6818      	ldr	r0, [r3, #0]
 8001a38:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	230a      	movs	r3, #10
 8001a40:	2200      	movs	r2, #0
 8001a42:	f00c f925 	bl	800dc90 <osMessageQueueGet>
				datos_cola[i]=dato_cola;
 8001a46:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a4a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001a4e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001a52:	f8b7 110e 	ldrh.w	r1, [r7, #270]	; 0x10e
 8001a56:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for(int i=0; i<128; i++){
 8001a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a5e:	3301      	adds	r3, #1
 8001a60:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a68:	2b7f      	cmp	r3, #127	; 0x7f
 8001a6a:	dde3      	ble.n	8001a34 <readAccel_func+0x58>
 8001a6c:	e7be      	b.n	80019ec <readAccel_func+0x10>
				//contador_cola = osMessageQueueGetCount(AceleroHandle);
			}
		}
		else{
			osMessageQueueReset(AceleroHandle);
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <readAccel_func+0xa8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f00c f99f 	bl	800ddb6 <osMessageQueueReset>
		read_estado_flag=osThreadFlagsWait(0x00000001U, osFlagsWaitAny, pdMS_TO_TICKS(7000)); //Cada diez segundos
 8001a78:	e7b8      	b.n	80019ec <readAccel_func+0x10>
 8001a7a:	bf00      	nop
 8001a7c:	0801401c 	.word	0x0801401c
 8001a80:	08014034 	.word	0x08014034
 8001a84:	20000888 	.word	0x20000888

08001a88 <wifiStartTask_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_wifiStartTask_function */
void wifiStartTask_function(void *argument)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN wifiStartTask_function */
  /* Infinite loop */
  wifi_connect();
 8001a90:	f7ff fee6 	bl	8001860 <wifi_connect>
  for(;;)
  {
	MQTTTask();
 8001a94:	f7ff ff34 	bl	8001900 <MQTTTask>
    osDelay(1);
 8001a98:	2001      	movs	r0, #1
 8001a9a:	f00c f80a 	bl	800dab2 <osDelay>
	MQTTTask();
 8001a9e:	e7f9      	b.n	8001a94 <wifiStartTask_function+0xc>

08001aa0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a04      	ldr	r2, [pc, #16]	; (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ab2:	f000 fe89 	bl	80027c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40001000 	.word	0x40001000

08001ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac8:	b672      	cpsid	i
}
 8001aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001acc:	e7fe      	b.n	8001acc <Error_Handler+0x8>
	...

08001ad0 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af02      	add	r7, sp, #8
 8001ad6:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	; (8001b50 <prvConnectToServer+0x80>)
 8001ada:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        printf("Create a TCP connection to %s:%d.\n",
 8001adc:	f240 725b 	movw	r2, #1883	; 0x75b
 8001ae0:	491c      	ldr	r1, [pc, #112]	; (8001b54 <prvConnectToServer+0x84>)
 8001ae2:	481d      	ldr	r0, [pc, #116]	; (8001b58 <prvConnectToServer+0x88>)
 8001ae4:	f010 f8ee 	bl	8011cc4 <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT);
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8001ae8:	f107 0308 	add.w	r3, r7, #8
 8001aec:	2200      	movs	r2, #0
 8001aee:	9201      	str	r2, [sp, #4]
 8001af0:	f240 725b 	movw	r2, #1883	; 0x75b
 8001af4:	9200      	str	r2, [sp, #0]
 8001af6:	4a19      	ldr	r2, [pc, #100]	; (8001b5c <prvConnectToServer+0x8c>)
 8001af8:	2100      	movs	r1, #0
 8001afa:	2000      	movs	r0, #0
 8001afc:	f008 fa26 	bl	8009f4c <WIFI_OpenClientConnection>
 8001b00:	4603      	mov	r3, r0
 8001b02:	73bb      	strb	r3, [r7, #14]
		if(ret!=WIFI_STATUS_OK) {
 8001b04:	7bbb      	ldrb	r3, [r7, #14]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d009      	beq.n	8001b1e <prvConnectToServer+0x4e>
			printf("Error in opening MQTT connection: %d\n",ret);
 8001b0a:	7bbb      	ldrb	r3, [r7, #14]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4814      	ldr	r0, [pc, #80]	; (8001b60 <prvConnectToServer+0x90>)
 8001b10:	f010 f8d8 	bl	8011cc4 <iprintf>
			osDelay(pdMS_TO_TICKS(10000));
 8001b14:	f242 7010 	movw	r0, #10000	; 0x2710
 8001b18:	f00b ffcb 	bl	800dab2 <osDelay>
 8001b1c:	e00f      	b.n	8001b3e <prvConnectToServer+0x6e>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3302      	adds	r3, #2
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f240 725b 	movw	r2, #1883	; 0x75b
 8001b38:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d1cb      	bne.n	8001adc <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 8001b44:	2301      	movs	r3, #1
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	5e5d795b 	.word	0x5e5d795b
 8001b54:	08014068 	.word	0x08014068
 8001b58:	0801407c 	.word	0x0801407c
 8001b5c:	080140a0 	.word	0x080140a0
 8001b60:	080140a8 	.word	0x080140a8

08001b64 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b094      	sub	sp, #80	; 0x50
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	7818      	ldrb	r0, [r3, #0]
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	2101      	movs	r1, #1
 8001b7a:	f00b fd6f 	bl	800d65c <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8001b7e:	f107 010c 	add.w	r1, r7, #12
 8001b82:	4b30      	ldr	r3, [pc, #192]	; (8001c44 <prvCreateMQTTConnectionWithBroker+0xe0>)
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <prvCreateMQTTConnectionWithBroker+0xe4>)
 8001b88:	4a30      	ldr	r2, [pc, #192]	; (8001c4c <prvCreateMQTTConnectionWithBroker+0xe8>)
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f009 fd4e 	bl	800b62c <MQTT_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 8001b96:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00a      	beq.n	8001bb4 <prvCreateMQTTConnectionWithBroker+0x50>
	__asm volatile
 8001b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba2:	f383 8811 	msr	BASEPRI, r3
 8001ba6:	f3bf 8f6f 	isb	sy
 8001baa:	f3bf 8f4f 	dsb	sy
 8001bae:	643b      	str	r3, [r7, #64]	; 0x40
}
 8001bb0:	bf00      	nop
 8001bb2:	e7fe      	b.n	8001bb2 <prvCreateMQTTConnectionWithBroker+0x4e>
    printf(("MQTT initialized\n"));
 8001bb4:	4826      	ldr	r0, [pc, #152]	; (8001c50 <prvCreateMQTTConnectionWithBroker+0xec>)
 8001bb6:	f010 f90b 	bl	8011dd0 <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8001bba:	f107 0320 	add.w	r3, r7, #32
 8001bbe:	221c      	movs	r2, #28
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f00f fa1d 	bl	8011002 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001bce:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001bd2:	231d      	movs	r3, #29
 8001bd4:	853b      	strh	r3, [r7, #40]	; 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f7fe faf8 	bl	80001d0 <strlen>
 8001be0:	4603      	mov	r3, r0
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	863b      	strh	r3, [r7, #48]	; 0x30
    xConnectInfo.pPassword=mqttPass;
 8001be6:	2300      	movs	r3, #0
 8001be8:	637b      	str	r3, [r7, #52]	; 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7fe faf0 	bl	80001d0 <strlen>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	873b      	strh	r3, [r7, #56]	; 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 8001bf6:	233c      	movs	r3, #60	; 0x3c
 8001bf8:	847b      	strh	r3, [r7, #34]	; 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 8001bfa:	f107 0120 	add.w	r1, r7, #32
 8001bfe:	f107 031f 	add.w	r3, r7, #31
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c08:	2200      	movs	r2, #0
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f009 fd63 	bl	800b6d6 <MQTT_Connect>
 8001c10:	4603      	mov	r3, r0
 8001c12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001c16:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00a      	beq.n	8001c34 <prvCreateMQTTConnectionWithBroker+0xd0>
	__asm volatile
 8001c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c22:	f383 8811 	msr	BASEPRI, r3
 8001c26:	f3bf 8f6f 	isb	sy
 8001c2a:	f3bf 8f4f 	dsb	sy
 8001c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
}
 8001c30:	bf00      	nop
 8001c32:	e7fe      	b.n	8001c32 <prvCreateMQTTConnectionWithBroker+0xce>
    printf(("MQTT connected to broker\n"));
 8001c34:	4808      	ldr	r0, [pc, #32]	; (8001c58 <prvCreateMQTTConnectionWithBroker+0xf4>)
 8001c36:	f010 f8cb 	bl	8011dd0 <puts>

}
 8001c3a:	bf00      	nop
 8001c3c:	3748      	adds	r7, #72	; 0x48
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000000 	.word	0x20000000
 8001c48:	08001e0d 	.word	0x08001e0d
 8001c4c:	08001ddd 	.word	0x08001ddd
 8001c50:	080140d0 	.word	0x080140d0
 8001c54:	080140e4 	.word	0x080140e4
 8001c58:	08014104 	.word	0x08014104

08001c5c <prvMQTTSubscribeToTopic>:
    if(xResult==MQTTSuccess) printf(("Published to topic %s: %s\n",topic,payload));
    //configASSERT( xResult == MQTTSuccess );
}

void prvMQTTSubscribeToTopic( MQTTContext_t * pxMQTTContext, char * topic )
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult = MQTTSuccess;
 8001c66:	2300      	movs	r3, #0
 8001c68:	75fb      	strb	r3, [r7, #23]
    MQTTSubscribeInfo_t xMQTTSubscription[ TOPIC_COUNT ];
    bool xFailedSubscribeToTopic = false;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	75bb      	strb	r3, [r7, #22]

    /* Some fields not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTSubscription, 0x00, sizeof( xMQTTSubscription ) );
 8001c6e:	f107 0308 	add.w	r3, r7, #8
 8001c72:	220c      	movs	r2, #12
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f00f f9c3 	bl	8011002 <memset>

    /* Each packet requires a unique ID. */
    usSubscribePacketIdentifier = MQTT_GetPacketId( pxMQTTContext );
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f009 fe3c 	bl	800b8fa <MQTT_GetPacketId>
 8001c82:	4603      	mov	r3, r0
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b1e      	ldr	r3, [pc, #120]	; (8001d00 <prvMQTTSubscribeToTopic+0xa4>)
 8001c88:	801a      	strh	r2, [r3, #0]

    /* Subscribe to the pcExampleTopic topic filter. This example subscribes
     * to only one topic and uses QoS0. */
    xMQTTSubscription[ 0 ].qos = MQTTQoS0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	723b      	strb	r3, [r7, #8]
    xMQTTSubscription[ 0 ].pTopicFilter = topic;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
    xMQTTSubscription[ 0 ].topicFilterLength = strlen( topic );
 8001c92:	6838      	ldr	r0, [r7, #0]
 8001c94:	f7fe fa9c 	bl	80001d0 <strlen>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	823b      	strh	r3, [r7, #16]
    do
    {
        /* The client is already connected to the broker. Subscribe to the topic
         * as specified in pcExampleTopic by sending a subscribe packet then
         * waiting for a subscribe acknowledgment (SUBACK). */
        xResult = MQTT_Subscribe( pxMQTTContext,
 8001c9e:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <prvMQTTSubscribeToTopic+0xa4>)
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	f107 0108 	add.w	r1, r7, #8
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f009 fd8c 	bl	800b7c6 <MQTT_Subscribe>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	75fb      	strb	r3, [r7, #23]
                                  xMQTTSubscription,
                                  1, /* Only subscribing to one topic. */
                                  usSubscribePacketIdentifier );
        if(xResult==MQTTSuccess) printf("Subscription to %s, result: %d, success\n",topic,xResult);
 8001cb2:	7dfb      	ldrb	r3, [r7, #23]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d106      	bne.n	8001cc6 <prvMQTTSubscribeToTopic+0x6a>
 8001cb8:	7dfb      	ldrb	r3, [r7, #23]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	6839      	ldr	r1, [r7, #0]
 8001cbe:	4811      	ldr	r0, [pc, #68]	; (8001d04 <prvMQTTSubscribeToTopic+0xa8>)
 8001cc0:	f010 f800 	bl	8011cc4 <iprintf>
 8001cc4:	e005      	b.n	8001cd2 <prvMQTTSubscribeToTopic+0x76>
        else printf("Subscription to %s, result: %d, failed\n",topic,xResult);
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	6839      	ldr	r1, [r7, #0]
 8001ccc:	480e      	ldr	r0, [pc, #56]	; (8001d08 <prvMQTTSubscribeToTopic+0xac>)
 8001cce:	f00f fff9 	bl	8011cc4 <iprintf>
         * packet.  This demo uses the generic packet processing function
         * everywhere to highlight this fact. Note there is a separate demo that
         * shows how to use coreMQTT in a thread safe way – in which case the
         * MQTT protocol runs in the background and this call is not required. */
        /* For version 1.1.0: xResult = MQTT_ProcessLoop( pxMQTTContext, 1000 ); */
        xResult = MQTT_ProcessLoop( pxMQTTContext );
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f009 fdf1 	bl	800b8ba <MQTT_ProcessLoop>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	75fb      	strb	r3, [r7, #23]
        //configASSERT( xResult == MQTTSuccess );

        /* Reset flag before checking suback responses. */
        xFailedSubscribeToTopic = false;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	75bb      	strb	r3, [r7, #22]
         * #xTopicFilterContext is updated in the event callback (shown in a
         * code block below) to reflect the status of the SUBACK sent by the
         * broker. It represents either the QoS level granted by the server upon
         * subscription, or acknowledgment of server rejection of the
         * subscription request. */
        if( xTopicFilterContext[0].xSubAckStatus == MQTTSubAckFailure )
 8001ce0:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <prvMQTTSubscribeToTopic+0xb0>)
 8001ce2:	791b      	ldrb	r3, [r3, #4]
 8001ce4:	2b80      	cmp	r3, #128	; 0x80
 8001ce6:	d102      	bne.n	8001cee <prvMQTTSubscribeToTopic+0x92>
        {
            xFailedSubscribeToTopic = true;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	75bb      	strb	r3, [r7, #22]
            break;
 8001cec:	e003      	b.n	8001cf6 <prvMQTTSubscribeToTopic+0x9a>
        }

    } while( xFailedSubscribeToTopic == true  );
 8001cee:	7dbb      	ldrb	r3, [r7, #22]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1d4      	bne.n	8001c9e <prvMQTTSubscribeToTopic+0x42>
}
 8001cf4:	bf00      	nop
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000c78 	.word	0x20000c78
 8001d04:	08014120 	.word	0x08014120
 8001d08:	0801414c 	.word	0x0801414c
 8001d0c:	20000008 	.word	0x20000008

08001d10 <prvMQTTProcessIncomingPublish>:

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b0c2      	sub	sp, #264	; 0x108
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d1e:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8001d20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68d9      	ldr	r1, [r3, #12]
 8001d2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	2b7f      	cmp	r3, #127	; 0x7f
 8001d3a:	bf28      	it	cs
 8001d3c:	237f      	movcs	r3, #127	; 0x7f
 8001d3e:	461a      	mov	r2, r3
 8001d40:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001d44:	4618      	mov	r0, r3
 8001d46:	f00f f934 	bl	8010fb2 <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 8001d4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d4e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	bf28      	it	cs
 8001d5e:	4613      	movcs	r3, r2
 8001d60:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001d64:	443b      	add	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 8001d6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6859      	ldr	r1, [r3, #4]
 8001d78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d7c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	891b      	ldrh	r3, [r3, #8]
 8001d84:	2b7f      	cmp	r3, #127	; 0x7f
 8001d86:	bf28      	it	cs
 8001d88:	237f      	movcs	r3, #127	; 0x7f
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	f107 0308 	add.w	r3, r7, #8
 8001d92:	4618      	mov	r0, r3
 8001d94:	f00f f90d 	bl	8010fb2 <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 8001d98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	891b      	ldrh	r3, [r3, #8]
 8001da4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001da8:	4293      	cmp	r3, r2
 8001daa:	bf28      	it	cs
 8001dac:	4613      	movcs	r3, r2
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	461a      	mov	r2, r3
 8001db2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001db6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001dba:	2100      	movs	r1, #0
 8001dbc:	5499      	strb	r1, [r3, r2]

	printf("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1);
 8001dbe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4803      	ldr	r0, [pc, #12]	; (8001dd8 <prvMQTTProcessIncomingPublish+0xc8>)
 8001dca:	f00f ff7b 	bl	8011cc4 <iprintf>
  // Actuar localmente sobre los LEDs o alguna otra cosa
	/*if(buffer1[0]=='1') BSP_LED_On(LED2);
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
	*/

}
 8001dce:	bf00      	nop
 8001dd0:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	08014174 	.word	0x08014174

08001ddc <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8001de2:	2300      	movs	r3, #0
 8001de4:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 8001dea:	f00d f9c1 	bl	800f170 <xTaskGetTickCount>
 8001dee:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <prvGetTimeMs+0x2c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 8001dfe:	683b      	ldr	r3, [r7, #0]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20000c7c 	.word	0x20000c7c

08001e0c <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e20:	2b30      	cmp	r3, #48	; 0x30
 8001e22:	d104      	bne.n	8001e2e <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff71 	bl	8001d10 <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e3e:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e42:	4a10      	ldr	r2, [pc, #64]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e44:	f043 0301 	orr.w	r3, r3, #1
 8001e48:	6613      	str	r3, [r2, #96]	; 0x60
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5a:	4a0a      	ldr	r2, [pc, #40]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e60:	6593      	str	r3, [r2, #88]	; 0x58
 8001e62:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e6a:	603b      	str	r3, [r7, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	210f      	movs	r1, #15
 8001e72:	f06f 0001 	mvn.w	r0, #1
 8001e76:	f000 fdc7 	bl	8002a08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40021000 	.word	0x40021000

08001e88 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0ac      	sub	sp, #176	; 0xb0
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2288      	movs	r2, #136	; 0x88
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f00f f8aa 	bl	8011002 <memset>
  if(DFSDM1_Init == 0)
 8001eae:	4b25      	ldr	r3, [pc, #148]	; (8001f44 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d142      	bne.n	8001f3c <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001eb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eba:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ec2:	f107 0314 	add.w	r3, r7, #20
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f003 f852 	bl	8004f70 <HAL_RCCEx_PeriphCLKConfig>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001ed2:	f7ff fdf7 	bl	8001ac4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001ed6:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eda:	4a1b      	ldr	r2, [pc, #108]	; (8001f48 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001edc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ee0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ee2:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ee6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eee:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	4a15      	ldr	r2, [pc, #84]	; (8001f48 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ef4:	f043 0310 	orr.w	r3, r3, #16
 8001ef8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001efa:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efe:	f003 0310 	and.w	r3, r3, #16
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001f06:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001f0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001f20:	2306      	movs	r3, #6
 8001f22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f26:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4807      	ldr	r0, [pc, #28]	; (8001f4c <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001f2e:	f000 fef1 	bl	8002d14 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001f32:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	3301      	adds	r3, #1
 8001f38:	4a02      	ldr	r2, [pc, #8]	; (8001f44 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001f3a:	6013      	str	r3, [r2, #0]
  }

}
 8001f3c:	bf00      	nop
 8001f3e:	37b0      	adds	r7, #176	; 0xb0
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000c80 	.word	0x20000c80
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	48001000 	.word	0x48001000

08001f50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b0ac      	sub	sp, #176	; 0xb0
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	2288      	movs	r2, #136	; 0x88
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f00f f846 	bl	8011002 <memset>
  if(hi2c->Instance==I2C2)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a21      	ldr	r2, [pc, #132]	; (8002000 <HAL_I2C_MspInit+0xb0>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d13b      	bne.n	8001ff8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001f84:	2300      	movs	r3, #0
 8001f86:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f002 ffef 	bl	8004f70 <HAL_RCCEx_PeriphCLKConfig>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001f98:	f7ff fd94 	bl	8001ac4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9c:	4b19      	ldr	r3, [pc, #100]	; (8002004 <HAL_I2C_MspInit+0xb4>)
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa0:	4a18      	ldr	r2, [pc, #96]	; (8002004 <HAL_I2C_MspInit+0xb4>)
 8001fa2:	f043 0302 	orr.w	r3, r3, #2
 8001fa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fa8:	4b16      	ldr	r3, [pc, #88]	; (8002004 <HAL_I2C_MspInit+0xb4>)
 8001faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	613b      	str	r3, [r7, #16]
 8001fb2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001fb4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001fb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fbc:	2312      	movs	r3, #18
 8001fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001fce:	2304      	movs	r3, #4
 8001fd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001fd8:	4619      	mov	r1, r3
 8001fda:	480b      	ldr	r0, [pc, #44]	; (8002008 <HAL_I2C_MspInit+0xb8>)
 8001fdc:	f000 fe9a 	bl	8002d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <HAL_I2C_MspInit+0xb4>)
 8001fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe4:	4a07      	ldr	r2, [pc, #28]	; (8002004 <HAL_I2C_MspInit+0xb4>)
 8001fe6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fea:	6593      	str	r3, [r2, #88]	; 0x58
 8001fec:	4b05      	ldr	r3, [pc, #20]	; (8002004 <HAL_I2C_MspInit+0xb4>)
 8001fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ff8:	bf00      	nop
 8001ffa:	37b0      	adds	r7, #176	; 0xb0
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40005800 	.word	0x40005800
 8002004:	40021000 	.word	0x40021000
 8002008:	48000400 	.word	0x48000400

0800200c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0b      	ldr	r2, [pc, #44]	; (8002048 <HAL_I2C_MspDeInit+0x3c>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d10f      	bne.n	800203e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800201e:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_I2C_MspDeInit+0x40>)
 8002020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002022:	4a0a      	ldr	r2, [pc, #40]	; (800204c <HAL_I2C_MspDeInit+0x40>)
 8002024:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002028:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 800202a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800202e:	4808      	ldr	r0, [pc, #32]	; (8002050 <HAL_I2C_MspDeInit+0x44>)
 8002030:	f001 f81a 	bl	8003068 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8002034:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002038:	4805      	ldr	r0, [pc, #20]	; (8002050 <HAL_I2C_MspDeInit+0x44>)
 800203a:	f001 f815 	bl	8003068 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40005800 	.word	0x40005800
 800204c:	40021000 	.word	0x40021000
 8002050:	48000400 	.word	0x48000400

08002054 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	; 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a17      	ldr	r2, [pc, #92]	; (80020d0 <HAL_QSPI_MspInit+0x7c>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d128      	bne.n	80020c8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002076:	4b17      	ldr	r3, [pc, #92]	; (80020d4 <HAL_QSPI_MspInit+0x80>)
 8002078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800207a:	4a16      	ldr	r2, [pc, #88]	; (80020d4 <HAL_QSPI_MspInit+0x80>)
 800207c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002080:	6513      	str	r3, [r2, #80]	; 0x50
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <HAL_QSPI_MspInit+0x80>)
 8002084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800208e:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <HAL_QSPI_MspInit+0x80>)
 8002090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002092:	4a10      	ldr	r2, [pc, #64]	; (80020d4 <HAL_QSPI_MspInit+0x80>)
 8002094:	f043 0310 	orr.w	r3, r3, #16
 8002098:	64d3      	str	r3, [r2, #76]	; 0x4c
 800209a:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <HAL_QSPI_MspInit+0x80>)
 800209c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800209e:	f003 0310 	and.w	r3, r3, #16
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80020a6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80020aa:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b4:	2303      	movs	r3, #3
 80020b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80020b8:	230a      	movs	r3, #10
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4619      	mov	r1, r3
 80020c2:	4805      	ldr	r0, [pc, #20]	; (80020d8 <HAL_QSPI_MspInit+0x84>)
 80020c4:	f000 fe26 	bl	8002d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80020c8:	bf00      	nop
 80020ca:	3728      	adds	r7, #40	; 0x28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	a0001000 	.word	0xa0001000
 80020d4:	40021000 	.word	0x40021000
 80020d8:	48001000 	.word	0x48001000

080020dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	; 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a1b      	ldr	r2, [pc, #108]	; (8002168 <HAL_SPI_MspInit+0x8c>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d130      	bne.n	8002160 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80020fe:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_SPI_MspInit+0x90>)
 8002100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002102:	4a1a      	ldr	r2, [pc, #104]	; (800216c <HAL_SPI_MspInit+0x90>)
 8002104:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002108:	6593      	str	r3, [r2, #88]	; 0x58
 800210a:	4b18      	ldr	r3, [pc, #96]	; (800216c <HAL_SPI_MspInit+0x90>)
 800210c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002116:	4b15      	ldr	r3, [pc, #84]	; (800216c <HAL_SPI_MspInit+0x90>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211a:	4a14      	ldr	r2, [pc, #80]	; (800216c <HAL_SPI_MspInit+0x90>)
 800211c:	f043 0304 	orr.w	r3, r3, #4
 8002120:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002122:	4b12      	ldr	r3, [pc, #72]	; (800216c <HAL_SPI_MspInit+0x90>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002126:	f003 0304 	and.w	r3, r3, #4
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800212e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213c:	2303      	movs	r3, #3
 800213e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002140:	2306      	movs	r3, #6
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	4619      	mov	r1, r3
 800214a:	4809      	ldr	r0, [pc, #36]	; (8002170 <HAL_SPI_MspInit+0x94>)
 800214c:	f000 fde2 	bl	8002d14 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002150:	2200      	movs	r2, #0
 8002152:	2105      	movs	r1, #5
 8002154:	2033      	movs	r0, #51	; 0x33
 8002156:	f000 fc57 	bl	8002a08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800215a:	2033      	movs	r0, #51	; 0x33
 800215c:	f000 fc70 	bl	8002a40 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002160:	bf00      	nop
 8002162:	3728      	adds	r7, #40	; 0x28
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40003c00 	.word	0x40003c00
 800216c:	40021000 	.word	0x40021000
 8002170:	48000800 	.word	0x48000800

08002174 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <HAL_SPI_MspDeInit+0x38>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d10d      	bne.n	80021a2 <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8002186:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <HAL_SPI_MspDeInit+0x3c>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	4a09      	ldr	r2, [pc, #36]	; (80021b0 <HAL_SPI_MspDeInit+0x3c>)
 800218c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002190:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8002192:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002196:	4807      	ldr	r0, [pc, #28]	; (80021b4 <HAL_SPI_MspDeInit+0x40>)
 8002198:	f000 ff66 	bl	8003068 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 800219c:	2033      	movs	r0, #51	; 0x33
 800219e:	f000 fc5d 	bl	8002a5c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40003c00 	.word	0x40003c00
 80021b0:	40021000 	.word	0x40021000
 80021b4:	48000800 	.word	0x48000800

080021b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b0ae      	sub	sp, #184	; 0xb8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021d0:	f107 031c 	add.w	r3, r7, #28
 80021d4:	2288      	movs	r2, #136	; 0x88
 80021d6:	2100      	movs	r1, #0
 80021d8:	4618      	mov	r0, r3
 80021da:	f00e ff12 	bl	8011002 <memset>
  if(huart->Instance==USART1)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a42      	ldr	r2, [pc, #264]	; (80022ec <HAL_UART_MspInit+0x134>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d13b      	bne.n	8002260 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021e8:	2301      	movs	r3, #1
 80021ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021ec:	2300      	movs	r3, #0
 80021ee:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	4618      	mov	r0, r3
 80021f6:	f002 febb 	bl	8004f70 <HAL_RCCEx_PeriphCLKConfig>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002200:	f7ff fc60 	bl	8001ac4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002204:	4b3a      	ldr	r3, [pc, #232]	; (80022f0 <HAL_UART_MspInit+0x138>)
 8002206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002208:	4a39      	ldr	r2, [pc, #228]	; (80022f0 <HAL_UART_MspInit+0x138>)
 800220a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800220e:	6613      	str	r3, [r2, #96]	; 0x60
 8002210:	4b37      	ldr	r3, [pc, #220]	; (80022f0 <HAL_UART_MspInit+0x138>)
 8002212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002218:	61bb      	str	r3, [r7, #24]
 800221a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	4b34      	ldr	r3, [pc, #208]	; (80022f0 <HAL_UART_MspInit+0x138>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002220:	4a33      	ldr	r2, [pc, #204]	; (80022f0 <HAL_UART_MspInit+0x138>)
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002228:	4b31      	ldr	r3, [pc, #196]	; (80022f0 <HAL_UART_MspInit+0x138>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002234:	23c0      	movs	r3, #192	; 0xc0
 8002236:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002246:	2303      	movs	r3, #3
 8002248:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800224c:	2307      	movs	r3, #7
 800224e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002252:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002256:	4619      	mov	r1, r3
 8002258:	4826      	ldr	r0, [pc, #152]	; (80022f4 <HAL_UART_MspInit+0x13c>)
 800225a:	f000 fd5b 	bl	8002d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800225e:	e040      	b.n	80022e2 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <HAL_UART_MspInit+0x140>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d13b      	bne.n	80022e2 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800226a:	2304      	movs	r3, #4
 800226c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800226e:	2300      	movs	r3, #0
 8002270:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002272:	f107 031c 	add.w	r3, r7, #28
 8002276:	4618      	mov	r0, r3
 8002278:	f002 fe7a 	bl	8004f70 <HAL_RCCEx_PeriphCLKConfig>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8002282:	f7ff fc1f 	bl	8001ac4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002286:	4b1a      	ldr	r3, [pc, #104]	; (80022f0 <HAL_UART_MspInit+0x138>)
 8002288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228a:	4a19      	ldr	r2, [pc, #100]	; (80022f0 <HAL_UART_MspInit+0x138>)
 800228c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002290:	6593      	str	r3, [r2, #88]	; 0x58
 8002292:	4b17      	ldr	r3, [pc, #92]	; (80022f0 <HAL_UART_MspInit+0x138>)
 8002294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002296:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800229a:	613b      	str	r3, [r7, #16]
 800229c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800229e:	4b14      	ldr	r3, [pc, #80]	; (80022f0 <HAL_UART_MspInit+0x138>)
 80022a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022a2:	4a13      	ldr	r2, [pc, #76]	; (80022f0 <HAL_UART_MspInit+0x138>)
 80022a4:	f043 0308 	orr.w	r3, r3, #8
 80022a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022aa:	4b11      	ldr	r3, [pc, #68]	; (80022f0 <HAL_UART_MspInit+0x138>)
 80022ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80022b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022d0:	2307      	movs	r3, #7
 80022d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022da:	4619      	mov	r1, r3
 80022dc:	4807      	ldr	r0, [pc, #28]	; (80022fc <HAL_UART_MspInit+0x144>)
 80022de:	f000 fd19 	bl	8002d14 <HAL_GPIO_Init>
}
 80022e2:	bf00      	nop
 80022e4:	37b8      	adds	r7, #184	; 0xb8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40013800 	.word	0x40013800
 80022f0:	40021000 	.word	0x40021000
 80022f4:	48000400 	.word	0x48000400
 80022f8:	40004800 	.word	0x40004800
 80022fc:	48000c00 	.word	0x48000c00

08002300 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b0ac      	sub	sp, #176	; 0xb0
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002318:	f107 0314 	add.w	r3, r7, #20
 800231c:	2288      	movs	r2, #136	; 0x88
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f00e fe6e 	bl	8011002 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800232e:	d17c      	bne.n	800242a <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002334:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002336:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800233a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800233e:	2301      	movs	r3, #1
 8002340:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002342:	2301      	movs	r3, #1
 8002344:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002346:	2318      	movs	r3, #24
 8002348:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800234a:	2307      	movs	r3, #7
 800234c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800234e:	2302      	movs	r3, #2
 8002350:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002352:	2302      	movs	r3, #2
 8002354:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002356:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800235a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	4618      	mov	r0, r3
 8002362:	f002 fe05 	bl	8004f70 <HAL_RCCEx_PeriphCLKConfig>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800236c:	f7ff fbaa 	bl	8001ac4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002370:	4b30      	ldr	r3, [pc, #192]	; (8002434 <HAL_PCD_MspInit+0x134>)
 8002372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002374:	4a2f      	ldr	r2, [pc, #188]	; (8002434 <HAL_PCD_MspInit+0x134>)
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800237c:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <HAL_PCD_MspInit+0x134>)
 800237e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002388:	f44f 7300 	mov.w	r3, #512	; 0x200
 800238c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002390:	2300      	movs	r3, #0
 8002392:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800239c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023a0:	4619      	mov	r1, r3
 80023a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a6:	f000 fcb5 	bl	8002d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80023aa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80023ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b2:	2302      	movs	r3, #2
 80023b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023c4:	230a      	movs	r3, #10
 80023c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023ce:	4619      	mov	r1, r3
 80023d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023d4:	f000 fc9e 	bl	8002d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <HAL_PCD_MspInit+0x134>)
 80023da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023dc:	4a15      	ldr	r2, [pc, #84]	; (8002434 <HAL_PCD_MspInit+0x134>)
 80023de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e4:	4b13      	ldr	r3, [pc, #76]	; (8002434 <HAL_PCD_MspInit+0x134>)
 80023e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023f0:	4b10      	ldr	r3, [pc, #64]	; (8002434 <HAL_PCD_MspInit+0x134>)
 80023f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d114      	bne.n	8002426 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fc:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <HAL_PCD_MspInit+0x134>)
 80023fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002400:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <HAL_PCD_MspInit+0x134>)
 8002402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002406:	6593      	str	r3, [r2, #88]	; 0x58
 8002408:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <HAL_PCD_MspInit+0x134>)
 800240a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002414:	f001 fec0 	bl	8004198 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002418:	4b06      	ldr	r3, [pc, #24]	; (8002434 <HAL_PCD_MspInit+0x134>)
 800241a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241c:	4a05      	ldr	r2, [pc, #20]	; (8002434 <HAL_PCD_MspInit+0x134>)
 800241e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002422:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002424:	e001      	b.n	800242a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8002426:	f001 feb7 	bl	8004198 <HAL_PWREx_EnableVddUSB>
}
 800242a:	bf00      	nop
 800242c:	37b0      	adds	r7, #176	; 0xb0
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000

08002438 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002446:	4b34      	ldr	r3, [pc, #208]	; (8002518 <HAL_InitTick+0xe0>)
 8002448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800244a:	4a33      	ldr	r2, [pc, #204]	; (8002518 <HAL_InitTick+0xe0>)
 800244c:	f043 0310 	orr.w	r3, r3, #16
 8002450:	6593      	str	r3, [r2, #88]	; 0x58
 8002452:	4b31      	ldr	r3, [pc, #196]	; (8002518 <HAL_InitTick+0xe0>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800245e:	f107 0210 	add.w	r2, r7, #16
 8002462:	f107 0314 	add.w	r3, r7, #20
 8002466:	4611      	mov	r1, r2
 8002468:	4618      	mov	r0, r3
 800246a:	f002 fcef 	bl	8004e4c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002474:	2b00      	cmp	r3, #0
 8002476:	d103      	bne.n	8002480 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002478:	f002 fcbc 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 800247c:	6378      	str	r0, [r7, #52]	; 0x34
 800247e:	e004      	b.n	800248a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002480:	f002 fcb8 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 8002484:	4603      	mov	r3, r0
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800248a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800248c:	4a23      	ldr	r2, [pc, #140]	; (800251c <HAL_InitTick+0xe4>)
 800248e:	fba2 2303 	umull	r2, r3, r2, r3
 8002492:	0c9b      	lsrs	r3, r3, #18
 8002494:	3b01      	subs	r3, #1
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002498:	4b21      	ldr	r3, [pc, #132]	; (8002520 <HAL_InitTick+0xe8>)
 800249a:	4a22      	ldr	r2, [pc, #136]	; (8002524 <HAL_InitTick+0xec>)
 800249c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800249e:	4b20      	ldr	r3, [pc, #128]	; (8002520 <HAL_InitTick+0xe8>)
 80024a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024a4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80024a6:	4a1e      	ldr	r2, [pc, #120]	; (8002520 <HAL_InitTick+0xe8>)
 80024a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024aa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80024ac:	4b1c      	ldr	r3, [pc, #112]	; (8002520 <HAL_InitTick+0xe8>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <HAL_InitTick+0xe8>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b8:	4b19      	ldr	r3, [pc, #100]	; (8002520 <HAL_InitTick+0xe8>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80024be:	4818      	ldr	r0, [pc, #96]	; (8002520 <HAL_InitTick+0xe8>)
 80024c0:	f004 fd4f 	bl	8006f62 <HAL_TIM_Base_Init>
 80024c4:	4603      	mov	r3, r0
 80024c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80024ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d11b      	bne.n	800250a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80024d2:	4813      	ldr	r0, [pc, #76]	; (8002520 <HAL_InitTick+0xe8>)
 80024d4:	f004 fda6 	bl	8007024 <HAL_TIM_Base_Start_IT>
 80024d8:	4603      	mov	r3, r0
 80024da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80024de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d111      	bne.n	800250a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024e6:	2036      	movs	r0, #54	; 0x36
 80024e8:	f000 faaa 	bl	8002a40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b0f      	cmp	r3, #15
 80024f0:	d808      	bhi.n	8002504 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80024f2:	2200      	movs	r2, #0
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	2036      	movs	r0, #54	; 0x36
 80024f8:	f000 fa86 	bl	8002a08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024fc:	4a0a      	ldr	r2, [pc, #40]	; (8002528 <HAL_InitTick+0xf0>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	e002      	b.n	800250a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800250a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800250e:	4618      	mov	r0, r3
 8002510:	3738      	adds	r7, #56	; 0x38
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40021000 	.word	0x40021000
 800251c:	431bde83 	.word	0x431bde83
 8002520:	20000c84 	.word	0x20000c84
 8002524:	40001000 	.word	0x40001000
 8002528:	20000014 	.word	0x20000014

0800252c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002530:	e7fe      	b.n	8002530 <NMI_Handler+0x4>

08002532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002532:	b480      	push	{r7}
 8002534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002536:	e7fe      	b.n	8002536 <HardFault_Handler+0x4>

08002538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800253c:	e7fe      	b.n	800253c <MemManage_Handler+0x4>

0800253e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002542:	e7fe      	b.n	8002542 <BusFault_Handler+0x4>

08002544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002548:	e7fe      	b.n	8002548 <UsageFault_Handler+0x4>

0800254a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800254a:	b480      	push	{r7}
 800254c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 800255c:	2002      	movs	r0, #2
 800255e:	f000 fea7 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}

08002566 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800256a:	2020      	movs	r0, #32
 800256c:	f000 fea0 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002570:	2040      	movs	r0, #64	; 0x40
 8002572:	f000 fe9d 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002576:	2080      	movs	r0, #128	; 0x80
 8002578:	f000 fe9a 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800257c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002580:	f000 fe96 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}

08002588 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800258c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002590:	f000 fe8e 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002594:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002598:	f000 fe8a 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 800259c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80025a0:	f000 fe86 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80025a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80025a8:	f000 fe82 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80025ac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80025b0:	f000 fe7e 	bl	80032b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <TIM6_DAC_IRQHandler+0x10>)
 80025be:	f004 fda1 	bl	8007104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000c84 	.word	0x20000c84

080025cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
	return 1;
 80025d0:	2301      	movs	r3, #1
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <_kill>:

int _kill(int pid, int sig)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025e6:	f00e fb9f 	bl	8010d28 <__errno>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2216      	movs	r2, #22
 80025ee:	601a      	str	r2, [r3, #0]
	return -1;
 80025f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <_exit>:

void _exit (int status)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002604:	f04f 31ff 	mov.w	r1, #4294967295
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ffe7 	bl	80025dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800260e:	e7fe      	b.n	800260e <_exit+0x12>

08002610 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	e00a      	b.n	8002638 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002622:	f3af 8000 	nop.w
 8002626:	4601      	mov	r1, r0
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	1c5a      	adds	r2, r3, #1
 800262c:	60ba      	str	r2, [r7, #8]
 800262e:	b2ca      	uxtb	r2, r1
 8002630:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	3301      	adds	r3, #1
 8002636:	617b      	str	r3, [r7, #20]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	429a      	cmp	r2, r3
 800263e:	dbf0      	blt.n	8002622 <_read+0x12>
	}

return len;
 8002640:	687b      	ldr	r3, [r7, #4]
}
 8002642:	4618      	mov	r0, r3
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <_close>:
	}
	return len;
}

int _close(int file)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
	return -1;
 8002652:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002656:	4618      	mov	r0, r3
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002672:	605a      	str	r2, [r3, #4]
	return 0;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <_isatty>:

int _isatty(int file)
{
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
	return 1;
 800268a:	2301      	movs	r3, #1
}
 800268c:	4618      	mov	r0, r3
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
	return 0;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
	...

080026b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026bc:	4a14      	ldr	r2, [pc, #80]	; (8002710 <_sbrk+0x5c>)
 80026be:	4b15      	ldr	r3, [pc, #84]	; (8002714 <_sbrk+0x60>)
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026c8:	4b13      	ldr	r3, [pc, #76]	; (8002718 <_sbrk+0x64>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d102      	bne.n	80026d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026d0:	4b11      	ldr	r3, [pc, #68]	; (8002718 <_sbrk+0x64>)
 80026d2:	4a12      	ldr	r2, [pc, #72]	; (800271c <_sbrk+0x68>)
 80026d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026d6:	4b10      	ldr	r3, [pc, #64]	; (8002718 <_sbrk+0x64>)
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4413      	add	r3, r2
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d207      	bcs.n	80026f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026e4:	f00e fb20 	bl	8010d28 <__errno>
 80026e8:	4603      	mov	r3, r0
 80026ea:	220c      	movs	r2, #12
 80026ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ee:	f04f 33ff 	mov.w	r3, #4294967295
 80026f2:	e009      	b.n	8002708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026f4:	4b08      	ldr	r3, [pc, #32]	; (8002718 <_sbrk+0x64>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026fa:	4b07      	ldr	r3, [pc, #28]	; (8002718 <_sbrk+0x64>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	4a05      	ldr	r2, [pc, #20]	; (8002718 <_sbrk+0x64>)
 8002704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002706:	68fb      	ldr	r3, [r7, #12]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20018000 	.word	0x20018000
 8002714:	00000400 	.word	0x00000400
 8002718:	20000cd0 	.word	0x20000cd0
 800271c:	20003870 	.word	0x20003870

08002720 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002724:	4b06      	ldr	r3, [pc, #24]	; (8002740 <SystemInit+0x20>)
 8002726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800272a:	4a05      	ldr	r2, [pc, #20]	; (8002740 <SystemInit+0x20>)
 800272c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <Reset_Handler>:
 8002744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800277c <LoopForever+0x2>
 8002748:	f7ff ffea 	bl	8002720 <SystemInit>
 800274c:	480c      	ldr	r0, [pc, #48]	; (8002780 <LoopForever+0x6>)
 800274e:	490d      	ldr	r1, [pc, #52]	; (8002784 <LoopForever+0xa>)
 8002750:	4a0d      	ldr	r2, [pc, #52]	; (8002788 <LoopForever+0xe>)
 8002752:	2300      	movs	r3, #0
 8002754:	e002      	b.n	800275c <LoopCopyDataInit>

08002756 <CopyDataInit>:
 8002756:	58d4      	ldr	r4, [r2, r3]
 8002758:	50c4      	str	r4, [r0, r3]
 800275a:	3304      	adds	r3, #4

0800275c <LoopCopyDataInit>:
 800275c:	18c4      	adds	r4, r0, r3
 800275e:	428c      	cmp	r4, r1
 8002760:	d3f9      	bcc.n	8002756 <CopyDataInit>
 8002762:	4a0a      	ldr	r2, [pc, #40]	; (800278c <LoopForever+0x12>)
 8002764:	4c0a      	ldr	r4, [pc, #40]	; (8002790 <LoopForever+0x16>)
 8002766:	2300      	movs	r3, #0
 8002768:	e001      	b.n	800276e <LoopFillZerobss>

0800276a <FillZerobss>:
 800276a:	6013      	str	r3, [r2, #0]
 800276c:	3204      	adds	r2, #4

0800276e <LoopFillZerobss>:
 800276e:	42a2      	cmp	r2, r4
 8002770:	d3fb      	bcc.n	800276a <FillZerobss>
 8002772:	f00e fbe7 	bl	8010f44 <__libc_init_array>
 8002776:	f7fe fbc1 	bl	8000efc <main>

0800277a <LoopForever>:
 800277a:	e7fe      	b.n	800277a <LoopForever>
 800277c:	20018000 	.word	0x20018000
 8002780:	20000000 	.word	0x20000000
 8002784:	20000224 	.word	0x20000224
 8002788:	080159a0 	.word	0x080159a0
 800278c:	20000224 	.word	0x20000224
 8002790:	2000386c 	.word	0x2000386c

08002794 <ADC1_2_IRQHandler>:
 8002794:	e7fe      	b.n	8002794 <ADC1_2_IRQHandler>

08002796 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b082      	sub	sp, #8
 800279a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027a0:	2003      	movs	r0, #3
 80027a2:	f000 f926 	bl	80029f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027a6:	200f      	movs	r0, #15
 80027a8:	f7ff fe46 	bl	8002438 <HAL_InitTick>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d002      	beq.n	80027b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	71fb      	strb	r3, [r7, #7]
 80027b6:	e001      	b.n	80027bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027b8:	f7ff fb3e 	bl	8001e38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027bc:	79fb      	ldrb	r3, [r7, #7]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027cc:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <HAL_IncTick+0x20>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	461a      	mov	r2, r3
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_IncTick+0x24>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4413      	add	r3, r2
 80027d8:	4a04      	ldr	r2, [pc, #16]	; (80027ec <HAL_IncTick+0x24>)
 80027da:	6013      	str	r3, [r2, #0]
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000018 	.word	0x20000018
 80027ec:	20000cd4 	.word	0x20000cd4

080027f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return uwTick;
 80027f4:	4b03      	ldr	r3, [pc, #12]	; (8002804 <HAL_GetTick+0x14>)
 80027f6:	681b      	ldr	r3, [r3, #0]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	20000cd4 	.word	0x20000cd4

08002808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002810:	f7ff ffee 	bl	80027f0 <HAL_GetTick>
 8002814:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002820:	d005      	beq.n	800282e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002822:	4b0a      	ldr	r3, [pc, #40]	; (800284c <HAL_Delay+0x44>)
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4413      	add	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800282e:	bf00      	nop
 8002830:	f7ff ffde 	bl	80027f0 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	429a      	cmp	r2, r3
 800283e:	d8f7      	bhi.n	8002830 <HAL_Delay+0x28>
  {
  }
}
 8002840:	bf00      	nop
 8002842:	bf00      	nop
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000018 	.word	0x20000018

08002850 <__NVIC_SetPriorityGrouping>:
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800286c:	4013      	ands	r3, r2
 800286e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002878:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800287c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002882:	4a04      	ldr	r2, [pc, #16]	; (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	60d3      	str	r3, [r2, #12]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_GetPriorityGrouping>:
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <__NVIC_GetPriorityGrouping+0x18>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	0a1b      	lsrs	r3, r3, #8
 80028a2:	f003 0307 	and.w	r3, r3, #7
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <__NVIC_EnableIRQ>:
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	db0b      	blt.n	80028de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	f003 021f 	and.w	r2, r3, #31
 80028cc:	4907      	ldr	r1, [pc, #28]	; (80028ec <__NVIC_EnableIRQ+0x38>)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	095b      	lsrs	r3, r3, #5
 80028d4:	2001      	movs	r0, #1
 80028d6:	fa00 f202 	lsl.w	r2, r0, r2
 80028da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000e100 	.word	0xe000e100

080028f0 <__NVIC_DisableIRQ>:
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	db12      	blt.n	8002928 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f003 021f 	and.w	r2, r3, #31
 8002908:	490a      	ldr	r1, [pc, #40]	; (8002934 <__NVIC_DisableIRQ+0x44>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	095b      	lsrs	r3, r3, #5
 8002910:	2001      	movs	r0, #1
 8002912:	fa00 f202 	lsl.w	r2, r0, r2
 8002916:	3320      	adds	r3, #32
 8002918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800291c:	f3bf 8f4f 	dsb	sy
}
 8002920:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002922:	f3bf 8f6f 	isb	sy
}
 8002926:	bf00      	nop
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000e100 	.word	0xe000e100

08002938 <__NVIC_SetPriority>:
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	6039      	str	r1, [r7, #0]
 8002942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002948:	2b00      	cmp	r3, #0
 800294a:	db0a      	blt.n	8002962 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	b2da      	uxtb	r2, r3
 8002950:	490c      	ldr	r1, [pc, #48]	; (8002984 <__NVIC_SetPriority+0x4c>)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	0112      	lsls	r2, r2, #4
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	440b      	add	r3, r1
 800295c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002960:	e00a      	b.n	8002978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	4908      	ldr	r1, [pc, #32]	; (8002988 <__NVIC_SetPriority+0x50>)
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	3b04      	subs	r3, #4
 8002970:	0112      	lsls	r2, r2, #4
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	440b      	add	r3, r1
 8002976:	761a      	strb	r2, [r3, #24]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	e000e100 	.word	0xe000e100
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <NVIC_EncodePriority>:
{
 800298c:	b480      	push	{r7}
 800298e:	b089      	sub	sp, #36	; 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f1c3 0307 	rsb	r3, r3, #7
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	bf28      	it	cs
 80029aa:	2304      	movcs	r3, #4
 80029ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3304      	adds	r3, #4
 80029b2:	2b06      	cmp	r3, #6
 80029b4:	d902      	bls.n	80029bc <NVIC_EncodePriority+0x30>
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	3b03      	subs	r3, #3
 80029ba:	e000      	b.n	80029be <NVIC_EncodePriority+0x32>
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	f04f 32ff 	mov.w	r2, #4294967295
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43da      	mvns	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	401a      	ands	r2, r3
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029d4:	f04f 31ff 	mov.w	r1, #4294967295
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43d9      	mvns	r1, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	4313      	orrs	r3, r2
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3724      	adds	r7, #36	; 0x24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ff28 	bl	8002850 <__NVIC_SetPriorityGrouping>
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a1a:	f7ff ff3d 	bl	8002898 <__NVIC_GetPriorityGrouping>
 8002a1e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	68b9      	ldr	r1, [r7, #8]
 8002a24:	6978      	ldr	r0, [r7, #20]
 8002a26:	f7ff ffb1 	bl	800298c <NVIC_EncodePriority>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff ff80 	bl	8002938 <__NVIC_SetPriority>
}
 8002a38:	bf00      	nop
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff30 	bl	80028b4 <__NVIC_EnableIRQ>
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff40 	bl	80028f0 <__NVIC_DisableIRQ>
}
 8002a70:	bf00      	nop
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0ac      	b.n	8002be4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 f8b2 	bl	8002bf8 <DFSDM_GetChannelFromInstance>
 8002a94:	4603      	mov	r3, r0
 8002a96:	4a55      	ldr	r2, [pc, #340]	; (8002bec <HAL_DFSDM_ChannelInit+0x174>)
 8002a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e09f      	b.n	8002be4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7ff f9ef 	bl	8001e88 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002aaa:	4b51      	ldr	r3, [pc, #324]	; (8002bf0 <HAL_DFSDM_ChannelInit+0x178>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	4a4f      	ldr	r2, [pc, #316]	; (8002bf0 <HAL_DFSDM_ChannelInit+0x178>)
 8002ab2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002ab4:	4b4e      	ldr	r3, [pc, #312]	; (8002bf0 <HAL_DFSDM_ChannelInit+0x178>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d125      	bne.n	8002b08 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002abc:	4b4d      	ldr	r3, [pc, #308]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a4c      	ldr	r2, [pc, #304]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ac2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002ac6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002ac8:	4b4a      	ldr	r3, [pc, #296]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	4948      	ldr	r1, [pc, #288]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002ad6:	4b47      	ldr	r3, [pc, #284]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a46      	ldr	r2, [pc, #280]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002adc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002ae0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	791b      	ldrb	r3, [r3, #4]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d108      	bne.n	8002afc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002aea:	4b42      	ldr	r3, [pc, #264]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	041b      	lsls	r3, r3, #16
 8002af6:	493f      	ldr	r1, [pc, #252]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002afc:	4b3d      	ldr	r3, [pc, #244]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a3c      	ldr	r2, [pc, #240]	; (8002bf4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002b02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b06:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002b16:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6819      	ldr	r1, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b26:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002b2c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 020f 	bic.w	r2, r2, #15
 8002b44:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6819      	ldr	r1, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002b54:	431a      	orrs	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002b6c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6899      	ldr	r1, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002b80:	431a      	orrs	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f002 0207 	and.w	r2, r2, #7
 8002b98:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6859      	ldr	r1, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002bac:	431a      	orrs	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bc4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 f810 	bl	8002bf8 <DFSDM_GetChannelFromInstance>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	4904      	ldr	r1, [pc, #16]	; (8002bec <HAL_DFSDM_ChannelInit+0x174>)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3708      	adds	r7, #8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	20000cdc 	.word	0x20000cdc
 8002bf0:	20000cd8 	.word	0x20000cd8
 8002bf4:	40016000 	.word	0x40016000

08002bf8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a1c      	ldr	r2, [pc, #112]	; (8002c74 <DFSDM_GetChannelFromInstance+0x7c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d102      	bne.n	8002c0e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	e02b      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a19      	ldr	r2, [pc, #100]	; (8002c78 <DFSDM_GetChannelFromInstance+0x80>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d102      	bne.n	8002c1c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002c16:	2301      	movs	r3, #1
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	e024      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a17      	ldr	r2, [pc, #92]	; (8002c7c <DFSDM_GetChannelFromInstance+0x84>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d102      	bne.n	8002c2a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002c24:	2302      	movs	r3, #2
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	e01d      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a14      	ldr	r2, [pc, #80]	; (8002c80 <DFSDM_GetChannelFromInstance+0x88>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d102      	bne.n	8002c38 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002c32:	2304      	movs	r3, #4
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	e016      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a12      	ldr	r2, [pc, #72]	; (8002c84 <DFSDM_GetChannelFromInstance+0x8c>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d102      	bne.n	8002c46 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002c40:	2305      	movs	r3, #5
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	e00f      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a0f      	ldr	r2, [pc, #60]	; (8002c88 <DFSDM_GetChannelFromInstance+0x90>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d102      	bne.n	8002c54 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002c4e:	2306      	movs	r3, #6
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	e008      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a0d      	ldr	r2, [pc, #52]	; (8002c8c <DFSDM_GetChannelFromInstance+0x94>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d102      	bne.n	8002c62 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002c5c:	2307      	movs	r3, #7
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	e001      	b.n	8002c66 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002c62:	2303      	movs	r3, #3
 8002c64:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002c66:	68fb      	ldr	r3, [r7, #12]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	40016000 	.word	0x40016000
 8002c78:	40016020 	.word	0x40016020
 8002c7c:	40016040 	.word	0x40016040
 8002c80:	40016080 	.word	0x40016080
 8002c84:	400160a0 	.word	0x400160a0
 8002c88:	400160c0 	.word	0x400160c0
 8002c8c:	400160e0 	.word	0x400160e0

08002c90 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d005      	beq.n	8002cb4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2204      	movs	r2, #4
 8002cac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	73fb      	strb	r3, [r7, #15]
 8002cb2:	e029      	b.n	8002d08 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 020e 	bic.w	r2, r2, #14
 8002cc2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0201 	bic.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd8:	f003 021c 	and.w	r2, r3, #28
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	4798      	blx	r3
    }
  }
  return status;
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b087      	sub	sp, #28
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d22:	e17f      	b.n	8003024 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	2101      	movs	r1, #1
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d30:	4013      	ands	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 8171 	beq.w	800301e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d00b      	beq.n	8002d5c <HAL_GPIO_Init+0x48>
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d007      	beq.n	8002d5c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d50:	2b11      	cmp	r3, #17
 8002d52:	d003      	beq.n	8002d5c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b12      	cmp	r3, #18
 8002d5a:	d130      	bne.n	8002dbe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	2203      	movs	r2, #3
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	4013      	ands	r3, r2
 8002d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	68da      	ldr	r2, [r3, #12]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d92:	2201      	movs	r2, #1
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43db      	mvns	r3, r3
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	091b      	lsrs	r3, r3, #4
 8002da8:	f003 0201 	and.w	r2, r3, #1
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	2b03      	cmp	r3, #3
 8002dc8:	d118      	bne.n	8002dfc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	08db      	lsrs	r3, r3, #3
 8002de6:	f003 0201 	and.w	r2, r3, #1
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	2203      	movs	r2, #3
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	4013      	ands	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d003      	beq.n	8002e3c <HAL_GPIO_Init+0x128>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b12      	cmp	r3, #18
 8002e3a:	d123      	bne.n	8002e84 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	08da      	lsrs	r2, r3, #3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3208      	adds	r2, #8
 8002e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e48:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	220f      	movs	r2, #15
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	691a      	ldr	r2, [r3, #16]
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	08da      	lsrs	r2, r3, #3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3208      	adds	r2, #8
 8002e7e:	6939      	ldr	r1, [r7, #16]
 8002e80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	2203      	movs	r2, #3
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0203 	and.w	r2, r3, #3
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 80ac 	beq.w	800301e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ec6:	4b5f      	ldr	r3, [pc, #380]	; (8003044 <HAL_GPIO_Init+0x330>)
 8002ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eca:	4a5e      	ldr	r2, [pc, #376]	; (8003044 <HAL_GPIO_Init+0x330>)
 8002ecc:	f043 0301 	orr.w	r3, r3, #1
 8002ed0:	6613      	str	r3, [r2, #96]	; 0x60
 8002ed2:	4b5c      	ldr	r3, [pc, #368]	; (8003044 <HAL_GPIO_Init+0x330>)
 8002ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ede:	4a5a      	ldr	r2, [pc, #360]	; (8003048 <HAL_GPIO_Init+0x334>)
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	089b      	lsrs	r3, r3, #2
 8002ee4:	3302      	adds	r3, #2
 8002ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	220f      	movs	r2, #15
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	43db      	mvns	r3, r3
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	4013      	ands	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f08:	d025      	beq.n	8002f56 <HAL_GPIO_Init+0x242>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4f      	ldr	r2, [pc, #316]	; (800304c <HAL_GPIO_Init+0x338>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01f      	beq.n	8002f52 <HAL_GPIO_Init+0x23e>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4e      	ldr	r2, [pc, #312]	; (8003050 <HAL_GPIO_Init+0x33c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d019      	beq.n	8002f4e <HAL_GPIO_Init+0x23a>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a4d      	ldr	r2, [pc, #308]	; (8003054 <HAL_GPIO_Init+0x340>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d013      	beq.n	8002f4a <HAL_GPIO_Init+0x236>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a4c      	ldr	r2, [pc, #304]	; (8003058 <HAL_GPIO_Init+0x344>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d00d      	beq.n	8002f46 <HAL_GPIO_Init+0x232>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a4b      	ldr	r2, [pc, #300]	; (800305c <HAL_GPIO_Init+0x348>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d007      	beq.n	8002f42 <HAL_GPIO_Init+0x22e>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a4a      	ldr	r2, [pc, #296]	; (8003060 <HAL_GPIO_Init+0x34c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d101      	bne.n	8002f3e <HAL_GPIO_Init+0x22a>
 8002f3a:	2306      	movs	r3, #6
 8002f3c:	e00c      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f3e:	2307      	movs	r3, #7
 8002f40:	e00a      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f42:	2305      	movs	r3, #5
 8002f44:	e008      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f46:	2304      	movs	r3, #4
 8002f48:	e006      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e004      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e002      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f52:	2301      	movs	r3, #1
 8002f54:	e000      	b.n	8002f58 <HAL_GPIO_Init+0x244>
 8002f56:	2300      	movs	r3, #0
 8002f58:	697a      	ldr	r2, [r7, #20]
 8002f5a:	f002 0203 	and.w	r2, r2, #3
 8002f5e:	0092      	lsls	r2, r2, #2
 8002f60:	4093      	lsls	r3, r2
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f68:	4937      	ldr	r1, [pc, #220]	; (8003048 <HAL_GPIO_Init+0x334>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	3302      	adds	r3, #2
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f76:	4b3b      	ldr	r3, [pc, #236]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	4013      	ands	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f9a:	4a32      	ldr	r2, [pc, #200]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002fa0:	4b30      	ldr	r3, [pc, #192]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	4013      	ands	r3, r2
 8002fae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fc4:	4a27      	ldr	r2, [pc, #156]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fca:	4b26      	ldr	r3, [pc, #152]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002fee:	4a1d      	ldr	r2, [pc, #116]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ff4:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <HAL_GPIO_Init+0x350>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4013      	ands	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003018:	4a12      	ldr	r2, [pc, #72]	; (8003064 <HAL_GPIO_Init+0x350>)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	3301      	adds	r3, #1
 8003022:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	fa22 f303 	lsr.w	r3, r2, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	f47f ae78 	bne.w	8002d24 <HAL_GPIO_Init+0x10>
  }
}
 8003034:	bf00      	nop
 8003036:	bf00      	nop
 8003038:	371c      	adds	r7, #28
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	40021000 	.word	0x40021000
 8003048:	40010000 	.word	0x40010000
 800304c:	48000400 	.word	0x48000400
 8003050:	48000800 	.word	0x48000800
 8003054:	48000c00 	.word	0x48000c00
 8003058:	48001000 	.word	0x48001000
 800305c:	48001400 	.word	0x48001400
 8003060:	48001800 	.word	0x48001800
 8003064:	40010400 	.word	0x40010400

08003068 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003072:	2300      	movs	r3, #0
 8003074:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003076:	e0cd      	b.n	8003214 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003078:	2201      	movs	r2, #1
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80c0 	beq.w	800320e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800308e:	4a68      	ldr	r2, [pc, #416]	; (8003230 <HAL_GPIO_DeInit+0x1c8>)
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	089b      	lsrs	r3, r3, #2
 8003094:	3302      	adds	r3, #2
 8003096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800309a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	220f      	movs	r2, #15
 80030a6:	fa02 f303 	lsl.w	r3, r2, r3
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4013      	ands	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80030b6:	d025      	beq.n	8003104 <HAL_GPIO_DeInit+0x9c>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a5e      	ldr	r2, [pc, #376]	; (8003234 <HAL_GPIO_DeInit+0x1cc>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d01f      	beq.n	8003100 <HAL_GPIO_DeInit+0x98>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a5d      	ldr	r2, [pc, #372]	; (8003238 <HAL_GPIO_DeInit+0x1d0>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d019      	beq.n	80030fc <HAL_GPIO_DeInit+0x94>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a5c      	ldr	r2, [pc, #368]	; (800323c <HAL_GPIO_DeInit+0x1d4>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d013      	beq.n	80030f8 <HAL_GPIO_DeInit+0x90>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a5b      	ldr	r2, [pc, #364]	; (8003240 <HAL_GPIO_DeInit+0x1d8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00d      	beq.n	80030f4 <HAL_GPIO_DeInit+0x8c>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a5a      	ldr	r2, [pc, #360]	; (8003244 <HAL_GPIO_DeInit+0x1dc>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d007      	beq.n	80030f0 <HAL_GPIO_DeInit+0x88>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a59      	ldr	r2, [pc, #356]	; (8003248 <HAL_GPIO_DeInit+0x1e0>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d101      	bne.n	80030ec <HAL_GPIO_DeInit+0x84>
 80030e8:	2306      	movs	r3, #6
 80030ea:	e00c      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 80030ec:	2307      	movs	r3, #7
 80030ee:	e00a      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 80030f0:	2305      	movs	r3, #5
 80030f2:	e008      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 80030f4:	2304      	movs	r3, #4
 80030f6:	e006      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 80030f8:	2303      	movs	r3, #3
 80030fa:	e004      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 80030fc:	2302      	movs	r3, #2
 80030fe:	e002      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 8003100:	2301      	movs	r3, #1
 8003102:	e000      	b.n	8003106 <HAL_GPIO_DeInit+0x9e>
 8003104:	2300      	movs	r3, #0
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	f002 0203 	and.w	r2, r2, #3
 800310c:	0092      	lsls	r2, r2, #2
 800310e:	4093      	lsls	r3, r2
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	429a      	cmp	r2, r3
 8003114:	d132      	bne.n	800317c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003116:	4b4d      	ldr	r3, [pc, #308]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	43db      	mvns	r3, r3
 800311e:	494b      	ldr	r1, [pc, #300]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 8003120:	4013      	ands	r3, r2
 8003122:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003124:	4b49      	ldr	r3, [pc, #292]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	43db      	mvns	r3, r3
 800312c:	4947      	ldr	r1, [pc, #284]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 800312e:	4013      	ands	r3, r2
 8003130:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003132:	4b46      	ldr	r3, [pc, #280]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	43db      	mvns	r3, r3
 800313a:	4944      	ldr	r1, [pc, #272]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 800313c:	4013      	ands	r3, r2
 800313e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8003140:	4b42      	ldr	r3, [pc, #264]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	43db      	mvns	r3, r3
 8003148:	4940      	ldr	r1, [pc, #256]	; (800324c <HAL_GPIO_DeInit+0x1e4>)
 800314a:	4013      	ands	r3, r2
 800314c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	220f      	movs	r2, #15
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800315e:	4a34      	ldr	r2, [pc, #208]	; (8003230 <HAL_GPIO_DeInit+0x1c8>)
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	089b      	lsrs	r3, r3, #2
 8003164:	3302      	adds	r3, #2
 8003166:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	43da      	mvns	r2, r3
 800316e:	4830      	ldr	r0, [pc, #192]	; (8003230 <HAL_GPIO_DeInit+0x1c8>)
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	089b      	lsrs	r3, r3, #2
 8003174:	400a      	ands	r2, r1
 8003176:	3302      	adds	r3, #2
 8003178:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	2103      	movs	r1, #3
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	08da      	lsrs	r2, r3, #3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	3208      	adds	r2, #8
 8003198:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	220f      	movs	r2, #15
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	08d2      	lsrs	r2, r2, #3
 80031b0:	4019      	ands	r1, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	3208      	adds	r2, #8
 80031b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	2103      	movs	r1, #3
 80031c4:	fa01 f303 	lsl.w	r3, r1, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	401a      	ands	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	2101      	movs	r1, #1
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	fa01 f303 	lsl.w	r3, r1, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	401a      	ands	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	2103      	movs	r1, #3
 80031ee:	fa01 f303 	lsl.w	r3, r1, r3
 80031f2:	43db      	mvns	r3, r3
 80031f4:	401a      	ands	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031fe:	2101      	movs	r1, #1
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	fa01 f303 	lsl.w	r3, r1, r3
 8003206:	43db      	mvns	r3, r3
 8003208:	401a      	ands	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	3301      	adds	r3, #1
 8003212:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	fa22 f303 	lsr.w	r3, r2, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	f47f af2b 	bne.w	8003078 <HAL_GPIO_DeInit+0x10>
  }
}
 8003222:	bf00      	nop
 8003224:	bf00      	nop
 8003226:	371c      	adds	r7, #28
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	40010000 	.word	0x40010000
 8003234:	48000400 	.word	0x48000400
 8003238:	48000800 	.word	0x48000800
 800323c:	48000c00 	.word	0x48000c00
 8003240:	48001000 	.word	0x48001000
 8003244:	48001400 	.word	0x48001400
 8003248:	48001800 	.word	0x48001800
 800324c:	40010400 	.word	0x40010400

08003250 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	460b      	mov	r3, r1
 800325a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	691a      	ldr	r2, [r3, #16]
 8003260:	887b      	ldrh	r3, [r7, #2]
 8003262:	4013      	ands	r3, r2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d002      	beq.n	800326e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003268:	2301      	movs	r3, #1
 800326a:	73fb      	strb	r3, [r7, #15]
 800326c:	e001      	b.n	8003272 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800326e:	2300      	movs	r3, #0
 8003270:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003272:	7bfb      	ldrb	r3, [r7, #15]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	460b      	mov	r3, r1
 800328a:	807b      	strh	r3, [r7, #2]
 800328c:	4613      	mov	r3, r2
 800328e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003290:	787b      	ldrb	r3, [r7, #1]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003296:	887a      	ldrh	r2, [r7, #2]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800329c:	e002      	b.n	80032a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800329e:	887a      	ldrh	r2, [r7, #2]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80032ba:	4b08      	ldr	r3, [pc, #32]	; (80032dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d006      	beq.n	80032d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032c6:	4a05      	ldr	r2, [pc, #20]	; (80032dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032c8:	88fb      	ldrh	r3, [r7, #6]
 80032ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032cc:	88fb      	ldrh	r3, [r7, #6]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe fa52 	bl	8001778 <HAL_GPIO_EXTI_Callback>
  }
}
 80032d4:	bf00      	nop
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40010400 	.word	0x40010400

080032e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e081      	b.n	80033f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7fe fe22 	bl	8001f50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2224      	movs	r2, #36	; 0x24
 8003310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 0201 	bic.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003330:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003340:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d107      	bne.n	800335a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003356:	609a      	str	r2, [r3, #8]
 8003358:	e006      	b.n	8003368 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689a      	ldr	r2, [r3, #8]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003366:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	2b02      	cmp	r3, #2
 800336e:	d104      	bne.n	800337a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003378:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800338c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800339c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691a      	ldr	r2, [r3, #16]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	ea42 0103 	orr.w	r1, r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	021a      	lsls	r2, r3, #8
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	69d9      	ldr	r1, [r3, #28]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a1a      	ldr	r2, [r3, #32]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f042 0201 	orr.w	r2, r2, #1
 80033d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e021      	b.n	8003454 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2224      	movs	r2, #36	; 0x24
 8003414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0201 	bic.w	r2, r2, #1
 8003426:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f7fe fdef 	bl	800200c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af02      	add	r7, sp, #8
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	4608      	mov	r0, r1
 8003466:	4611      	mov	r1, r2
 8003468:	461a      	mov	r2, r3
 800346a:	4603      	mov	r3, r0
 800346c:	817b      	strh	r3, [r7, #10]
 800346e:	460b      	mov	r3, r1
 8003470:	813b      	strh	r3, [r7, #8]
 8003472:	4613      	mov	r3, r2
 8003474:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b20      	cmp	r3, #32
 8003480:	f040 80f9 	bne.w	8003676 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <HAL_I2C_Mem_Write+0x34>
 800348a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800348c:	2b00      	cmp	r3, #0
 800348e:	d105      	bne.n	800349c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003496:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0ed      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d101      	bne.n	80034aa <HAL_I2C_Mem_Write+0x4e>
 80034a6:	2302      	movs	r3, #2
 80034a8:	e0e6      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034b2:	f7ff f99d 	bl	80027f0 <HAL_GetTick>
 80034b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	2319      	movs	r3, #25
 80034be:	2201      	movs	r2, #1
 80034c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 fac3 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e0d1      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2221      	movs	r2, #33	; 0x21
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2240      	movs	r2, #64	; 0x40
 80034e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6a3a      	ldr	r2, [r7, #32]
 80034ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80034f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034fc:	88f8      	ldrh	r0, [r7, #6]
 80034fe:	893a      	ldrh	r2, [r7, #8]
 8003500:	8979      	ldrh	r1, [r7, #10]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	9301      	str	r3, [sp, #4]
 8003506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	4603      	mov	r3, r0
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f000 f9d3 	bl	80038b8 <I2C_RequestMemoryWrite>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e0a9      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003528:	b29b      	uxth	r3, r3
 800352a:	2bff      	cmp	r3, #255	; 0xff
 800352c:	d90e      	bls.n	800354c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	22ff      	movs	r2, #255	; 0xff
 8003532:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003538:	b2da      	uxtb	r2, r3
 800353a:	8979      	ldrh	r1, [r7, #10]
 800353c:	2300      	movs	r3, #0
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 fba5 	bl	8003c94 <I2C_TransferConfig>
 800354a:	e00f      	b.n	800356c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003550:	b29a      	uxth	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355a:	b2da      	uxtb	r2, r3
 800355c:	8979      	ldrh	r1, [r7, #10]
 800355e:	2300      	movs	r3, #0
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 fb94 	bl	8003c94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 faad 	bl	8003ad0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e07b      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	781a      	ldrb	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a8:	3b01      	subs	r3, #1
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d034      	beq.n	8003624 <HAL_I2C_Mem_Write+0x1c8>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d130      	bne.n	8003624 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035c8:	2200      	movs	r2, #0
 80035ca:	2180      	movs	r1, #128	; 0x80
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fa3f 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e04d      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	2bff      	cmp	r3, #255	; 0xff
 80035e4:	d90e      	bls.n	8003604 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	22ff      	movs	r2, #255	; 0xff
 80035ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	8979      	ldrh	r1, [r7, #10]
 80035f4:	2300      	movs	r3, #0
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 fb49 	bl	8003c94 <I2C_TransferConfig>
 8003602:	e00f      	b.n	8003624 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003612:	b2da      	uxtb	r2, r3
 8003614:	8979      	ldrh	r1, [r7, #10]
 8003616:	2300      	movs	r3, #0
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 fb38 	bl	8003c94 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003628:	b29b      	uxth	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d19e      	bne.n	800356c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fa8c 	bl	8003b50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e01a      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2220      	movs	r2, #32
 8003648:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6859      	ldr	r1, [r3, #4]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	4b0a      	ldr	r3, [pc, #40]	; (8003680 <HAL_I2C_Mem_Write+0x224>)
 8003656:	400b      	ands	r3, r1
 8003658:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003672:	2300      	movs	r3, #0
 8003674:	e000      	b.n	8003678 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003676:	2302      	movs	r3, #2
  }
}
 8003678:	4618      	mov	r0, r3
 800367a:	3718      	adds	r7, #24
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	fe00e800 	.word	0xfe00e800

08003684 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b088      	sub	sp, #32
 8003688:	af02      	add	r7, sp, #8
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	4608      	mov	r0, r1
 800368e:	4611      	mov	r1, r2
 8003690:	461a      	mov	r2, r3
 8003692:	4603      	mov	r3, r0
 8003694:	817b      	strh	r3, [r7, #10]
 8003696:	460b      	mov	r3, r1
 8003698:	813b      	strh	r3, [r7, #8]
 800369a:	4613      	mov	r3, r2
 800369c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b20      	cmp	r3, #32
 80036a8:	f040 80fd 	bne.w	80038a6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_I2C_Mem_Read+0x34>
 80036b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d105      	bne.n	80036c4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e0f1      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d101      	bne.n	80036d2 <HAL_I2C_Mem_Read+0x4e>
 80036ce:	2302      	movs	r3, #2
 80036d0:	e0ea      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80036da:	f7ff f889 	bl	80027f0 <HAL_GetTick>
 80036de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	2319      	movs	r3, #25
 80036e6:	2201      	movs	r2, #1
 80036e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f9af 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0d5      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2222      	movs	r2, #34	; 0x22
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2240      	movs	r2, #64	; 0x40
 8003708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a3a      	ldr	r2, [r7, #32]
 8003716:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800371c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003724:	88f8      	ldrh	r0, [r7, #6]
 8003726:	893a      	ldrh	r2, [r7, #8]
 8003728:	8979      	ldrh	r1, [r7, #10]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	4603      	mov	r3, r0
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f000 f913 	bl	8003960 <I2C_RequestMemoryRead>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d005      	beq.n	800374c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e0ad      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003750:	b29b      	uxth	r3, r3
 8003752:	2bff      	cmp	r3, #255	; 0xff
 8003754:	d90e      	bls.n	8003774 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	22ff      	movs	r2, #255	; 0xff
 800375a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003760:	b2da      	uxtb	r2, r3
 8003762:	8979      	ldrh	r1, [r7, #10]
 8003764:	4b52      	ldr	r3, [pc, #328]	; (80038b0 <HAL_I2C_Mem_Read+0x22c>)
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800376c:	68f8      	ldr	r0, [r7, #12]
 800376e:	f000 fa91 	bl	8003c94 <I2C_TransferConfig>
 8003772:	e00f      	b.n	8003794 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003782:	b2da      	uxtb	r2, r3
 8003784:	8979      	ldrh	r1, [r7, #10]
 8003786:	4b4a      	ldr	r3, [pc, #296]	; (80038b0 <HAL_I2C_Mem_Read+0x22c>)
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f000 fa80 	bl	8003c94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800379a:	2200      	movs	r2, #0
 800379c:	2104      	movs	r1, #4
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 f956 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e07c      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	3b01      	subs	r3, #1
 80037da:	b29a      	uxth	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d034      	beq.n	8003854 <HAL_I2C_Mem_Read+0x1d0>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d130      	bne.n	8003854 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f8:	2200      	movs	r2, #0
 80037fa:	2180      	movs	r1, #128	; 0x80
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 f927 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e04d      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003810:	b29b      	uxth	r3, r3
 8003812:	2bff      	cmp	r3, #255	; 0xff
 8003814:	d90e      	bls.n	8003834 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	22ff      	movs	r2, #255	; 0xff
 800381a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003820:	b2da      	uxtb	r2, r3
 8003822:	8979      	ldrh	r1, [r7, #10]
 8003824:	2300      	movs	r3, #0
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 fa31 	bl	8003c94 <I2C_TransferConfig>
 8003832:	e00f      	b.n	8003854 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003842:	b2da      	uxtb	r2, r3
 8003844:	8979      	ldrh	r1, [r7, #10]
 8003846:	2300      	movs	r3, #0
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 fa20 	bl	8003c94 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d19a      	bne.n	8003794 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f000 f974 	bl	8003b50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e01a      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2220      	movs	r2, #32
 8003878:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6859      	ldr	r1, [r3, #4]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <HAL_I2C_Mem_Read+0x230>)
 8003886:	400b      	ands	r3, r1
 8003888:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2220      	movs	r2, #32
 800388e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	e000      	b.n	80038a8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80038a6:	2302      	movs	r3, #2
  }
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	80002400 	.word	0x80002400
 80038b4:	fe00e800 	.word	0xfe00e800

080038b8 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af02      	add	r7, sp, #8
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	4608      	mov	r0, r1
 80038c2:	4611      	mov	r1, r2
 80038c4:	461a      	mov	r2, r3
 80038c6:	4603      	mov	r3, r0
 80038c8:	817b      	strh	r3, [r7, #10]
 80038ca:	460b      	mov	r3, r1
 80038cc:	813b      	strh	r3, [r7, #8]
 80038ce:	4613      	mov	r3, r2
 80038d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80038d2:	88fb      	ldrh	r3, [r7, #6]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	8979      	ldrh	r1, [r7, #10]
 80038d8:	4b20      	ldr	r3, [pc, #128]	; (800395c <I2C_RequestMemoryWrite+0xa4>)
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f9d7 	bl	8003c94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038e6:	69fa      	ldr	r2, [r7, #28]
 80038e8:	69b9      	ldr	r1, [r7, #24]
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 f8f0 	bl	8003ad0 <I2C_WaitOnTXISFlagUntilTimeout>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e02c      	b.n	8003954 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038fa:	88fb      	ldrh	r3, [r7, #6]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d105      	bne.n	800390c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003900:	893b      	ldrh	r3, [r7, #8]
 8003902:	b2da      	uxtb	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	629a      	str	r2, [r3, #40]	; 0x28
 800390a:	e015      	b.n	8003938 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800390c:	893b      	ldrh	r3, [r7, #8]
 800390e:	0a1b      	lsrs	r3, r3, #8
 8003910:	b29b      	uxth	r3, r3
 8003912:	b2da      	uxtb	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800391a:	69fa      	ldr	r2, [r7, #28]
 800391c:	69b9      	ldr	r1, [r7, #24]
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f000 f8d6 	bl	8003ad0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e012      	b.n	8003954 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800392e:	893b      	ldrh	r3, [r7, #8]
 8003930:	b2da      	uxtb	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	2200      	movs	r2, #0
 8003940:	2180      	movs	r1, #128	; 0x80
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f884 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e000      	b.n	8003954 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	80002000 	.word	0x80002000

08003960 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af02      	add	r7, sp, #8
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	4608      	mov	r0, r1
 800396a:	4611      	mov	r1, r2
 800396c:	461a      	mov	r2, r3
 800396e:	4603      	mov	r3, r0
 8003970:	817b      	strh	r3, [r7, #10]
 8003972:	460b      	mov	r3, r1
 8003974:	813b      	strh	r3, [r7, #8]
 8003976:	4613      	mov	r3, r2
 8003978:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800397a:	88fb      	ldrh	r3, [r7, #6]
 800397c:	b2da      	uxtb	r2, r3
 800397e:	8979      	ldrh	r1, [r7, #10]
 8003980:	4b20      	ldr	r3, [pc, #128]	; (8003a04 <I2C_RequestMemoryRead+0xa4>)
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	2300      	movs	r3, #0
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f000 f984 	bl	8003c94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800398c:	69fa      	ldr	r2, [r7, #28]
 800398e:	69b9      	ldr	r1, [r7, #24]
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 f89d 	bl	8003ad0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e02c      	b.n	80039fa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039a0:	88fb      	ldrh	r3, [r7, #6]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d105      	bne.n	80039b2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039a6:	893b      	ldrh	r3, [r7, #8]
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	629a      	str	r2, [r3, #40]	; 0x28
 80039b0:	e015      	b.n	80039de <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80039b2:	893b      	ldrh	r3, [r7, #8]
 80039b4:	0a1b      	lsrs	r3, r3, #8
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039c0:	69fa      	ldr	r2, [r7, #28]
 80039c2:	69b9      	ldr	r1, [r7, #24]
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f883 	bl	8003ad0 <I2C_WaitOnTXISFlagUntilTimeout>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e012      	b.n	80039fa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039d4:	893b      	ldrh	r3, [r7, #8]
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	2200      	movs	r2, #0
 80039e6:	2140      	movs	r1, #64	; 0x40
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 f831 	bl	8003a50 <I2C_WaitOnFlagUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	80002000 	.word	0x80002000

08003a08 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d103      	bne.n	8003a26 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2200      	movs	r2, #0
 8003a24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d007      	beq.n	8003a44 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699a      	ldr	r2, [r3, #24]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0201 	orr.w	r2, r2, #1
 8003a42:	619a      	str	r2, [r3, #24]
  }
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a60:	e022      	b.n	8003aa8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a68:	d01e      	beq.n	8003aa8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a6a:	f7fe fec1 	bl	80027f0 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d302      	bcc.n	8003a80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d113      	bne.n	8003aa8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a84:	f043 0220 	orr.w	r2, r3, #32
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e00f      	b.n	8003ac8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699a      	ldr	r2, [r3, #24]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	bf0c      	ite	eq
 8003ab8:	2301      	moveq	r3, #1
 8003aba:	2300      	movne	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	461a      	mov	r2, r3
 8003ac0:	79fb      	ldrb	r3, [r7, #7]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d0cd      	beq.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003adc:	e02c      	b.n	8003b38 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68b9      	ldr	r1, [r7, #8]
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f870 	bl	8003bc8 <I2C_IsAcknowledgeFailed>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e02a      	b.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af8:	d01e      	beq.n	8003b38 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afa:	f7fe fe79 	bl	80027f0 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d302      	bcc.n	8003b10 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d113      	bne.n	8003b38 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b14:	f043 0220 	orr.w	r2, r3, #32
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e007      	b.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d1cb      	bne.n	8003ade <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b5c:	e028      	b.n	8003bb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f830 	bl	8003bc8 <I2C_IsAcknowledgeFailed>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e026      	b.n	8003bc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b72:	f7fe fe3d 	bl	80027f0 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d302      	bcc.n	8003b88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d113      	bne.n	8003bb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8c:	f043 0220 	orr.w	r2, r3, #32
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e007      	b.n	8003bc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b20      	cmp	r3, #32
 8003bbc:	d1cf      	bne.n	8003b5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	f003 0310 	and.w	r3, r3, #16
 8003bde:	2b10      	cmp	r3, #16
 8003be0:	d151      	bne.n	8003c86 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003be2:	e022      	b.n	8003c2a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bea:	d01e      	beq.n	8003c2a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bec:	f7fe fe00 	bl	80027f0 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d302      	bcc.n	8003c02 <I2C_IsAcknowledgeFailed+0x3a>
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d113      	bne.n	8003c2a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	f043 0220 	orr.w	r2, r3, #32
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2220      	movs	r2, #32
 8003c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e02e      	b.n	8003c88 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	f003 0320 	and.w	r3, r3, #32
 8003c34:	2b20      	cmp	r3, #32
 8003c36:	d1d5      	bne.n	8003be4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2210      	movs	r2, #16
 8003c3e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2220      	movs	r2, #32
 8003c46:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f7ff fedd 	bl	8003a08 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6859      	ldr	r1, [r3, #4]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	4b0d      	ldr	r3, [pc, #52]	; (8003c90 <I2C_IsAcknowledgeFailed+0xc8>)
 8003c5a:	400b      	ands	r3, r1
 8003c5c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c62:	f043 0204 	orr.w	r2, r3, #4
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	fe00e800 	.word	0xfe00e800

08003c94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	607b      	str	r3, [r7, #4]
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	817b      	strh	r3, [r7, #10]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	0d5b      	lsrs	r3, r3, #21
 8003cb0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003cb4:	4b0d      	ldr	r3, [pc, #52]	; (8003cec <I2C_TransferConfig+0x58>)
 8003cb6:	430b      	orrs	r3, r1
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	ea02 0103 	and.w	r1, r2, r3
 8003cbe:	897b      	ldrh	r3, [r7, #10]
 8003cc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003cc4:	7a7b      	ldrb	r3, [r7, #9]
 8003cc6:	041b      	lsls	r3, r3, #16
 8003cc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	431a      	orrs	r2, r3
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003cde:	bf00      	nop
 8003ce0:	3714      	adds	r7, #20
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	03ff63ff 	.word	0x03ff63ff

08003cf0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b20      	cmp	r3, #32
 8003d04:	d138      	bne.n	8003d78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e032      	b.n	8003d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2224      	movs	r2, #36	; 0x24
 8003d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6819      	ldr	r1, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e000      	b.n	8003d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d78:	2302      	movs	r3, #2
  }
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b085      	sub	sp, #20
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b20      	cmp	r3, #32
 8003d9a:	d139      	bne.n	8003e10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d101      	bne.n	8003daa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003da6:	2302      	movs	r3, #2
 8003da8:	e033      	b.n	8003e12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2224      	movs	r2, #36	; 0x24
 8003db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0201 	bic.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003dd8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	021b      	lsls	r3, r3, #8
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	e000      	b.n	8003e12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e10:	2302      	movs	r3, #2
  }
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e20:	b08f      	sub	sp, #60	; 0x3c
 8003e22:	af0a      	add	r7, sp, #40	; 0x28
 8003e24:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e116      	b.n	800405e <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d106      	bne.n	8003e50 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7fe fa58 	bl	8002300 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2203      	movs	r2, #3
 8003e54:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d102      	bne.n	8003e6a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f003 ffe3 	bl	8007e3a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	687e      	ldr	r6, [r7, #4]
 8003e7c:	466d      	mov	r5, sp
 8003e7e:	f106 0410 	add.w	r4, r6, #16
 8003e82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e8a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e8e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e92:	1d33      	adds	r3, r6, #4
 8003e94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e96:	6838      	ldr	r0, [r7, #0]
 8003e98:	f003 ffa3 	bl	8007de2 <USB_CoreInit>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e0d7      	b.n	800405e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f003 ffd1 	bl	8007e5c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003eba:	2300      	movs	r3, #0
 8003ebc:	73fb      	strb	r3, [r7, #15]
 8003ebe:	e04a      	b.n	8003f56 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ec0:	7bfa      	ldrb	r2, [r7, #15]
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	333d      	adds	r3, #61	; 0x3d
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003ed4:	7bfa      	ldrb	r2, [r7, #15]
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	333c      	adds	r3, #60	; 0x3c
 8003ee4:	7bfa      	ldrb	r2, [r7, #15]
 8003ee6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003ee8:	7bfa      	ldrb	r2, [r7, #15]
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	b298      	uxth	r0, r3
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	3342      	adds	r3, #66	; 0x42
 8003efc:	4602      	mov	r2, r0
 8003efe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f00:	7bfa      	ldrb	r2, [r7, #15]
 8003f02:	6879      	ldr	r1, [r7, #4]
 8003f04:	4613      	mov	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	1a9b      	subs	r3, r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	440b      	add	r3, r1
 8003f0e:	333f      	adds	r3, #63	; 0x3f
 8003f10:	2200      	movs	r2, #0
 8003f12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f14:	7bfa      	ldrb	r2, [r7, #15]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	3344      	adds	r3, #68	; 0x44
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f28:	7bfa      	ldrb	r2, [r7, #15]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	3348      	adds	r3, #72	; 0x48
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	3350      	adds	r3, #80	; 0x50
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	3301      	adds	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
 8003f56:	7bfa      	ldrb	r2, [r7, #15]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d3af      	bcc.n	8003ec0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f60:	2300      	movs	r3, #0
 8003f62:	73fb      	strb	r3, [r7, #15]
 8003f64:	e044      	b.n	8003ff0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f66:	7bfa      	ldrb	r2, [r7, #15]
 8003f68:	6879      	ldr	r1, [r7, #4]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	00db      	lsls	r3, r3, #3
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	440b      	add	r3, r1
 8003f74:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003f7c:	7bfa      	ldrb	r2, [r7, #15]
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	4613      	mov	r3, r2
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	1a9b      	subs	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	440b      	add	r3, r1
 8003f8a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003f8e:	7bfa      	ldrb	r2, [r7, #15]
 8003f90:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f92:	7bfa      	ldrb	r2, [r7, #15]
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	4613      	mov	r3, r2
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	1a9b      	subs	r3, r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003fa8:	7bfa      	ldrb	r2, [r7, #15]
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	4613      	mov	r3, r2
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003fba:	2200      	movs	r2, #0
 8003fbc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003fbe:	7bfa      	ldrb	r2, [r7, #15]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003fd4:	7bfa      	ldrb	r2, [r7, #15]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	1a9b      	subs	r3, r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
 8003fec:	3301      	adds	r3, #1
 8003fee:	73fb      	strb	r3, [r7, #15]
 8003ff0:	7bfa      	ldrb	r2, [r7, #15]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d3b5      	bcc.n	8003f66 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	687e      	ldr	r6, [r7, #4]
 8004002:	466d      	mov	r5, sp
 8004004:	f106 0410 	add.w	r4, r6, #16
 8004008:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800400a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800400c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800400e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004010:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004014:	e885 0003 	stmia.w	r5, {r0, r1}
 8004018:	1d33      	adds	r3, r6, #4
 800401a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800401c:	6838      	ldr	r0, [r7, #0]
 800401e:	f003 ff47 	bl	8007eb0 <USB_DevInit>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e014      	b.n	800405e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004048:	2b01      	cmp	r3, #1
 800404a:	d102      	bne.n	8004052 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 f80a 	bl	8004066 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4618      	mov	r0, r3
 8004058:	f004 f8d7 	bl	800820a <USB_DevDisconnect>

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004066 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004066:	b480      	push	{r7}
 8004068:	b085      	sub	sp, #20
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004098:	f043 0303 	orr.w	r3, r3, #3
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
	...

080040b0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040b4:	4b05      	ldr	r3, [pc, #20]	; (80040cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a04      	ldr	r2, [pc, #16]	; (80040cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040be:	6013      	str	r3, [r2, #0]
}
 80040c0:	bf00      	nop
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	40007000 	.word	0x40007000

080040d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040d4:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80040dc:	4618      	mov	r0, r3
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40007000 	.word	0x40007000

080040ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040fa:	d130      	bne.n	800415e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040fc:	4b23      	ldr	r3, [pc, #140]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004108:	d038      	beq.n	800417c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800410a:	4b20      	ldr	r3, [pc, #128]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004112:	4a1e      	ldr	r2, [pc, #120]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004114:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004118:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800411a:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2232      	movs	r2, #50	; 0x32
 8004120:	fb02 f303 	mul.w	r3, r2, r3
 8004124:	4a1b      	ldr	r2, [pc, #108]	; (8004194 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	0c9b      	lsrs	r3, r3, #18
 800412c:	3301      	adds	r3, #1
 800412e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004130:	e002      	b.n	8004138 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	3b01      	subs	r3, #1
 8004136:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004138:	4b14      	ldr	r3, [pc, #80]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004140:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004144:	d102      	bne.n	800414c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1f2      	bne.n	8004132 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800414c:	4b0f      	ldr	r3, [pc, #60]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004158:	d110      	bne.n	800417c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e00f      	b.n	800417e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800415e:	4b0b      	ldr	r3, [pc, #44]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800416a:	d007      	beq.n	800417c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800416c:	4b07      	ldr	r3, [pc, #28]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004174:	4a05      	ldr	r2, [pc, #20]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004176:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800417a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	40007000 	.word	0x40007000
 8004190:	20000010 	.word	0x20000010
 8004194:	431bde83 	.word	0x431bde83

08004198 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800419c:	4b05      	ldr	r3, [pc, #20]	; (80041b4 <HAL_PWREx_EnableVddUSB+0x1c>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80041a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041a6:	6053      	str	r3, [r2, #4]
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	40007000 	.word	0x40007000

080041b8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af02      	add	r7, sp, #8
 80041be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80041c0:	f7fe fb16 	bl	80027f0 <HAL_GetTick>
 80041c4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e063      	b.n	8004298 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10b      	bne.n	80041f4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7fd ff35 	bl	8002054 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80041ea:	f241 3188 	movw	r1, #5000	; 0x1388
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f858 	bl	80042a4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	3b01      	subs	r3, #1
 8004204:	021a      	lsls	r2, r3, #8
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	2120      	movs	r1, #32
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f850 	bl	80042c0 <QSPI_WaitFlagStateUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004224:	7afb      	ldrb	r3, [r7, #11]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d131      	bne.n	800428e <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004234:	f023 0310 	bic.w	r3, r3, #16
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6852      	ldr	r2, [r2, #4]
 800423c:	0611      	lsls	r1, r2, #24
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	68d2      	ldr	r2, [r2, #12]
 8004242:	4311      	orrs	r1, r2
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	430b      	orrs	r3, r1
 800424a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <HAL_QSPI_Init+0xe8>)
 8004254:	4013      	ands	r3, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6912      	ldr	r2, [r2, #16]
 800425a:	0411      	lsls	r1, r2, #16
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6952      	ldr	r2, [r2, #20]
 8004260:	4311      	orrs	r1, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6992      	ldr	r2, [r2, #24]
 8004266:	4311      	orrs	r1, r2
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6812      	ldr	r2, [r2, #0]
 800426c:	430b      	orrs	r3, r1
 800426e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004296:	7afb      	ldrb	r3, [r7, #11]
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	ffe0f8fe 	.word	0xffe0f8fe

080042a4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	603b      	str	r3, [r7, #0]
 80042cc:	4613      	mov	r3, r2
 80042ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80042d0:	e01a      	b.n	8004308 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d8:	d016      	beq.n	8004308 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042da:	f7fe fa89 	bl	80027f0 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d302      	bcc.n	80042f0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10b      	bne.n	8004308 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2204      	movs	r2, #4
 80042f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fc:	f043 0201 	orr.w	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e00e      	b.n	8004326 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689a      	ldr	r2, [r3, #8]
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	4013      	ands	r3, r2
 8004312:	2b00      	cmp	r3, #0
 8004314:	bf14      	ite	ne
 8004316:	2301      	movne	r3, #1
 8004318:	2300      	moveq	r3, #0
 800431a:	b2db      	uxtb	r3, r3
 800431c:	461a      	mov	r2, r3
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	429a      	cmp	r2, r3
 8004322:	d1d6      	bne.n	80042d2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b088      	sub	sp, #32
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e3d8      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004342:	4b97      	ldr	r3, [pc, #604]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f003 030c 	and.w	r3, r3, #12
 800434a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800434c:	4b94      	ldr	r3, [pc, #592]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0310 	and.w	r3, r3, #16
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 80e4 	beq.w	800452c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <HAL_RCC_OscConfig+0x4a>
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	2b0c      	cmp	r3, #12
 800436e:	f040 808b 	bne.w	8004488 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	2b01      	cmp	r3, #1
 8004376:	f040 8087 	bne.w	8004488 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800437a:	4b89      	ldr	r3, [pc, #548]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d005      	beq.n	8004392 <HAL_RCC_OscConfig+0x62>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e3b0      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1a      	ldr	r2, [r3, #32]
 8004396:	4b82      	ldr	r3, [pc, #520]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d004      	beq.n	80043ac <HAL_RCC_OscConfig+0x7c>
 80043a2:	4b7f      	ldr	r3, [pc, #508]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043aa:	e005      	b.n	80043b8 <HAL_RCC_OscConfig+0x88>
 80043ac:	4b7c      	ldr	r3, [pc, #496]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043b2:	091b      	lsrs	r3, r3, #4
 80043b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d223      	bcs.n	8004404 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fd75 	bl	8004eb0 <RCC_SetFlashLatencyFromMSIRange>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e391      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043d0:	4b73      	ldr	r3, [pc, #460]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a72      	ldr	r2, [pc, #456]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043d6:	f043 0308 	orr.w	r3, r3, #8
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	4b70      	ldr	r3, [pc, #448]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	496d      	ldr	r1, [pc, #436]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043ee:	4b6c      	ldr	r3, [pc, #432]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	021b      	lsls	r3, r3, #8
 80043fc:	4968      	ldr	r1, [pc, #416]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	604b      	str	r3, [r1, #4]
 8004402:	e025      	b.n	8004450 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004404:	4b66      	ldr	r3, [pc, #408]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a65      	ldr	r2, [pc, #404]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800440a:	f043 0308 	orr.w	r3, r3, #8
 800440e:	6013      	str	r3, [r2, #0]
 8004410:	4b63      	ldr	r3, [pc, #396]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	4960      	ldr	r1, [pc, #384]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800441e:	4313      	orrs	r3, r2
 8004420:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004422:	4b5f      	ldr	r3, [pc, #380]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	021b      	lsls	r3, r3, #8
 8004430:	495b      	ldr	r1, [pc, #364]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004432:	4313      	orrs	r3, r2
 8004434:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d109      	bne.n	8004450 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	4618      	mov	r0, r3
 8004442:	f000 fd35 	bl	8004eb0 <RCC_SetFlashLatencyFromMSIRange>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e351      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004450:	f000 fc38 	bl	8004cc4 <HAL_RCC_GetSysClockFreq>
 8004454:	4602      	mov	r2, r0
 8004456:	4b52      	ldr	r3, [pc, #328]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	091b      	lsrs	r3, r3, #4
 800445c:	f003 030f 	and.w	r3, r3, #15
 8004460:	4950      	ldr	r1, [pc, #320]	; (80045a4 <HAL_RCC_OscConfig+0x274>)
 8004462:	5ccb      	ldrb	r3, [r1, r3]
 8004464:	f003 031f 	and.w	r3, r3, #31
 8004468:	fa22 f303 	lsr.w	r3, r2, r3
 800446c:	4a4e      	ldr	r2, [pc, #312]	; (80045a8 <HAL_RCC_OscConfig+0x278>)
 800446e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004470:	4b4e      	ldr	r3, [pc, #312]	; (80045ac <HAL_RCC_OscConfig+0x27c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f7fd ffdf 	bl	8002438 <HAL_InitTick>
 800447a:	4603      	mov	r3, r0
 800447c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800447e:	7bfb      	ldrb	r3, [r7, #15]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d052      	beq.n	800452a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004484:	7bfb      	ldrb	r3, [r7, #15]
 8004486:	e335      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d032      	beq.n	80044f6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004490:	4b43      	ldr	r3, [pc, #268]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a42      	ldr	r2, [pc, #264]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800449c:	f7fe f9a8 	bl	80027f0 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044a4:	f7fe f9a4 	bl	80027f0 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e31e      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044b6:	4b3a      	ldr	r3, [pc, #232]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f0      	beq.n	80044a4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044c2:	4b37      	ldr	r3, [pc, #220]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a36      	ldr	r2, [pc, #216]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044c8:	f043 0308 	orr.w	r3, r3, #8
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	4b34      	ldr	r3, [pc, #208]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	4931      	ldr	r1, [pc, #196]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044e0:	4b2f      	ldr	r3, [pc, #188]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	69db      	ldr	r3, [r3, #28]
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	492c      	ldr	r1, [pc, #176]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	604b      	str	r3, [r1, #4]
 80044f4:	e01a      	b.n	800452c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80044f6:	4b2a      	ldr	r3, [pc, #168]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a29      	ldr	r2, [pc, #164]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 80044fc:	f023 0301 	bic.w	r3, r3, #1
 8004500:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004502:	f7fe f975 	bl	80027f0 <HAL_GetTick>
 8004506:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004508:	e008      	b.n	800451c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800450a:	f7fe f971 	bl	80027f0 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	2b02      	cmp	r3, #2
 8004516:	d901      	bls.n	800451c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e2eb      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800451c:	4b20      	ldr	r3, [pc, #128]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1f0      	bne.n	800450a <HAL_RCC_OscConfig+0x1da>
 8004528:	e000      	b.n	800452c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800452a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d074      	beq.n	8004622 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	2b08      	cmp	r3, #8
 800453c:	d005      	beq.n	800454a <HAL_RCC_OscConfig+0x21a>
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	2b0c      	cmp	r3, #12
 8004542:	d10e      	bne.n	8004562 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2b03      	cmp	r3, #3
 8004548:	d10b      	bne.n	8004562 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454a:	4b15      	ldr	r3, [pc, #84]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d064      	beq.n	8004620 <HAL_RCC_OscConfig+0x2f0>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d160      	bne.n	8004620 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e2c8      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456a:	d106      	bne.n	800457a <HAL_RCC_OscConfig+0x24a>
 800456c:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a0b      	ldr	r2, [pc, #44]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004572:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	e026      	b.n	80045c8 <HAL_RCC_OscConfig+0x298>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004582:	d115      	bne.n	80045b0 <HAL_RCC_OscConfig+0x280>
 8004584:	4b06      	ldr	r3, [pc, #24]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a05      	ldr	r2, [pc, #20]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 800458a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800458e:	6013      	str	r3, [r2, #0]
 8004590:	4b03      	ldr	r3, [pc, #12]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a02      	ldr	r2, [pc, #8]	; (80045a0 <HAL_RCC_OscConfig+0x270>)
 8004596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800459a:	6013      	str	r3, [r2, #0]
 800459c:	e014      	b.n	80045c8 <HAL_RCC_OscConfig+0x298>
 800459e:	bf00      	nop
 80045a0:	40021000 	.word	0x40021000
 80045a4:	08015250 	.word	0x08015250
 80045a8:	20000010 	.word	0x20000010
 80045ac:	20000014 	.word	0x20000014
 80045b0:	4ba0      	ldr	r3, [pc, #640]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a9f      	ldr	r2, [pc, #636]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80045b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	4b9d      	ldr	r3, [pc, #628]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a9c      	ldr	r2, [pc, #624]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80045c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d013      	beq.n	80045f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d0:	f7fe f90e 	bl	80027f0 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d8:	f7fe f90a 	bl	80027f0 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b64      	cmp	r3, #100	; 0x64
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e284      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045ea:	4b92      	ldr	r3, [pc, #584]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0x2a8>
 80045f6:	e014      	b.n	8004622 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f8:	f7fe f8fa 	bl	80027f0 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045fe:	e008      	b.n	8004612 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004600:	f7fe f8f6 	bl	80027f0 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b64      	cmp	r3, #100	; 0x64
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e270      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004612:	4b88      	ldr	r3, [pc, #544]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1f0      	bne.n	8004600 <HAL_RCC_OscConfig+0x2d0>
 800461e:	e000      	b.n	8004622 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d060      	beq.n	80046f0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2b04      	cmp	r3, #4
 8004632:	d005      	beq.n	8004640 <HAL_RCC_OscConfig+0x310>
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	2b0c      	cmp	r3, #12
 8004638:	d119      	bne.n	800466e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b02      	cmp	r3, #2
 800463e:	d116      	bne.n	800466e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004640:	4b7c      	ldr	r3, [pc, #496]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004648:	2b00      	cmp	r3, #0
 800464a:	d005      	beq.n	8004658 <HAL_RCC_OscConfig+0x328>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d101      	bne.n	8004658 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e24d      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004658:	4b76      	ldr	r3, [pc, #472]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	061b      	lsls	r3, r3, #24
 8004666:	4973      	ldr	r1, [pc, #460]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004668:	4313      	orrs	r3, r2
 800466a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800466c:	e040      	b.n	80046f0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d023      	beq.n	80046be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004676:	4b6f      	ldr	r3, [pc, #444]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a6e      	ldr	r2, [pc, #440]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800467c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004682:	f7fe f8b5 	bl	80027f0 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800468a:	f7fe f8b1 	bl	80027f0 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e22b      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800469c:	4b65      	ldr	r3, [pc, #404]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a8:	4b62      	ldr	r3, [pc, #392]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	061b      	lsls	r3, r3, #24
 80046b6:	495f      	ldr	r1, [pc, #380]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	604b      	str	r3, [r1, #4]
 80046bc:	e018      	b.n	80046f0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046be:	4b5d      	ldr	r3, [pc, #372]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a5c      	ldr	r2, [pc, #368]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80046c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ca:	f7fe f891 	bl	80027f0 <HAL_GetTick>
 80046ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046d2:	f7fe f88d 	bl	80027f0 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e207      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046e4:	4b53      	ldr	r3, [pc, #332]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1f0      	bne.n	80046d2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d03c      	beq.n	8004776 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d01c      	beq.n	800473e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004704:	4b4b      	ldr	r3, [pc, #300]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004706:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800470a:	4a4a      	ldr	r2, [pc, #296]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004714:	f7fe f86c 	bl	80027f0 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800471c:	f7fe f868 	bl	80027f0 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e1e2      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800472e:	4b41      	ldr	r3, [pc, #260]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004730:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0ef      	beq.n	800471c <HAL_RCC_OscConfig+0x3ec>
 800473c:	e01b      	b.n	8004776 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800473e:	4b3d      	ldr	r3, [pc, #244]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004740:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004744:	4a3b      	ldr	r2, [pc, #236]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004746:	f023 0301 	bic.w	r3, r3, #1
 800474a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474e:	f7fe f84f 	bl	80027f0 <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004756:	f7fe f84b 	bl	80027f0 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e1c5      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004768:	4b32      	ldr	r3, [pc, #200]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800476a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1ef      	bne.n	8004756 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0304 	and.w	r3, r3, #4
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 80a6 	beq.w	80048d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004784:	2300      	movs	r3, #0
 8004786:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004788:	4b2a      	ldr	r3, [pc, #168]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800478a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10d      	bne.n	80047b0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004794:	4b27      	ldr	r3, [pc, #156]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004798:	4a26      	ldr	r2, [pc, #152]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 800479a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800479e:	6593      	str	r3, [r2, #88]	; 0x58
 80047a0:	4b24      	ldr	r3, [pc, #144]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80047a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a8:	60bb      	str	r3, [r7, #8]
 80047aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ac:	2301      	movs	r3, #1
 80047ae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047b0:	4b21      	ldr	r3, [pc, #132]	; (8004838 <HAL_RCC_OscConfig+0x508>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d118      	bne.n	80047ee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047bc:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <HAL_RCC_OscConfig+0x508>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a1d      	ldr	r2, [pc, #116]	; (8004838 <HAL_RCC_OscConfig+0x508>)
 80047c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047c8:	f7fe f812 	bl	80027f0 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d0:	f7fe f80e 	bl	80027f0 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e188      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047e2:	4b15      	ldr	r3, [pc, #84]	; (8004838 <HAL_RCC_OscConfig+0x508>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d108      	bne.n	8004808 <HAL_RCC_OscConfig+0x4d8>
 80047f6:	4b0f      	ldr	r3, [pc, #60]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80047f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fc:	4a0d      	ldr	r2, [pc, #52]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004806:	e029      	b.n	800485c <HAL_RCC_OscConfig+0x52c>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b05      	cmp	r3, #5
 800480e:	d115      	bne.n	800483c <HAL_RCC_OscConfig+0x50c>
 8004810:	4b08      	ldr	r3, [pc, #32]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004812:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004816:	4a07      	ldr	r2, [pc, #28]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004818:	f043 0304 	orr.w	r3, r3, #4
 800481c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004820:	4b04      	ldr	r3, [pc, #16]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004826:	4a03      	ldr	r2, [pc, #12]	; (8004834 <HAL_RCC_OscConfig+0x504>)
 8004828:	f043 0301 	orr.w	r3, r3, #1
 800482c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004830:	e014      	b.n	800485c <HAL_RCC_OscConfig+0x52c>
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000
 8004838:	40007000 	.word	0x40007000
 800483c:	4b91      	ldr	r3, [pc, #580]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 800483e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004842:	4a90      	ldr	r2, [pc, #576]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004844:	f023 0301 	bic.w	r3, r3, #1
 8004848:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800484c:	4b8d      	ldr	r3, [pc, #564]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 800484e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004852:	4a8c      	ldr	r2, [pc, #560]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004854:	f023 0304 	bic.w	r3, r3, #4
 8004858:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d016      	beq.n	8004892 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004864:	f7fd ffc4 	bl	80027f0 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800486a:	e00a      	b.n	8004882 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800486c:	f7fd ffc0 	bl	80027f0 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	f241 3288 	movw	r2, #5000	; 0x1388
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e138      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004882:	4b80      	ldr	r3, [pc, #512]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d0ed      	beq.n	800486c <HAL_RCC_OscConfig+0x53c>
 8004890:	e015      	b.n	80048be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004892:	f7fd ffad 	bl	80027f0 <HAL_GetTick>
 8004896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004898:	e00a      	b.n	80048b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800489a:	f7fd ffa9 	bl	80027f0 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e121      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048b0:	4b74      	ldr	r3, [pc, #464]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80048b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1ed      	bne.n	800489a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048be:	7ffb      	ldrb	r3, [r7, #31]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d105      	bne.n	80048d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c4:	4b6f      	ldr	r3, [pc, #444]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80048c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c8:	4a6e      	ldr	r2, [pc, #440]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80048ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ce:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 810c 	beq.w	8004af2 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048de:	2b02      	cmp	r3, #2
 80048e0:	f040 80d4 	bne.w	8004a8c <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80048e4:	4b67      	ldr	r3, [pc, #412]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f003 0203 	and.w	r2, r3, #3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d130      	bne.n	800495a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	3b01      	subs	r3, #1
 8004904:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004906:	429a      	cmp	r2, r3
 8004908:	d127      	bne.n	800495a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004914:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004916:	429a      	cmp	r2, r3
 8004918:	d11f      	bne.n	800495a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004924:	2a07      	cmp	r2, #7
 8004926:	bf14      	ite	ne
 8004928:	2201      	movne	r2, #1
 800492a:	2200      	moveq	r2, #0
 800492c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800492e:	4293      	cmp	r3, r2
 8004930:	d113      	bne.n	800495a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493c:	085b      	lsrs	r3, r3, #1
 800493e:	3b01      	subs	r3, #1
 8004940:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004942:	429a      	cmp	r2, r3
 8004944:	d109      	bne.n	800495a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	085b      	lsrs	r3, r3, #1
 8004952:	3b01      	subs	r3, #1
 8004954:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004956:	429a      	cmp	r2, r3
 8004958:	d06e      	beq.n	8004a38 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	2b0c      	cmp	r3, #12
 800495e:	d069      	beq.n	8004a34 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004960:	4b48      	ldr	r3, [pc, #288]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d105      	bne.n	8004978 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800496c:	4b45      	ldr	r3, [pc, #276]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0bb      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800497c:	4b41      	ldr	r3, [pc, #260]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a40      	ldr	r2, [pc, #256]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004982:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004986:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004988:	f7fd ff32 	bl	80027f0 <HAL_GetTick>
 800498c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004990:	f7fd ff2e 	bl	80027f0 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e0a8      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049a2:	4b38      	ldr	r3, [pc, #224]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1f0      	bne.n	8004990 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049ae:	4b35      	ldr	r3, [pc, #212]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80049b0:	68da      	ldr	r2, [r3, #12]
 80049b2:	4b35      	ldr	r3, [pc, #212]	; (8004a88 <HAL_RCC_OscConfig+0x758>)
 80049b4:	4013      	ands	r3, r2
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80049be:	3a01      	subs	r2, #1
 80049c0:	0112      	lsls	r2, r2, #4
 80049c2:	4311      	orrs	r1, r2
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049c8:	0212      	lsls	r2, r2, #8
 80049ca:	4311      	orrs	r1, r2
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80049d0:	0852      	lsrs	r2, r2, #1
 80049d2:	3a01      	subs	r2, #1
 80049d4:	0552      	lsls	r2, r2, #21
 80049d6:	4311      	orrs	r1, r2
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80049dc:	0852      	lsrs	r2, r2, #1
 80049de:	3a01      	subs	r2, #1
 80049e0:	0652      	lsls	r2, r2, #25
 80049e2:	4311      	orrs	r1, r2
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049e8:	0912      	lsrs	r2, r2, #4
 80049ea:	0452      	lsls	r2, r2, #17
 80049ec:	430a      	orrs	r2, r1
 80049ee:	4925      	ldr	r1, [pc, #148]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80049f4:	4b23      	ldr	r3, [pc, #140]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a22      	ldr	r2, [pc, #136]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 80049fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a00:	4b20      	ldr	r3, [pc, #128]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	4a1f      	ldr	r2, [pc, #124]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a0a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a0c:	f7fd fef0 	bl	80027f0 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a14:	f7fd feec 	bl	80027f0 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e066      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a26:	4b17      	ldr	r3, [pc, #92]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d0f0      	beq.n	8004a14 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a32:	e05e      	b.n	8004af2 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e05d      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a38:	4b12      	ldr	r3, [pc, #72]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d156      	bne.n	8004af2 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004a44:	4b0f      	ldr	r3, [pc, #60]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a0e      	ldr	r2, [pc, #56]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a4e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a50:	4b0c      	ldr	r3, [pc, #48]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4a0b      	ldr	r2, [pc, #44]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a5a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004a5c:	f7fd fec8 	bl	80027f0 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a64:	f7fd fec4 	bl	80027f0 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e03e      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a76:	4b03      	ldr	r3, [pc, #12]	; (8004a84 <HAL_RCC_OscConfig+0x754>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d0f0      	beq.n	8004a64 <HAL_RCC_OscConfig+0x734>
 8004a82:	e036      	b.n	8004af2 <HAL_RCC_OscConfig+0x7c2>
 8004a84:	40021000 	.word	0x40021000
 8004a88:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	2b0c      	cmp	r3, #12
 8004a90:	d02d      	beq.n	8004aee <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a92:	4b1a      	ldr	r3, [pc, #104]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a19      	ldr	r2, [pc, #100]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004a98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a9c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004a9e:	4b17      	ldr	r3, [pc, #92]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d105      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004aaa:	4b14      	ldr	r3, [pc, #80]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	4a13      	ldr	r2, [pc, #76]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004ab0:	f023 0303 	bic.w	r3, r3, #3
 8004ab4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004ab6:	4b11      	ldr	r3, [pc, #68]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	4a10      	ldr	r2, [pc, #64]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004abc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004ac0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac6:	f7fd fe93 	bl	80027f0 <HAL_GetTick>
 8004aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004acc:	e008      	b.n	8004ae0 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ace:	f7fd fe8f 	bl	80027f0 <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d901      	bls.n	8004ae0 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e009      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ae0:	4b06      	ldr	r3, [pc, #24]	; (8004afc <HAL_RCC_OscConfig+0x7cc>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f0      	bne.n	8004ace <HAL_RCC_OscConfig+0x79e>
 8004aec:	e001      	b.n	8004af2 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e000      	b.n	8004af4 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3720      	adds	r7, #32
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40021000 	.word	0x40021000

08004b00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d101      	bne.n	8004b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0c8      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b14:	4b66      	ldr	r3, [pc, #408]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d910      	bls.n	8004b44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b22:	4b63      	ldr	r3, [pc, #396]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f023 0207 	bic.w	r2, r3, #7
 8004b2a:	4961      	ldr	r1, [pc, #388]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b32:	4b5f      	ldr	r3, [pc, #380]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d001      	beq.n	8004b44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e0b0      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d04c      	beq.n	8004bea <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d107      	bne.n	8004b68 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b58:	4b56      	ldr	r3, [pc, #344]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d121      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e09e      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d107      	bne.n	8004b80 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b70:	4b50      	ldr	r3, [pc, #320]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d115      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e092      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d107      	bne.n	8004b98 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b88:	4b4a      	ldr	r3, [pc, #296]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d109      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e086      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b98:	4b46      	ldr	r3, [pc, #280]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d101      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e07e      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ba8:	4b42      	ldr	r3, [pc, #264]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f023 0203 	bic.w	r2, r3, #3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	493f      	ldr	r1, [pc, #252]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bba:	f7fd fe19 	bl	80027f0 <HAL_GetTick>
 8004bbe:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bc0:	e00a      	b.n	8004bd8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bc2:	f7fd fe15 	bl	80027f0 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e066      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bd8:	4b36      	ldr	r3, [pc, #216]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 020c 	and.w	r2, r3, #12
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d1eb      	bne.n	8004bc2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d008      	beq.n	8004c08 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bf6:	4b2f      	ldr	r3, [pc, #188]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	492c      	ldr	r1, [pc, #176]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c08:	4b29      	ldr	r3, [pc, #164]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d210      	bcs.n	8004c38 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c16:	4b26      	ldr	r3, [pc, #152]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f023 0207 	bic.w	r2, r3, #7
 8004c1e:	4924      	ldr	r1, [pc, #144]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c26:	4b22      	ldr	r3, [pc, #136]	; (8004cb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0307 	and.w	r3, r3, #7
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d001      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e036      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d008      	beq.n	8004c56 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c44:	4b1b      	ldr	r3, [pc, #108]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	4918      	ldr	r1, [pc, #96]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d009      	beq.n	8004c76 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c62:	4b14      	ldr	r3, [pc, #80]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	4910      	ldr	r1, [pc, #64]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c76:	f000 f825 	bl	8004cc4 <HAL_RCC_GetSysClockFreq>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	4b0d      	ldr	r3, [pc, #52]	; (8004cb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	091b      	lsrs	r3, r3, #4
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	490c      	ldr	r1, [pc, #48]	; (8004cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c88:	5ccb      	ldrb	r3, [r1, r3]
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c92:	4a0a      	ldr	r2, [pc, #40]	; (8004cbc <HAL_RCC_ClockConfig+0x1bc>)
 8004c94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c96:	4b0a      	ldr	r3, [pc, #40]	; (8004cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7fd fbcc 	bl	8002438 <HAL_InitTick>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	72fb      	strb	r3, [r7, #11]

  return status;
 8004ca4:	7afb      	ldrb	r3, [r7, #11]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	40022000 	.word	0x40022000
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	08015250 	.word	0x08015250
 8004cbc:	20000010 	.word	0x20000010
 8004cc0:	20000014 	.word	0x20000014

08004cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b089      	sub	sp, #36	; 0x24
 8004cc8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	61fb      	str	r3, [r7, #28]
 8004cce:	2300      	movs	r3, #0
 8004cd0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cd2:	4b3e      	ldr	r3, [pc, #248]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 030c 	and.w	r3, r3, #12
 8004cda:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cdc:	4b3b      	ldr	r3, [pc, #236]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f003 0303 	and.w	r3, r3, #3
 8004ce4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d005      	beq.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x34>
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	2b0c      	cmp	r3, #12
 8004cf0:	d121      	bne.n	8004d36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d11e      	bne.n	8004d36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004cf8:	4b34      	ldr	r3, [pc, #208]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d107      	bne.n	8004d14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d04:	4b31      	ldr	r3, [pc, #196]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d0a:	0a1b      	lsrs	r3, r3, #8
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	61fb      	str	r3, [r7, #28]
 8004d12:	e005      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d14:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d20:	4a2b      	ldr	r2, [pc, #172]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10d      	bne.n	8004d4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d34:	e00a      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d102      	bne.n	8004d42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d3c:	4b25      	ldr	r3, [pc, #148]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d3e:	61bb      	str	r3, [r7, #24]
 8004d40:	e004      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d101      	bne.n	8004d4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d48:	4b23      	ldr	r3, [pc, #140]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	2b0c      	cmp	r3, #12
 8004d50:	d134      	bne.n	8004dbc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d52:	4b1e      	ldr	r3, [pc, #120]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f003 0303 	and.w	r3, r3, #3
 8004d5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d003      	beq.n	8004d6a <HAL_RCC_GetSysClockFreq+0xa6>
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b03      	cmp	r3, #3
 8004d66:	d003      	beq.n	8004d70 <HAL_RCC_GetSysClockFreq+0xac>
 8004d68:	e005      	b.n	8004d76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d6a:	4b1a      	ldr	r3, [pc, #104]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d6c:	617b      	str	r3, [r7, #20]
      break;
 8004d6e:	e005      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d70:	4b19      	ldr	r3, [pc, #100]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d72:	617b      	str	r3, [r7, #20]
      break;
 8004d74:	e002      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	617b      	str	r3, [r7, #20]
      break;
 8004d7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d7c:	4b13      	ldr	r3, [pc, #76]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	091b      	lsrs	r3, r3, #4
 8004d82:	f003 0307 	and.w	r3, r3, #7
 8004d86:	3301      	adds	r3, #1
 8004d88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d8a:	4b10      	ldr	r3, [pc, #64]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	0a1b      	lsrs	r3, r3, #8
 8004d90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	fb03 f202 	mul.w	r2, r3, r2
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004da2:	4b0a      	ldr	r3, [pc, #40]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	0e5b      	lsrs	r3, r3, #25
 8004da8:	f003 0303 	and.w	r3, r3, #3
 8004dac:	3301      	adds	r3, #1
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004dbc:	69bb      	ldr	r3, [r7, #24]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3724      	adds	r7, #36	; 0x24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	08015268 	.word	0x08015268
 8004dd4:	00f42400 	.word	0x00f42400
 8004dd8:	007a1200 	.word	0x007a1200

08004ddc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004de0:	4b03      	ldr	r3, [pc, #12]	; (8004df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	20000010 	.word	0x20000010

08004df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004df8:	f7ff fff0 	bl	8004ddc <HAL_RCC_GetHCLKFreq>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	0a1b      	lsrs	r3, r3, #8
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	4904      	ldr	r1, [pc, #16]	; (8004e1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e0a:	5ccb      	ldrb	r3, [r1, r3]
 8004e0c:	f003 031f 	and.w	r3, r3, #31
 8004e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	08015260 	.word	0x08015260

08004e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e24:	f7ff ffda 	bl	8004ddc <HAL_RCC_GetHCLKFreq>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	0adb      	lsrs	r3, r3, #11
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	4904      	ldr	r1, [pc, #16]	; (8004e48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e36:	5ccb      	ldrb	r3, [r1, r3]
 8004e38:	f003 031f 	and.w	r3, r3, #31
 8004e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40021000 	.word	0x40021000
 8004e48:	08015260 	.word	0x08015260

08004e4c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	220f      	movs	r2, #15
 8004e5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004e5c:	4b12      	ldr	r3, [pc, #72]	; (8004ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f003 0203 	and.w	r2, r3, #3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004e68:	4b0f      	ldr	r3, [pc, #60]	; (8004ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004e74:	4b0c      	ldr	r3, [pc, #48]	; (8004ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004e80:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	08db      	lsrs	r3, r3, #3
 8004e86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004e8e:	4b07      	ldr	r3, [pc, #28]	; (8004eac <HAL_RCC_GetClockConfig+0x60>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0207 	and.w	r2, r3, #7
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	601a      	str	r2, [r3, #0]
}
 8004e9a:	bf00      	nop
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	40022000 	.word	0x40022000

08004eb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004eb8:	2300      	movs	r3, #0
 8004eba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ebc:	4b2a      	ldr	r3, [pc, #168]	; (8004f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004ec8:	f7ff f902 	bl	80040d0 <HAL_PWREx_GetVoltageRange>
 8004ecc:	6178      	str	r0, [r7, #20]
 8004ece:	e014      	b.n	8004efa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ed0:	4b25      	ldr	r3, [pc, #148]	; (8004f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed4:	4a24      	ldr	r2, [pc, #144]	; (8004f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eda:	6593      	str	r3, [r2, #88]	; 0x58
 8004edc:	4b22      	ldr	r3, [pc, #136]	; (8004f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ee8:	f7ff f8f2 	bl	80040d0 <HAL_PWREx_GetVoltageRange>
 8004eec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004eee:	4b1e      	ldr	r3, [pc, #120]	; (8004f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef2:	4a1d      	ldr	r2, [pc, #116]	; (8004f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ef4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ef8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f00:	d10b      	bne.n	8004f1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b80      	cmp	r3, #128	; 0x80
 8004f06:	d919      	bls.n	8004f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2ba0      	cmp	r3, #160	; 0xa0
 8004f0c:	d902      	bls.n	8004f14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f0e:	2302      	movs	r3, #2
 8004f10:	613b      	str	r3, [r7, #16]
 8004f12:	e013      	b.n	8004f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f14:	2301      	movs	r3, #1
 8004f16:	613b      	str	r3, [r7, #16]
 8004f18:	e010      	b.n	8004f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b80      	cmp	r3, #128	; 0x80
 8004f1e:	d902      	bls.n	8004f26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f20:	2303      	movs	r3, #3
 8004f22:	613b      	str	r3, [r7, #16]
 8004f24:	e00a      	b.n	8004f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b80      	cmp	r3, #128	; 0x80
 8004f2a:	d102      	bne.n	8004f32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	613b      	str	r3, [r7, #16]
 8004f30:	e004      	b.n	8004f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b70      	cmp	r3, #112	; 0x70
 8004f36:	d101      	bne.n	8004f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f38:	2301      	movs	r3, #1
 8004f3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f023 0207 	bic.w	r2, r3, #7
 8004f44:	4909      	ldr	r1, [pc, #36]	; (8004f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f4c:	4b07      	ldr	r3, [pc, #28]	; (8004f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d001      	beq.n	8004f5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	40022000 	.word	0x40022000

08004f70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f78:	2300      	movs	r3, #0
 8004f7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d041      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f94:	d02a      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004f96:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f9a:	d824      	bhi.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004fa0:	d008      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004fa2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004fa6:	d81e      	bhi.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00a      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004fac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fb0:	d010      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004fb2:	e018      	b.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fb4:	4b86      	ldr	r3, [pc, #536]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	4a85      	ldr	r2, [pc, #532]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fbe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fc0:	e015      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 facb 	bl	8005564 <RCCEx_PLLSAI1_Config>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fd2:	e00c      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	3320      	adds	r3, #32
 8004fd8:	2100      	movs	r1, #0
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 fbb6 	bl	800574c <RCCEx_PLLSAI2_Config>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fe4:	e003      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	74fb      	strb	r3, [r7, #19]
      break;
 8004fea:	e000      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004fec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fee:	7cfb      	ldrb	r3, [r7, #19]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10b      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ff4:	4b76      	ldr	r3, [pc, #472]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ffa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005002:	4973      	ldr	r1, [pc, #460]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800500a:	e001      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800500c:	7cfb      	ldrb	r3, [r7, #19]
 800500e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d041      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005020:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005024:	d02a      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005026:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800502a:	d824      	bhi.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800502c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005030:	d008      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005032:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005036:	d81e      	bhi.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800503c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005040:	d010      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005042:	e018      	b.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005044:	4b62      	ldr	r3, [pc, #392]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	4a61      	ldr	r2, [pc, #388]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800504a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800504e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005050:	e015      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	3304      	adds	r3, #4
 8005056:	2100      	movs	r1, #0
 8005058:	4618      	mov	r0, r3
 800505a:	f000 fa83 	bl	8005564 <RCCEx_PLLSAI1_Config>
 800505e:	4603      	mov	r3, r0
 8005060:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005062:	e00c      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	3320      	adds	r3, #32
 8005068:	2100      	movs	r1, #0
 800506a:	4618      	mov	r0, r3
 800506c:	f000 fb6e 	bl	800574c <RCCEx_PLLSAI2_Config>
 8005070:	4603      	mov	r3, r0
 8005072:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005074:	e003      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	74fb      	strb	r3, [r7, #19]
      break;
 800507a:	e000      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800507c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800507e:	7cfb      	ldrb	r3, [r7, #19]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10b      	bne.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005084:	4b52      	ldr	r3, [pc, #328]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005092:	494f      	ldr	r1, [pc, #316]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005094:	4313      	orrs	r3, r2
 8005096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800509a:	e001      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800509c:	7cfb      	ldrb	r3, [r7, #19]
 800509e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 80a0 	beq.w	80051ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050ae:	2300      	movs	r3, #0
 80050b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050b2:	4b47      	ldr	r3, [pc, #284]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80050be:	2301      	movs	r3, #1
 80050c0:	e000      	b.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80050c2:	2300      	movs	r3, #0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00d      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050c8:	4b41      	ldr	r3, [pc, #260]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050cc:	4a40      	ldr	r2, [pc, #256]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d2:	6593      	str	r3, [r2, #88]	; 0x58
 80050d4:	4b3e      	ldr	r3, [pc, #248]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050dc:	60bb      	str	r3, [r7, #8]
 80050de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e0:	2301      	movs	r3, #1
 80050e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050e4:	4b3b      	ldr	r3, [pc, #236]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a3a      	ldr	r2, [pc, #232]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80050ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050f0:	f7fd fb7e 	bl	80027f0 <HAL_GetTick>
 80050f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050f6:	e009      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050f8:	f7fd fb7a 	bl	80027f0 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d902      	bls.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	74fb      	strb	r3, [r7, #19]
        break;
 800510a:	e005      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800510c:	4b31      	ldr	r3, [pc, #196]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005114:	2b00      	cmp	r3, #0
 8005116:	d0ef      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005118:	7cfb      	ldrb	r3, [r7, #19]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d15c      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800511e:	4b2c      	ldr	r3, [pc, #176]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005128:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d01f      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	429a      	cmp	r2, r3
 800513a:	d019      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800513c:	4b24      	ldr	r3, [pc, #144]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800513e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005146:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005148:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800514a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800514e:	4a20      	ldr	r2, [pc, #128]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005154:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005158:	4b1d      	ldr	r3, [pc, #116]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800515a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800515e:	4a1c      	ldr	r2, [pc, #112]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005168:	4a19      	ldr	r2, [pc, #100]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d016      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800517a:	f7fd fb39 	bl	80027f0 <HAL_GetTick>
 800517e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005180:	e00b      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005182:	f7fd fb35 	bl	80027f0 <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005190:	4293      	cmp	r3, r2
 8005192:	d902      	bls.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	74fb      	strb	r3, [r7, #19]
            break;
 8005198:	e006      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800519a:	4b0d      	ldr	r3, [pc, #52]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800519c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0ec      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051ae:	4b08      	ldr	r3, [pc, #32]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051be:	4904      	ldr	r1, [pc, #16]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80051c6:	e009      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051c8:	7cfb      	ldrb	r3, [r7, #19]
 80051ca:	74bb      	strb	r3, [r7, #18]
 80051cc:	e006      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80051ce:	bf00      	nop
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d8:	7cfb      	ldrb	r3, [r7, #19]
 80051da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051dc:	7c7b      	ldrb	r3, [r7, #17]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d105      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e2:	4b9e      	ldr	r3, [pc, #632]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e6:	4a9d      	ldr	r2, [pc, #628]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051fa:	4b98      	ldr	r3, [pc, #608]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005200:	f023 0203 	bic.w	r2, r3, #3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005208:	4994      	ldr	r1, [pc, #592]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800521c:	4b8f      	ldr	r3, [pc, #572]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005222:	f023 020c 	bic.w	r2, r3, #12
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	498c      	ldr	r1, [pc, #560]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800523e:	4b87      	ldr	r3, [pc, #540]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005244:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524c:	4983      	ldr	r1, [pc, #524]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005260:	4b7e      	ldr	r3, [pc, #504]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005266:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526e:	497b      	ldr	r1, [pc, #492]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0310 	and.w	r3, r3, #16
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005282:	4b76      	ldr	r3, [pc, #472]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005288:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005290:	4972      	ldr	r1, [pc, #456]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0320 	and.w	r3, r3, #32
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052a4:	4b6d      	ldr	r3, [pc, #436]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052b2:	496a      	ldr	r1, [pc, #424]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052c6:	4b65      	ldr	r3, [pc, #404]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d4:	4961      	ldr	r1, [pc, #388]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052e8:	4b5c      	ldr	r3, [pc, #368]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052f6:	4959      	ldr	r1, [pc, #356]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800530a:	4b54      	ldr	r3, [pc, #336]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005310:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005318:	4950      	ldr	r1, [pc, #320]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800532c:	4b4b      	ldr	r3, [pc, #300]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800532e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005332:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533a:	4948      	ldr	r1, [pc, #288]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800534e:	4b43      	ldr	r3, [pc, #268]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005354:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800535c:	493f      	ldr	r1, [pc, #252]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d028      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005370:	4b3a      	ldr	r3, [pc, #232]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005376:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800537e:	4937      	ldr	r1, [pc, #220]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005380:	4313      	orrs	r3, r2
 8005382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800538a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800538e:	d106      	bne.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005390:	4b32      	ldr	r3, [pc, #200]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	4a31      	ldr	r2, [pc, #196]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539a:	60d3      	str	r3, [r2, #12]
 800539c:	e011      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053a6:	d10c      	bne.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	3304      	adds	r3, #4
 80053ac:	2101      	movs	r1, #1
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 f8d8 	bl	8005564 <RCCEx_PLLSAI1_Config>
 80053b4:	4603      	mov	r3, r0
 80053b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80053b8:	7cfb      	ldrb	r3, [r7, #19]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80053be:	7cfb      	ldrb	r3, [r7, #19]
 80053c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d028      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80053ce:	4b23      	ldr	r3, [pc, #140]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053dc:	491f      	ldr	r1, [pc, #124]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053ec:	d106      	bne.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053ee:	4b1b      	ldr	r3, [pc, #108]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	4a1a      	ldr	r2, [pc, #104]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053f8:	60d3      	str	r3, [r2, #12]
 80053fa:	e011      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005400:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005404:	d10c      	bne.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	3304      	adds	r3, #4
 800540a:	2101      	movs	r1, #1
 800540c:	4618      	mov	r0, r3
 800540e:	f000 f8a9 	bl	8005564 <RCCEx_PLLSAI1_Config>
 8005412:	4603      	mov	r3, r0
 8005414:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005416:	7cfb      	ldrb	r3, [r7, #19]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800541c:	7cfb      	ldrb	r3, [r7, #19]
 800541e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d02b      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800542c:	4b0b      	ldr	r3, [pc, #44]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800542e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005432:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800543a:	4908      	ldr	r1, [pc, #32]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800543c:	4313      	orrs	r3, r2
 800543e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005446:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800544a:	d109      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800544c:	4b03      	ldr	r3, [pc, #12]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	4a02      	ldr	r2, [pc, #8]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005456:	60d3      	str	r3, [r2, #12]
 8005458:	e014      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800545a:	bf00      	nop
 800545c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005464:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005468:	d10c      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3304      	adds	r3, #4
 800546e:	2101      	movs	r1, #1
 8005470:	4618      	mov	r0, r3
 8005472:	f000 f877 	bl	8005564 <RCCEx_PLLSAI1_Config>
 8005476:	4603      	mov	r3, r0
 8005478:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800547a:	7cfb      	ldrb	r3, [r7, #19]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005480:	7cfb      	ldrb	r3, [r7, #19]
 8005482:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d02f      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005490:	4b2b      	ldr	r3, [pc, #172]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005496:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800549e:	4928      	ldr	r1, [pc, #160]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054ae:	d10d      	bne.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3304      	adds	r3, #4
 80054b4:	2102      	movs	r1, #2
 80054b6:	4618      	mov	r0, r3
 80054b8:	f000 f854 	bl	8005564 <RCCEx_PLLSAI1_Config>
 80054bc:	4603      	mov	r3, r0
 80054be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054c0:	7cfb      	ldrb	r3, [r7, #19]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d014      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80054c6:	7cfb      	ldrb	r3, [r7, #19]
 80054c8:	74bb      	strb	r3, [r7, #18]
 80054ca:	e011      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054d4:	d10c      	bne.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	3320      	adds	r3, #32
 80054da:	2102      	movs	r1, #2
 80054dc:	4618      	mov	r0, r3
 80054de:	f000 f935 	bl	800574c <RCCEx_PLLSAI2_Config>
 80054e2:	4603      	mov	r3, r0
 80054e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054e6:	7cfb      	ldrb	r3, [r7, #19]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80054ec:	7cfb      	ldrb	r3, [r7, #19]
 80054ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00a      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054fc:	4b10      	ldr	r3, [pc, #64]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005502:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800550a:	490d      	ldr	r1, [pc, #52]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800550c:	4313      	orrs	r3, r2
 800550e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800551e:	4b08      	ldr	r3, [pc, #32]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005524:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800552e:	4904      	ldr	r1, [pc, #16]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005536:	7cbb      	ldrb	r3, [r7, #18]
}
 8005538:	4618      	mov	r0, r3
 800553a:	3718      	adds	r7, #24
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40021000 	.word	0x40021000

08005544 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005544:	b480      	push	{r7}
 8005546:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005548:	4b05      	ldr	r3, [pc, #20]	; (8005560 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a04      	ldr	r2, [pc, #16]	; (8005560 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800554e:	f043 0304 	orr.w	r3, r3, #4
 8005552:	6013      	str	r3, [r2, #0]
}
 8005554:	bf00      	nop
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	40021000 	.word	0x40021000

08005564 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005572:	4b75      	ldr	r3, [pc, #468]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f003 0303 	and.w	r3, r3, #3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d018      	beq.n	80055b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800557e:	4b72      	ldr	r3, [pc, #456]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f003 0203 	and.w	r2, r3, #3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d10d      	bne.n	80055aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
       ||
 8005592:	2b00      	cmp	r3, #0
 8005594:	d009      	beq.n	80055aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005596:	4b6c      	ldr	r3, [pc, #432]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	091b      	lsrs	r3, r3, #4
 800559c:	f003 0307 	and.w	r3, r3, #7
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
       ||
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d047      	beq.n	800563a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	73fb      	strb	r3, [r7, #15]
 80055ae:	e044      	b.n	800563a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d018      	beq.n	80055ea <RCCEx_PLLSAI1_Config+0x86>
 80055b8:	2b03      	cmp	r3, #3
 80055ba:	d825      	bhi.n	8005608 <RCCEx_PLLSAI1_Config+0xa4>
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d002      	beq.n	80055c6 <RCCEx_PLLSAI1_Config+0x62>
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d009      	beq.n	80055d8 <RCCEx_PLLSAI1_Config+0x74>
 80055c4:	e020      	b.n	8005608 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055c6:	4b60      	ldr	r3, [pc, #384]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11d      	bne.n	800560e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d6:	e01a      	b.n	800560e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055d8:	4b5b      	ldr	r3, [pc, #364]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d116      	bne.n	8005612 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e8:	e013      	b.n	8005612 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055ea:	4b57      	ldr	r3, [pc, #348]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10f      	bne.n	8005616 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055f6:	4b54      	ldr	r3, [pc, #336]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d109      	bne.n	8005616 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005606:	e006      	b.n	8005616 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	73fb      	strb	r3, [r7, #15]
      break;
 800560c:	e004      	b.n	8005618 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800560e:	bf00      	nop
 8005610:	e002      	b.n	8005618 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005612:	bf00      	nop
 8005614:	e000      	b.n	8005618 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005616:	bf00      	nop
    }

    if(status == HAL_OK)
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10d      	bne.n	800563a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800561e:	4b4a      	ldr	r3, [pc, #296]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6819      	ldr	r1, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	3b01      	subs	r3, #1
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	430b      	orrs	r3, r1
 8005634:	4944      	ldr	r1, [pc, #272]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005636:	4313      	orrs	r3, r2
 8005638:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800563a:	7bfb      	ldrb	r3, [r7, #15]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d17d      	bne.n	800573c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005640:	4b41      	ldr	r3, [pc, #260]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a40      	ldr	r2, [pc, #256]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005646:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800564a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800564c:	f7fd f8d0 	bl	80027f0 <HAL_GetTick>
 8005650:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005652:	e009      	b.n	8005668 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005654:	f7fd f8cc 	bl	80027f0 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	2b02      	cmp	r3, #2
 8005660:	d902      	bls.n	8005668 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	73fb      	strb	r3, [r7, #15]
        break;
 8005666:	e005      	b.n	8005674 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005668:	4b37      	ldr	r3, [pc, #220]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1ef      	bne.n	8005654 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005674:	7bfb      	ldrb	r3, [r7, #15]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d160      	bne.n	800573c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d111      	bne.n	80056a4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005680:	4b31      	ldr	r3, [pc, #196]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005688:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6892      	ldr	r2, [r2, #8]
 8005690:	0211      	lsls	r1, r2, #8
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	68d2      	ldr	r2, [r2, #12]
 8005696:	0912      	lsrs	r2, r2, #4
 8005698:	0452      	lsls	r2, r2, #17
 800569a:	430a      	orrs	r2, r1
 800569c:	492a      	ldr	r1, [pc, #168]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	610b      	str	r3, [r1, #16]
 80056a2:	e027      	b.n	80056f4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d112      	bne.n	80056d0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056aa:	4b27      	ldr	r3, [pc, #156]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80056b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	6892      	ldr	r2, [r2, #8]
 80056ba:	0211      	lsls	r1, r2, #8
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6912      	ldr	r2, [r2, #16]
 80056c0:	0852      	lsrs	r2, r2, #1
 80056c2:	3a01      	subs	r2, #1
 80056c4:	0552      	lsls	r2, r2, #21
 80056c6:	430a      	orrs	r2, r1
 80056c8:	491f      	ldr	r1, [pc, #124]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	610b      	str	r3, [r1, #16]
 80056ce:	e011      	b.n	80056f4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056d0:	4b1d      	ldr	r3, [pc, #116]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80056d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6892      	ldr	r2, [r2, #8]
 80056e0:	0211      	lsls	r1, r2, #8
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	6952      	ldr	r2, [r2, #20]
 80056e6:	0852      	lsrs	r2, r2, #1
 80056e8:	3a01      	subs	r2, #1
 80056ea:	0652      	lsls	r2, r2, #25
 80056ec:	430a      	orrs	r2, r1
 80056ee:	4916      	ldr	r1, [pc, #88]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80056f4:	4b14      	ldr	r3, [pc, #80]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a13      	ldr	r2, [pc, #76]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80056fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005700:	f7fd f876 	bl	80027f0 <HAL_GetTick>
 8005704:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005706:	e009      	b.n	800571c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005708:	f7fd f872 	bl	80027f0 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b02      	cmp	r3, #2
 8005714:	d902      	bls.n	800571c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	73fb      	strb	r3, [r7, #15]
          break;
 800571a:	e005      	b.n	8005728 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800571c:	4b0a      	ldr	r3, [pc, #40]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d0ef      	beq.n	8005708 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005728:	7bfb      	ldrb	r3, [r7, #15]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d106      	bne.n	800573c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800572e:	4b06      	ldr	r3, [pc, #24]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005730:	691a      	ldr	r2, [r3, #16]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	4904      	ldr	r1, [pc, #16]	; (8005748 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005738:	4313      	orrs	r3, r2
 800573a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800573c:	7bfb      	ldrb	r3, [r7, #15]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	40021000 	.word	0x40021000

0800574c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800575a:	4b6a      	ldr	r3, [pc, #424]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f003 0303 	and.w	r3, r3, #3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d018      	beq.n	8005798 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005766:	4b67      	ldr	r3, [pc, #412]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	f003 0203 	and.w	r2, r3, #3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	429a      	cmp	r2, r3
 8005774:	d10d      	bne.n	8005792 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
       ||
 800577a:	2b00      	cmp	r3, #0
 800577c:	d009      	beq.n	8005792 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800577e:	4b61      	ldr	r3, [pc, #388]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	091b      	lsrs	r3, r3, #4
 8005784:	f003 0307 	and.w	r3, r3, #7
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
       ||
 800578e:	429a      	cmp	r2, r3
 8005790:	d047      	beq.n	8005822 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	73fb      	strb	r3, [r7, #15]
 8005796:	e044      	b.n	8005822 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2b03      	cmp	r3, #3
 800579e:	d018      	beq.n	80057d2 <RCCEx_PLLSAI2_Config+0x86>
 80057a0:	2b03      	cmp	r3, #3
 80057a2:	d825      	bhi.n	80057f0 <RCCEx_PLLSAI2_Config+0xa4>
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d002      	beq.n	80057ae <RCCEx_PLLSAI2_Config+0x62>
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d009      	beq.n	80057c0 <RCCEx_PLLSAI2_Config+0x74>
 80057ac:	e020      	b.n	80057f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057ae:	4b55      	ldr	r3, [pc, #340]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d11d      	bne.n	80057f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057be:	e01a      	b.n	80057f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80057c0:	4b50      	ldr	r3, [pc, #320]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d116      	bne.n	80057fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057d0:	e013      	b.n	80057fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80057d2:	4b4c      	ldr	r3, [pc, #304]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10f      	bne.n	80057fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80057de:	4b49      	ldr	r3, [pc, #292]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d109      	bne.n	80057fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057ee:	e006      	b.n	80057fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	73fb      	strb	r3, [r7, #15]
      break;
 80057f4:	e004      	b.n	8005800 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057f6:	bf00      	nop
 80057f8:	e002      	b.n	8005800 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057fa:	bf00      	nop
 80057fc:	e000      	b.n	8005800 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8005800:	7bfb      	ldrb	r3, [r7, #15]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d10d      	bne.n	8005822 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005806:	4b3f      	ldr	r3, [pc, #252]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6819      	ldr	r1, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	3b01      	subs	r3, #1
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	430b      	orrs	r3, r1
 800581c:	4939      	ldr	r1, [pc, #228]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 800581e:	4313      	orrs	r3, r2
 8005820:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005822:	7bfb      	ldrb	r3, [r7, #15]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d167      	bne.n	80058f8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005828:	4b36      	ldr	r3, [pc, #216]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a35      	ldr	r2, [pc, #212]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 800582e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005832:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005834:	f7fc ffdc 	bl	80027f0 <HAL_GetTick>
 8005838:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800583a:	e009      	b.n	8005850 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800583c:	f7fc ffd8 	bl	80027f0 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d902      	bls.n	8005850 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	73fb      	strb	r3, [r7, #15]
        break;
 800584e:	e005      	b.n	800585c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005850:	4b2c      	ldr	r3, [pc, #176]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1ef      	bne.n	800583c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800585c:	7bfb      	ldrb	r3, [r7, #15]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d14a      	bne.n	80058f8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d111      	bne.n	800588c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005868:	4b26      	ldr	r3, [pc, #152]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	6892      	ldr	r2, [r2, #8]
 8005878:	0211      	lsls	r1, r2, #8
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	68d2      	ldr	r2, [r2, #12]
 800587e:	0912      	lsrs	r2, r2, #4
 8005880:	0452      	lsls	r2, r2, #17
 8005882:	430a      	orrs	r2, r1
 8005884:	491f      	ldr	r1, [pc, #124]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005886:	4313      	orrs	r3, r2
 8005888:	614b      	str	r3, [r1, #20]
 800588a:	e011      	b.n	80058b0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800588c:	4b1d      	ldr	r3, [pc, #116]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005894:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6892      	ldr	r2, [r2, #8]
 800589c:	0211      	lsls	r1, r2, #8
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6912      	ldr	r2, [r2, #16]
 80058a2:	0852      	lsrs	r2, r2, #1
 80058a4:	3a01      	subs	r2, #1
 80058a6:	0652      	lsls	r2, r2, #25
 80058a8:	430a      	orrs	r2, r1
 80058aa:	4916      	ldr	r1, [pc, #88]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80058b0:	4b14      	ldr	r3, [pc, #80]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a13      	ldr	r2, [pc, #76]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058bc:	f7fc ff98 	bl	80027f0 <HAL_GetTick>
 80058c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058c2:	e009      	b.n	80058d8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80058c4:	f7fc ff94 	bl	80027f0 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d902      	bls.n	80058d8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	73fb      	strb	r3, [r7, #15]
          break;
 80058d6:	e005      	b.n	80058e4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058d8:	4b0a      	ldr	r3, [pc, #40]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d0ef      	beq.n	80058c4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80058e4:	7bfb      	ldrb	r3, [r7, #15]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80058ea:	4b06      	ldr	r3, [pc, #24]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ec:	695a      	ldr	r2, [r3, #20]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	4904      	ldr	r1, [pc, #16]	; (8005904 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80058f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	40021000 	.word	0x40021000

08005908 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e095      	b.n	8005a46 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591e:	2b00      	cmp	r3, #0
 8005920:	d108      	bne.n	8005934 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800592a:	d009      	beq.n	8005940 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	61da      	str	r2, [r3, #28]
 8005932:	e005      	b.n	8005940 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d106      	bne.n	8005960 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7fc fbbe 	bl	80020dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2202      	movs	r2, #2
 8005964:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005976:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005980:	d902      	bls.n	8005988 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	e002      	b.n	800598e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800598c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005996:	d007      	beq.n	80059a8 <HAL_SPI_Init+0xa0>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059a0:	d002      	beq.n	80059a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80059b8:	431a      	orrs	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f003 0302 	and.w	r3, r3, #2
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059d6:	431a      	orrs	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059e0:	431a      	orrs	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ea:	ea42 0103 	orr.w	r1, r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	0c1b      	lsrs	r3, r3, #16
 8005a04:	f003 0204 	and.w	r2, r3, #4
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	f003 0310 	and.w	r3, r3, #16
 8005a10:	431a      	orrs	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005a24:	ea42 0103 	orr.w	r1, r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005a44:	2300      	movs	r3, #0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b082      	sub	sp, #8
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e01a      	b.n	8005a96 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2202      	movs	r2, #2
 8005a64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a76:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7fc fb7b 	bl	8002174 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b088      	sub	sp, #32
 8005aa2:	af02      	add	r7, sp, #8
 8005aa4:	60f8      	str	r0, [r7, #12]
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	603b      	str	r3, [r7, #0]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005aba:	d112      	bne.n	8005ae2 <HAL_SPI_Receive+0x44>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10e      	bne.n	8005ae2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2204      	movs	r2, #4
 8005ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005acc:	88fa      	ldrh	r2, [r7, #6]
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	68b9      	ldr	r1, [r7, #8]
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 f910 	bl	8005cfe <HAL_SPI_TransmitReceive>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	e109      	b.n	8005cf6 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d101      	bne.n	8005af0 <HAL_SPI_Receive+0x52>
 8005aec:	2302      	movs	r3, #2
 8005aee:	e102      	b.n	8005cf6 <HAL_SPI_Receive+0x258>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005af8:	f7fc fe7a 	bl	80027f0 <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d002      	beq.n	8005b10 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b0e:	e0e9      	b.n	8005ce4 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_SPI_Receive+0x7e>
 8005b16:	88fb      	ldrh	r3, [r7, #6]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d102      	bne.n	8005b22 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b20:	e0e0      	b.n	8005ce4 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2204      	movs	r2, #4
 8005b26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	88fa      	ldrh	r2, [r7, #6]
 8005b3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	88fa      	ldrh	r2, [r7, #6]
 8005b42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b6c:	d908      	bls.n	8005b80 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b7c:	605a      	str	r2, [r3, #4]
 8005b7e:	e007      	b.n	8005b90 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b8e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b98:	d10f      	bne.n	8005bba <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ba8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005bb8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc4:	2b40      	cmp	r3, #64	; 0x40
 8005bc6:	d007      	beq.n	8005bd8 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bd6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005be0:	d867      	bhi.n	8005cb2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005be2:	e030      	b.n	8005c46 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d117      	bne.n	8005c22 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f103 020c 	add.w	r2, r3, #12
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfe:	7812      	ldrb	r2, [r2, #0]
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005c20:	e011      	b.n	8005c46 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c22:	f7fc fde5 	bl	80027f0 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d803      	bhi.n	8005c3a <HAL_SPI_Receive+0x19c>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c38:	d102      	bne.n	8005c40 <HAL_SPI_Receive+0x1a2>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d102      	bne.n	8005c46 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005c44:	e04e      	b.n	8005ce4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1c8      	bne.n	8005be4 <HAL_SPI_Receive+0x146>
 8005c52:	e034      	b.n	8005cbe <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d115      	bne.n	8005c8e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6c:	b292      	uxth	r2, r2
 8005c6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c74:	1c9a      	adds	r2, r3, #2
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005c8c:	e011      	b.n	8005cb2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c8e:	f7fc fdaf 	bl	80027f0 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d803      	bhi.n	8005ca6 <HAL_SPI_Receive+0x208>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca4:	d102      	bne.n	8005cac <HAL_SPI_Receive+0x20e>
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d102      	bne.n	8005cb2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cb0:	e018      	b.n	8005ce4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1ca      	bne.n	8005c54 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	6839      	ldr	r1, [r7, #0]
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f000 fffe 	bl	8006cc4 <SPI_EndRxTransaction>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d002      	beq.n	8005cd4 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	75fb      	strb	r3, [r7, #23]
 8005ce0:	e000      	b.n	8005ce4 <HAL_SPI_Receive+0x246>
  }

error :
 8005ce2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}

08005cfe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b08a      	sub	sp, #40	; 0x28
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	60f8      	str	r0, [r7, #12]
 8005d06:	60b9      	str	r1, [r7, #8]
 8005d08:	607a      	str	r2, [r7, #4]
 8005d0a:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005d10:	2300      	movs	r3, #0
 8005d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_SPI_TransmitReceive+0x26>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e1fb      	b.n	800611c <HAL_SPI_TransmitReceive+0x41e>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d2c:	f7fc fd60 	bl	80027f0 <HAL_GetTick>
 8005d30:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d38:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005d40:	887b      	ldrh	r3, [r7, #2]
 8005d42:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005d44:	887b      	ldrh	r3, [r7, #2]
 8005d46:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d48:	7efb      	ldrb	r3, [r7, #27]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d00e      	beq.n	8005d6c <HAL_SPI_TransmitReceive+0x6e>
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d54:	d106      	bne.n	8005d64 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d102      	bne.n	8005d64 <HAL_SPI_TransmitReceive+0x66>
 8005d5e:	7efb      	ldrb	r3, [r7, #27]
 8005d60:	2b04      	cmp	r3, #4
 8005d62:	d003      	beq.n	8005d6c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005d64:	2302      	movs	r3, #2
 8005d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005d6a:	e1cd      	b.n	8006108 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <HAL_SPI_TransmitReceive+0x80>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d002      	beq.n	8005d7e <HAL_SPI_TransmitReceive+0x80>
 8005d78:	887b      	ldrh	r3, [r7, #2]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d103      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005d84:	e1c0      	b.n	8006108 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d003      	beq.n	8005d9a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2205      	movs	r2, #5
 8005d96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	887a      	ldrh	r2, [r7, #2]
 8005daa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	887a      	ldrh	r2, [r7, #2]
 8005db2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	887a      	ldrh	r2, [r7, #2]
 8005dc0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	887a      	ldrh	r2, [r7, #2]
 8005dc6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ddc:	d802      	bhi.n	8005de4 <HAL_SPI_TransmitReceive+0xe6>
 8005dde:	8a3b      	ldrh	r3, [r7, #16]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d908      	bls.n	8005df6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005df2:	605a      	str	r2, [r3, #4]
 8005df4:	e007      	b.n	8005e06 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	685a      	ldr	r2, [r3, #4]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e04:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e10:	2b40      	cmp	r3, #64	; 0x40
 8005e12:	d007      	beq.n	8005e24 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e2c:	d97c      	bls.n	8005f28 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_SPI_TransmitReceive+0x13e>
 8005e36:	8a7b      	ldrh	r3, [r7, #18]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d169      	bne.n	8005f10 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e40:	881a      	ldrh	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4c:	1c9a      	adds	r2, r3, #2
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	b29a      	uxth	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e60:	e056      	b.n	8005f10 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d11b      	bne.n	8005ea8 <HAL_SPI_TransmitReceive+0x1aa>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d016      	beq.n	8005ea8 <HAL_SPI_TransmitReceive+0x1aa>
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d113      	bne.n	8005ea8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e84:	881a      	ldrh	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e90:	1c9a      	adds	r2, r3, #2
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d11c      	bne.n	8005ef0 <HAL_SPI_TransmitReceive+0x1f2>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d016      	beq.n	8005ef0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68da      	ldr	r2, [r3, #12]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ecc:	b292      	uxth	r2, r2
 8005ece:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed4:	1c9a      	adds	r2, r3, #2
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005eec:	2301      	movs	r3, #1
 8005eee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ef0:	f7fc fc7e 	bl	80027f0 <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d807      	bhi.n	8005f10 <HAL_SPI_TransmitReceive+0x212>
 8005f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f06:	d003      	beq.n	8005f10 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005f0e:	e0fb      	b.n	8006108 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1a3      	bne.n	8005e62 <HAL_SPI_TransmitReceive+0x164>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d19d      	bne.n	8005e62 <HAL_SPI_TransmitReceive+0x164>
 8005f26:	e0df      	b.n	80060e8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d003      	beq.n	8005f38 <HAL_SPI_TransmitReceive+0x23a>
 8005f30:	8a7b      	ldrh	r3, [r7, #18]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	f040 80cb 	bne.w	80060ce <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d912      	bls.n	8005f68 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f46:	881a      	ldrh	r2, [r3, #0]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f52:	1c9a      	adds	r2, r3, #2
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	3b02      	subs	r3, #2
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f66:	e0b2      	b.n	80060ce <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	330c      	adds	r3, #12
 8005f72:	7812      	ldrb	r2, [r2, #0]
 8005f74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f8e:	e09e      	b.n	80060ce <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f003 0302 	and.w	r3, r3, #2
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d134      	bne.n	8006008 <HAL_SPI_TransmitReceive+0x30a>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d02f      	beq.n	8006008 <HAL_SPI_TransmitReceive+0x30a>
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d12c      	bne.n	8006008 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d912      	bls.n	8005fde <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbc:	881a      	ldrh	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc8:	1c9a      	adds	r2, r3, #2
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	3b02      	subs	r3, #2
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fdc:	e012      	b.n	8006004 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	330c      	adds	r3, #12
 8005fe8:	7812      	ldrb	r2, [r2, #0]
 8005fea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff0:	1c5a      	adds	r2, r3, #1
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	3b01      	subs	r3, #1
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b01      	cmp	r3, #1
 8006014:	d148      	bne.n	80060a8 <HAL_SPI_TransmitReceive+0x3aa>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800601c:	b29b      	uxth	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d042      	beq.n	80060a8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006028:	b29b      	uxth	r3, r3
 800602a:	2b01      	cmp	r3, #1
 800602c:	d923      	bls.n	8006076 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68da      	ldr	r2, [r3, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006038:	b292      	uxth	r2, r2
 800603a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006040:	1c9a      	adds	r2, r3, #2
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800604c:	b29b      	uxth	r3, r3
 800604e:	3b02      	subs	r3, #2
 8006050:	b29a      	uxth	r2, r3
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800605e:	b29b      	uxth	r3, r3
 8006060:	2b01      	cmp	r3, #1
 8006062:	d81f      	bhi.n	80060a4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006072:	605a      	str	r2, [r3, #4]
 8006074:	e016      	b.n	80060a4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f103 020c 	add.w	r2, r3, #12
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006082:	7812      	ldrb	r2, [r2, #0]
 8006084:	b2d2      	uxtb	r2, r2
 8006086:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006098:	b29b      	uxth	r3, r3
 800609a:	3b01      	subs	r3, #1
 800609c:	b29a      	uxth	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060a4:	2301      	movs	r3, #1
 80060a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060a8:	f7fc fba2 	bl	80027f0 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d803      	bhi.n	80060c0 <HAL_SPI_TransmitReceive+0x3c2>
 80060b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060be:	d102      	bne.n	80060c6 <HAL_SPI_TransmitReceive+0x3c8>
 80060c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d103      	bne.n	80060ce <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80060cc:	e01c      	b.n	8006108 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f47f af5b 	bne.w	8005f90 <HAL_SPI_TransmitReceive+0x292>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f47f af54 	bne.w	8005f90 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060e8:	69fa      	ldr	r2, [r7, #28]
 80060ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 fe41 	bl	8006d74 <SPI_EndRxTxTransaction>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d006      	beq.n	8006106 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2220      	movs	r2, #32
 8006102:	661a      	str	r2, [r3, #96]	; 0x60
 8006104:	e000      	b.n	8006108 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006106:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006118:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800611c:	4618      	mov	r0, r3
 800611e:	3728      	adds	r7, #40	; 0x28
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006124:	b480      	push	{r7}
 8006126:	b087      	sub	sp, #28
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	4613      	mov	r3, r2
 8006130:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_SPI_Transmit_IT+0x20>
 8006140:	2302      	movs	r3, #2
 8006142:	e072      	b.n	800622a <HAL_SPI_Transmit_IT+0x106>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d002      	beq.n	8006158 <HAL_SPI_Transmit_IT+0x34>
 8006152:	88fb      	ldrh	r3, [r7, #6]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d102      	bne.n	800615e <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800615c:	e060      	b.n	8006220 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b01      	cmp	r3, #1
 8006168:	d002      	beq.n	8006170 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800616a:	2302      	movs	r3, #2
 800616c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800616e:	e057      	b.n	8006220 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2203      	movs	r2, #3
 8006174:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	88fa      	ldrh	r2, [r7, #6]
 8006188:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	88fa      	ldrh	r2, [r7, #6]
 800618e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2200      	movs	r2, #0
 8006194:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061b4:	d903      	bls.n	80061be <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	4a1f      	ldr	r2, [pc, #124]	; (8006238 <HAL_SPI_Transmit_IT+0x114>)
 80061ba:	651a      	str	r2, [r3, #80]	; 0x50
 80061bc:	e002      	b.n	80061c4 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	4a1e      	ldr	r2, [pc, #120]	; (800623c <HAL_SPI_Transmit_IT+0x118>)
 80061c2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061cc:	d10f      	bne.n	80061ee <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80061fc:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006208:	2b40      	cmp	r3, #64	; 0x40
 800620a:	d008      	beq.n	800621e <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800621a:	601a      	str	r2, [r3, #0]
 800621c:	e000      	b.n	8006220 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 800621e:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006228:	7dfb      	ldrb	r3, [r7, #23]
}
 800622a:	4618      	mov	r0, r3
 800622c:	371c      	adds	r7, #28
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	08006a4b 	.word	0x08006a4b
 800623c:	08006a05 	.word	0x08006a05

08006240 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	4613      	mov	r3, r2
 800624c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d110      	bne.n	800627c <HAL_SPI_Receive_IT+0x3c>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006262:	d10b      	bne.n	800627c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2204      	movs	r2, #4
 8006268:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800626c:	88fb      	ldrh	r3, [r7, #6]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	68b9      	ldr	r1, [r7, #8]
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 f894 	bl	80063a0 <HAL_SPI_TransmitReceive_IT>
 8006278:	4603      	mov	r3, r0
 800627a:	e089      	b.n	8006390 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006282:	2b01      	cmp	r3, #1
 8006284:	d101      	bne.n	800628a <HAL_SPI_Receive_IT+0x4a>
 8006286:	2302      	movs	r3, #2
 8006288:	e082      	b.n	8006390 <HAL_SPI_Receive_IT+0x150>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2201      	movs	r2, #1
 800628e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b01      	cmp	r3, #1
 800629c:	d002      	beq.n	80062a4 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800629e:	2302      	movs	r3, #2
 80062a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062a2:	e070      	b.n	8006386 <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <HAL_SPI_Receive_IT+0x70>
 80062aa:	88fb      	ldrh	r3, [r7, #6]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d102      	bne.n	80062b6 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062b4:	e067      	b.n	8006386 <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2204      	movs	r2, #4
 80062ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	68ba      	ldr	r2, [r7, #8]
 80062c8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	88fa      	ldrh	r2, [r7, #6]
 80062ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	88fa      	ldrh	r2, [r7, #6]
 80062d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062fa:	d90b      	bls.n	8006314 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	685a      	ldr	r2, [r3, #4]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800630a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4a22      	ldr	r2, [pc, #136]	; (8006398 <HAL_SPI_Receive_IT+0x158>)
 8006310:	64da      	str	r2, [r3, #76]	; 0x4c
 8006312:	e00a      	b.n	800632a <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006322:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4a1d      	ldr	r2, [pc, #116]	; (800639c <HAL_SPI_Receive_IT+0x15c>)
 8006328:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006332:	d10f      	bne.n	8006354 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006342:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006352:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8006362:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800636e:	2b40      	cmp	r3, #64	; 0x40
 8006370:	d008      	beq.n	8006384 <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	e000      	b.n	8006386 <HAL_SPI_Receive_IT+0x146>
  }

error :
 8006384:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800638e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	080069b9 	.word	0x080069b9
 800639c:	08006969 	.word	0x08006969

080063a0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b087      	sub	sp, #28
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
 80063ac:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_SPI_TransmitReceive_IT+0x20>
 80063bc:	2302      	movs	r3, #2
 80063be:	e091      	b.n	80064e4 <HAL_SPI_TransmitReceive_IT+0x144>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063ce:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80063d6:	7dbb      	ldrb	r3, [r7, #22]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d00d      	beq.n	80063f8 <HAL_SPI_TransmitReceive_IT+0x58>
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063e2:	d106      	bne.n	80063f2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d102      	bne.n	80063f2 <HAL_SPI_TransmitReceive_IT+0x52>
 80063ec:	7dbb      	ldrb	r3, [r7, #22]
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d002      	beq.n	80063f8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80063f2:	2302      	movs	r3, #2
 80063f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80063f6:	e070      	b.n	80064da <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d005      	beq.n	800640a <HAL_SPI_TransmitReceive_IT+0x6a>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <HAL_SPI_TransmitReceive_IT+0x6a>
 8006404:	887b      	ldrh	r3, [r7, #2]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d102      	bne.n	8006410 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800640e:	e064      	b.n	80064da <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b04      	cmp	r3, #4
 800641a:	d003      	beq.n	8006424 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2205      	movs	r2, #5
 8006420:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	887a      	ldrh	r2, [r7, #2]
 8006434:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	887a      	ldrh	r2, [r7, #2]
 800643a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	887a      	ldrh	r2, [r7, #2]
 8006446:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	887a      	ldrh	r2, [r7, #2]
 800644e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800645a:	d906      	bls.n	800646a <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	4a24      	ldr	r2, [pc, #144]	; (80064f0 <HAL_SPI_TransmitReceive_IT+0x150>)
 8006460:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	4a23      	ldr	r2, [pc, #140]	; (80064f4 <HAL_SPI_TransmitReceive_IT+0x154>)
 8006466:	651a      	str	r2, [r3, #80]	; 0x50
 8006468:	e005      	b.n	8006476 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4a22      	ldr	r2, [pc, #136]	; (80064f8 <HAL_SPI_TransmitReceive_IT+0x158>)
 800646e:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4a22      	ldr	r2, [pc, #136]	; (80064fc <HAL_SPI_TransmitReceive_IT+0x15c>)
 8006474:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800647e:	d802      	bhi.n	8006486 <HAL_SPI_TransmitReceive_IT+0xe6>
 8006480:	887b      	ldrh	r3, [r7, #2]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d908      	bls.n	8006498 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006494:	605a      	str	r2, [r3, #4]
 8006496:	e007      	b.n	80064a8 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80064a6:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80064b6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c2:	2b40      	cmp	r3, #64	; 0x40
 80064c4:	d008      	beq.n	80064d8 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	e000      	b.n	80064da <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 80064d8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80064e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	371c      	adds	r7, #28
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	080068a3 	.word	0x080068a3
 80064f4:	08006909 	.word	0x08006909
 80064f8:	08006753 	.word	0x08006753
 80064fc:	08006811 	.word	0x08006811

08006500 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b088      	sub	sp, #32
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	099b      	lsrs	r3, r3, #6
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	2b00      	cmp	r3, #0
 8006522:	d10f      	bne.n	8006544 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00a      	beq.n	8006544 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	099b      	lsrs	r3, r3, #6
 8006532:	f003 0301 	and.w	r3, r3, #1
 8006536:	2b00      	cmp	r3, #0
 8006538:	d004      	beq.n	8006544 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	4798      	blx	r3
    return;
 8006542:	e0d7      	b.n	80066f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	085b      	lsrs	r3, r3, #1
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00a      	beq.n	8006566 <HAL_SPI_IRQHandler+0x66>
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	09db      	lsrs	r3, r3, #7
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	4798      	blx	r3
    return;
 8006564:	e0c6      	b.n	80066f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	095b      	lsrs	r3, r3, #5
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10c      	bne.n	800658c <HAL_SPI_IRQHandler+0x8c>
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	099b      	lsrs	r3, r3, #6
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d106      	bne.n	800658c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	0a1b      	lsrs	r3, r3, #8
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	f000 80b4 	beq.w	80066f4 <HAL_SPI_IRQHandler+0x1f4>
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	095b      	lsrs	r3, r3, #5
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b00      	cmp	r3, #0
 8006596:	f000 80ad 	beq.w	80066f4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	099b      	lsrs	r3, r3, #6
 800659e:	f003 0301 	and.w	r3, r3, #1
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d023      	beq.n	80065ee <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d011      	beq.n	80065d6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065b6:	f043 0204 	orr.w	r2, r3, #4
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065be:	2300      	movs	r3, #0
 80065c0:	617b      	str	r3, [r7, #20]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	617b      	str	r3, [r7, #20]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	617b      	str	r3, [r7, #20]
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	e00b      	b.n	80065ee <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065d6:	2300      	movs	r3, #0
 80065d8:	613b      	str	r3, [r7, #16]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	613b      	str	r3, [r7, #16]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	613b      	str	r3, [r7, #16]
 80065ea:	693b      	ldr	r3, [r7, #16]
        return;
 80065ec:	e082      	b.n	80066f4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	095b      	lsrs	r3, r3, #5
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d014      	beq.n	8006624 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fe:	f043 0201 	orr.w	r2, r3, #1
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006606:	2300      	movs	r3, #0
 8006608:	60fb      	str	r3, [r7, #12]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	60fb      	str	r3, [r7, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006620:	601a      	str	r2, [r3, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	0a1b      	lsrs	r3, r3, #8
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00c      	beq.n	800664a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006634:	f043 0208 	orr.w	r2, r3, #8
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800663c:	2300      	movs	r3, #0
 800663e:	60bb      	str	r3, [r7, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	60bb      	str	r3, [r7, #8]
 8006648:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800664e:	2b00      	cmp	r3, #0
 8006650:	d04f      	beq.n	80066f2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006660:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	f003 0302 	and.w	r3, r3, #2
 8006670:	2b00      	cmp	r3, #0
 8006672:	d104      	bne.n	800667e <HAL_SPI_IRQHandler+0x17e>
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d034      	beq.n	80066e8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	685a      	ldr	r2, [r3, #4]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f022 0203 	bic.w	r2, r2, #3
 800668c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006692:	2b00      	cmp	r3, #0
 8006694:	d011      	beq.n	80066ba <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800669a:	4a18      	ldr	r2, [pc, #96]	; (80066fc <HAL_SPI_IRQHandler+0x1fc>)
 800669c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7fc faf4 	bl	8002c90 <HAL_DMA_Abort_IT>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d005      	beq.n	80066ba <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d016      	beq.n	80066f0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c6:	4a0d      	ldr	r2, [pc, #52]	; (80066fc <HAL_SPI_IRQHandler+0x1fc>)
 80066c8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7fc fade 	bl	8002c90 <HAL_DMA_Abort_IT>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00a      	beq.n	80066f0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80066e6:	e003      	b.n	80066f0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f813 	bl	8006714 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80066ee:	e000      	b.n	80066f2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80066f0:	bf00      	nop
    return;
 80066f2:	bf00      	nop
  }
}
 80066f4:	3720      	adds	r7, #32
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	08006729 	.word	0x08006729

08006700 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006734:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f7ff ffe5 	bl	8006714 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800674a:	bf00      	nop
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b082      	sub	sp, #8
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b01      	cmp	r3, #1
 8006764:	d923      	bls.n	80067ae <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68da      	ldr	r2, [r3, #12]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006770:	b292      	uxth	r2, r2
 8006772:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006778:	1c9a      	adds	r2, r3, #2
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006784:	b29b      	uxth	r3, r3
 8006786:	3b02      	subs	r3, #2
 8006788:	b29a      	uxth	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	d11f      	bne.n	80067dc <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067aa:	605a      	str	r2, [r3, #4]
 80067ac:	e016      	b.n	80067dc <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f103 020c 	add.w	r2, r3, #12
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	7812      	ldrb	r2, [r2, #0]
 80067bc:	b2d2      	uxtb	r2, r2
 80067be:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	3b01      	subs	r3, #1
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10f      	bne.n	8006808 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80067f6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d102      	bne.n	8006808 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fafc 	bl	8006e00 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006808:	bf00      	nop
 800680a:	3708      	adds	r7, #8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800681c:	b29b      	uxth	r3, r3
 800681e:	2b01      	cmp	r3, #1
 8006820:	d912      	bls.n	8006848 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006826:	881a      	ldrh	r2, [r3, #0]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006832:	1c9a      	adds	r2, r3, #2
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800683c:	b29b      	uxth	r3, r3
 800683e:	3b02      	subs	r3, #2
 8006840:	b29a      	uxth	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006846:	e012      	b.n	800686e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	330c      	adds	r3, #12
 8006852:	7812      	ldrb	r2, [r2, #0]
 8006854:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685a:	1c5a      	adds	r2, r3, #1
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006864:	b29b      	uxth	r3, r3
 8006866:	3b01      	subs	r3, #1
 8006868:	b29a      	uxth	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006872:	b29b      	uxth	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d110      	bne.n	800689a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006886:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800688e:	b29b      	uxth	r3, r3
 8006890:	2b00      	cmp	r3, #0
 8006892:	d102      	bne.n	800689a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f000 fab3 	bl	8006e00 <SPI_CloseRxTx_ISR>
    }
  }
}
 800689a:	bf00      	nop
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b082      	sub	sp, #8
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b4:	b292      	uxth	r2, r2
 80068b6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068bc:	1c9a      	adds	r2, r3, #2
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10f      	bne.n	8006900 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ee:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d102      	bne.n	8006900 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fa80 	bl	8006e00 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006900:	bf00      	nop
 8006902:	3708      	adds	r7, #8
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006914:	881a      	ldrh	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006920:	1c9a      	adds	r2, r3, #2
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800692a:	b29b      	uxth	r3, r3
 800692c:	3b01      	subs	r3, #1
 800692e:	b29a      	uxth	r2, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006938:	b29b      	uxth	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d110      	bne.n	8006960 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800694c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006954:	b29b      	uxth	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d102      	bne.n	8006960 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fa50 	bl	8006e00 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006960:	bf00      	nop
 8006962:	3708      	adds	r7, #8
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f103 020c 	add.w	r2, r3, #12
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697c:	7812      	ldrb	r2, [r2, #0]
 800697e:	b2d2      	uxtb	r2, r2
 8006980:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006986:	1c5a      	adds	r2, r3, #1
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006992:	b29b      	uxth	r3, r3
 8006994:	3b01      	subs	r3, #1
 8006996:	b29a      	uxth	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d102      	bne.n	80069b0 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fa6a 	bl	8006e84 <SPI_CloseRx_ISR>
  }
}
 80069b0:	bf00      	nop
 80069b2:	3708      	adds	r7, #8
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68da      	ldr	r2, [r3, #12]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ca:	b292      	uxth	r2, r2
 80069cc:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	1c9a      	adds	r2, r3, #2
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069de:	b29b      	uxth	r3, r3
 80069e0:	3b01      	subs	r3, #1
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d102      	bne.n	80069fc <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 fa44 	bl	8006e84 <SPI_CloseRx_ISR>
  }
}
 80069fc:	bf00      	nop
 80069fe:	3708      	adds	r7, #8
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	330c      	adds	r3, #12
 8006a16:	7812      	ldrb	r2, [r2, #0]
 8006a18:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d102      	bne.n	8006a42 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 fa51 	bl	8006ee4 <SPI_CloseTx_ISR>
  }
}
 8006a42:	bf00      	nop
 8006a44:	3708      	adds	r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b082      	sub	sp, #8
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a56:	881a      	ldrh	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a62:	1c9a      	adds	r2, r3, #2
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d102      	bne.n	8006a86 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fa2f 	bl	8006ee4 <SPI_CloseTx_ISR>
  }
}
 8006a86:	bf00      	nop
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
	...

08006a90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b088      	sub	sp, #32
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	603b      	str	r3, [r7, #0]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006aa0:	f7fb fea6 	bl	80027f0 <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa8:	1a9b      	subs	r3, r3, r2
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	4413      	add	r3, r2
 8006aae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ab0:	f7fb fe9e 	bl	80027f0 <HAL_GetTick>
 8006ab4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ab6:	4b39      	ldr	r3, [pc, #228]	; (8006b9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	015b      	lsls	r3, r3, #5
 8006abc:	0d1b      	lsrs	r3, r3, #20
 8006abe:	69fa      	ldr	r2, [r7, #28]
 8006ac0:	fb02 f303 	mul.w	r3, r2, r3
 8006ac4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ac6:	e054      	b.n	8006b72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ace:	d050      	beq.n	8006b72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ad0:	f7fb fe8e 	bl	80027f0 <HAL_GetTick>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	69fa      	ldr	r2, [r7, #28]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d902      	bls.n	8006ae6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d13d      	bne.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685a      	ldr	r2, [r3, #4]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006af4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006afe:	d111      	bne.n	8006b24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b08:	d004      	beq.n	8006b14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b12:	d107      	bne.n	8006b24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b2c:	d10f      	bne.n	8006b4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b3c:	601a      	str	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	e017      	b.n	8006b92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d101      	bne.n	8006b6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689a      	ldr	r2, [r3, #8]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	bf0c      	ite	eq
 8006b82:	2301      	moveq	r3, #1
 8006b84:	2300      	movne	r3, #0
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	461a      	mov	r2, r3
 8006b8a:	79fb      	ldrb	r3, [r7, #7]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d19b      	bne.n	8006ac8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3720      	adds	r7, #32
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20000010 	.word	0x20000010

08006ba0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b088      	sub	sp, #32
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006bae:	f7fb fe1f 	bl	80027f0 <HAL_GetTick>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb6:	1a9b      	subs	r3, r3, r2
 8006bb8:	683a      	ldr	r2, [r7, #0]
 8006bba:	4413      	add	r3, r2
 8006bbc:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006bbe:	f7fb fe17 	bl	80027f0 <HAL_GetTick>
 8006bc2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006bc4:	4b3e      	ldr	r3, [pc, #248]	; (8006cc0 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	4613      	mov	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4413      	add	r3, r2
 8006bce:	00da      	lsls	r2, r3, #3
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	0d1b      	lsrs	r3, r3, #20
 8006bd4:	69fa      	ldr	r2, [r7, #28]
 8006bd6:	fb02 f303 	mul.w	r3, r2, r3
 8006bda:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8006bdc:	e062      	b.n	8006ca4 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006be4:	d109      	bne.n	8006bfa <SPI_WaitFifoStateUntilTimeout+0x5a>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d106      	bne.n	8006bfa <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	330c      	adds	r3, #12
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8006bf8:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c00:	d050      	beq.n	8006ca4 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c02:	f7fb fdf5 	bl	80027f0 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	69fa      	ldr	r2, [r7, #28]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d902      	bls.n	8006c18 <SPI_WaitFifoStateUntilTimeout+0x78>
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d13d      	bne.n	8006c94 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c30:	d111      	bne.n	8006c56 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c3a:	d004      	beq.n	8006c46 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c44:	d107      	bne.n	8006c56 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c5e:	d10f      	bne.n	8006c80 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c6e:	601a      	str	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e010      	b.n	8006cb6 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689a      	ldr	r2, [r3, #8]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	4013      	ands	r3, r2
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d194      	bne.n	8006bde <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3720      	adds	r7, #32
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000010 	.word	0x20000010

08006cc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af02      	add	r7, sp, #8
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cd8:	d111      	bne.n	8006cfe <SPI_EndRxTransaction+0x3a>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ce2:	d004      	beq.n	8006cee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cec:	d107      	bne.n	8006cfe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cfc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	9300      	str	r3, [sp, #0]
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	2200      	movs	r2, #0
 8006d06:	2180      	movs	r1, #128	; 0x80
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f7ff fec1 	bl	8006a90 <SPI_WaitFlagStateUntilTimeout>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d007      	beq.n	8006d24 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d18:	f043 0220 	orr.w	r2, r3, #32
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e023      	b.n	8006d6c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2c:	d11d      	bne.n	8006d6a <SPI_EndRxTransaction+0xa6>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d36:	d004      	beq.n	8006d42 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d40:	d113      	bne.n	8006d6a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f7ff ff26 	bl	8006ba0 <SPI_WaitFifoStateUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d007      	beq.n	8006d6a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d5e:	f043 0220 	orr.w	r2, r3, #32
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006d66:	2303      	movs	r3, #3
 8006d68:	e000      	b.n	8006d6c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f7ff ff07 	bl	8006ba0 <SPI_WaitFifoStateUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d007      	beq.n	8006da8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d9c:	f043 0220 	orr.w	r2, r3, #32
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e027      	b.n	8006df8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	2200      	movs	r2, #0
 8006db0:	2180      	movs	r1, #128	; 0x80
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f7ff fe6c 	bl	8006a90 <SPI_WaitFlagStateUntilTimeout>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d007      	beq.n	8006dce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dc2:	f043 0220 	orr.w	r2, r3, #32
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e014      	b.n	8006df8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	9300      	str	r3, [sp, #0]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f7ff fee0 	bl	8006ba0 <SPI_WaitFifoStateUntilTimeout>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d007      	beq.n	8006df6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dea:	f043 0220 	orr.w	r2, r3, #32
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e000      	b.n	8006df8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e08:	f7fb fcf2 	bl	80027f0 <HAL_GetTick>
 8006e0c:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0220 	bic.w	r2, r2, #32
 8006e1c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	2164      	movs	r1, #100	; 0x64
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7ff ffa6 	bl	8006d74 <SPI_EndRxTxTransaction>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d005      	beq.n	8006e3a <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e32:	f043 0220 	orr.w	r2, r3, #32
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d115      	bne.n	8006e6e <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	2b04      	cmp	r3, #4
 8006e4c:	d107      	bne.n	8006e5e <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2201      	movs	r2, #1
 8006e52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f002 ffc0 	bl	8009ddc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006e5c:	e00e      	b.n	8006e7c <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7ff fc4a 	bl	8006700 <HAL_SPI_TxRxCpltCallback>
}
 8006e6c:	e006      	b.n	8006e7c <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f7ff fc4c 	bl	8006714 <HAL_SPI_ErrorCallback>
}
 8006e7c:	bf00      	nop
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	685a      	ldr	r2, [r3, #4]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006e9a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006e9c:	f7fb fca8 	bl	80027f0 <HAL_GetTick>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	2164      	movs	r1, #100	; 0x64
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f7ff ff0c 	bl	8006cc4 <SPI_EndRxTransaction>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d005      	beq.n	8006ebe <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb6:	f043 0220 	orr.w	r2, r3, #32
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d103      	bne.n	8006ed6 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f002 ff84 	bl	8009ddc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006ed4:	e002      	b.n	8006edc <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7ff fc1c 	bl	8006714 <HAL_SPI_ErrorCallback>
}
 8006edc:	bf00      	nop
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006eec:	f7fb fc80 	bl	80027f0 <HAL_GetTick>
 8006ef0:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006f00:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	2164      	movs	r1, #100	; 0x64
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7ff ff34 	bl	8006d74 <SPI_EndRxTxTransaction>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d005      	beq.n	8006f1e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f16:	f043 0220 	orr.w	r2, r3, #32
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f26:	2300      	movs	r3, #0
 8006f28:	60bb      	str	r3, [r7, #8]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	60bb      	str	r3, [r7, #8]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	60bb      	str	r3, [r7, #8]
 8006f3a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d003      	beq.n	8006f54 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f7ff fbe1 	bl	8006714 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006f52:	e002      	b.n	8006f5a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f002 ff55 	bl	8009e04 <HAL_SPI_TxCpltCallback>
}
 8006f5a:	bf00      	nop
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b082      	sub	sp, #8
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e049      	b.n	8007008 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d106      	bne.n	8006f8e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f841 	bl	8007010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2202      	movs	r2, #2
 8006f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	f000 f9f7 	bl	8007394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3708      	adds	r7, #8
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b01      	cmp	r3, #1
 8007036:	d001      	beq.n	800703c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e04f      	b.n	80070dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2202      	movs	r2, #2
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68da      	ldr	r2, [r3, #12]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f042 0201 	orr.w	r2, r2, #1
 8007052:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a23      	ldr	r2, [pc, #140]	; (80070e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d01d      	beq.n	800709a <HAL_TIM_Base_Start_IT+0x76>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007066:	d018      	beq.n	800709a <HAL_TIM_Base_Start_IT+0x76>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a1f      	ldr	r2, [pc, #124]	; (80070ec <HAL_TIM_Base_Start_IT+0xc8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d013      	beq.n	800709a <HAL_TIM_Base_Start_IT+0x76>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a1e      	ldr	r2, [pc, #120]	; (80070f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d00e      	beq.n	800709a <HAL_TIM_Base_Start_IT+0x76>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a1c      	ldr	r2, [pc, #112]	; (80070f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d009      	beq.n	800709a <HAL_TIM_Base_Start_IT+0x76>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a1b      	ldr	r2, [pc, #108]	; (80070f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d004      	beq.n	800709a <HAL_TIM_Base_Start_IT+0x76>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a19      	ldr	r2, [pc, #100]	; (80070fc <HAL_TIM_Base_Start_IT+0xd8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d115      	bne.n	80070c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	4b17      	ldr	r3, [pc, #92]	; (8007100 <HAL_TIM_Base_Start_IT+0xdc>)
 80070a2:	4013      	ands	r3, r2
 80070a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2b06      	cmp	r3, #6
 80070aa:	d015      	beq.n	80070d8 <HAL_TIM_Base_Start_IT+0xb4>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b2:	d011      	beq.n	80070d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f042 0201 	orr.w	r2, r2, #1
 80070c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c4:	e008      	b.n	80070d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f042 0201 	orr.w	r2, r2, #1
 80070d4:	601a      	str	r2, [r3, #0]
 80070d6:	e000      	b.n	80070da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3714      	adds	r7, #20
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr
 80070e8:	40012c00 	.word	0x40012c00
 80070ec:	40000400 	.word	0x40000400
 80070f0:	40000800 	.word	0x40000800
 80070f4:	40000c00 	.word	0x40000c00
 80070f8:	40013400 	.word	0x40013400
 80070fc:	40014000 	.word	0x40014000
 8007100:	00010007 	.word	0x00010007

08007104 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	f003 0302 	and.w	r3, r3, #2
 8007116:	2b02      	cmp	r3, #2
 8007118:	d122      	bne.n	8007160 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	f003 0302 	and.w	r3, r3, #2
 8007124:	2b02      	cmp	r3, #2
 8007126:	d11b      	bne.n	8007160 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f06f 0202 	mvn.w	r2, #2
 8007130:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	699b      	ldr	r3, [r3, #24]
 800713e:	f003 0303 	and.w	r3, r3, #3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d003      	beq.n	800714e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f905 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 800714c:	e005      	b.n	800715a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f8f7 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 f908 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	f003 0304 	and.w	r3, r3, #4
 800716a:	2b04      	cmp	r3, #4
 800716c:	d122      	bne.n	80071b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f003 0304 	and.w	r3, r3, #4
 8007178:	2b04      	cmp	r3, #4
 800717a:	d11b      	bne.n	80071b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f06f 0204 	mvn.w	r2, #4
 8007184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2202      	movs	r2, #2
 800718a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007196:	2b00      	cmp	r3, #0
 8007198:	d003      	beq.n	80071a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f8db 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 80071a0:	e005      	b.n	80071ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f8cd 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f8de 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	f003 0308 	and.w	r3, r3, #8
 80071be:	2b08      	cmp	r3, #8
 80071c0:	d122      	bne.n	8007208 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	f003 0308 	and.w	r3, r3, #8
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	d11b      	bne.n	8007208 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f06f 0208 	mvn.w	r2, #8
 80071d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2204      	movs	r2, #4
 80071de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	69db      	ldr	r3, [r3, #28]
 80071e6:	f003 0303 	and.w	r3, r3, #3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f8b1 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 80071f4:	e005      	b.n	8007202 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f8a3 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f8b4 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	f003 0310 	and.w	r3, r3, #16
 8007212:	2b10      	cmp	r3, #16
 8007214:	d122      	bne.n	800725c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f003 0310 	and.w	r3, r3, #16
 8007220:	2b10      	cmp	r3, #16
 8007222:	d11b      	bne.n	800725c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f06f 0210 	mvn.w	r2, #16
 800722c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2208      	movs	r2, #8
 8007232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	69db      	ldr	r3, [r3, #28]
 800723a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800723e:	2b00      	cmp	r3, #0
 8007240:	d003      	beq.n	800724a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 f887 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 8007248:	e005      	b.n	8007256 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f879 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f88a 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b01      	cmp	r3, #1
 8007268:	d10e      	bne.n	8007288 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	2b01      	cmp	r3, #1
 8007276:	d107      	bne.n	8007288 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f06f 0201 	mvn.w	r2, #1
 8007280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7fa fc0c 	bl	8001aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007292:	2b80      	cmp	r3, #128	; 0x80
 8007294:	d10e      	bne.n	80072b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072a0:	2b80      	cmp	r3, #128	; 0x80
 80072a2:	d107      	bne.n	80072b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 f914 	bl	80074dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072c2:	d10e      	bne.n	80072e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ce:	2b80      	cmp	r3, #128	; 0x80
 80072d0:	d107      	bne.n	80072e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80072da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f907 	bl	80074f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ec:	2b40      	cmp	r3, #64	; 0x40
 80072ee:	d10e      	bne.n	800730e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072fa:	2b40      	cmp	r3, #64	; 0x40
 80072fc:	d107      	bne.n	800730e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f838 	bl	800737e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	691b      	ldr	r3, [r3, #16]
 8007314:	f003 0320 	and.w	r3, r3, #32
 8007318:	2b20      	cmp	r3, #32
 800731a:	d10e      	bne.n	800733a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	f003 0320 	and.w	r3, r3, #32
 8007326:	2b20      	cmp	r3, #32
 8007328:	d107      	bne.n	800733a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f06f 0220 	mvn.w	r2, #32
 8007332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f8c7 	bl	80074c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800733a:	bf00      	nop
 800733c:	3708      	adds	r7, #8
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007342:	b480      	push	{r7}
 8007344:	b083      	sub	sp, #12
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800734a:	bf00      	nop
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr

08007356 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007356:	b480      	push	{r7}
 8007358:	b083      	sub	sp, #12
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800735e:	bf00      	nop
 8007360:	370c      	adds	r7, #12
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800736a:	b480      	push	{r7}
 800736c:	b083      	sub	sp, #12
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007372:	bf00      	nop
 8007374:	370c      	adds	r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007386:	bf00      	nop
 8007388:	370c      	adds	r7, #12
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
	...

08007394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a40      	ldr	r2, [pc, #256]	; (80074a8 <TIM_Base_SetConfig+0x114>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d013      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073b2:	d00f      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a3d      	ldr	r2, [pc, #244]	; (80074ac <TIM_Base_SetConfig+0x118>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00b      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a3c      	ldr	r2, [pc, #240]	; (80074b0 <TIM_Base_SetConfig+0x11c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d007      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a3b      	ldr	r2, [pc, #236]	; (80074b4 <TIM_Base_SetConfig+0x120>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d003      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a3a      	ldr	r2, [pc, #232]	; (80074b8 <TIM_Base_SetConfig+0x124>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d108      	bne.n	80073e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a2f      	ldr	r2, [pc, #188]	; (80074a8 <TIM_Base_SetConfig+0x114>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d01f      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f4:	d01b      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a2c      	ldr	r2, [pc, #176]	; (80074ac <TIM_Base_SetConfig+0x118>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d017      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a2b      	ldr	r2, [pc, #172]	; (80074b0 <TIM_Base_SetConfig+0x11c>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d013      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a2a      	ldr	r2, [pc, #168]	; (80074b4 <TIM_Base_SetConfig+0x120>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d00f      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a29      	ldr	r2, [pc, #164]	; (80074b8 <TIM_Base_SetConfig+0x124>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d00b      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a28      	ldr	r2, [pc, #160]	; (80074bc <TIM_Base_SetConfig+0x128>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d007      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a27      	ldr	r2, [pc, #156]	; (80074c0 <TIM_Base_SetConfig+0x12c>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d003      	beq.n	800742e <TIM_Base_SetConfig+0x9a>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a26      	ldr	r2, [pc, #152]	; (80074c4 <TIM_Base_SetConfig+0x130>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d108      	bne.n	8007440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	4313      	orrs	r3, r2
 800743e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	4313      	orrs	r3, r2
 800744c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	689a      	ldr	r2, [r3, #8]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a10      	ldr	r2, [pc, #64]	; (80074a8 <TIM_Base_SetConfig+0x114>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00f      	beq.n	800748c <TIM_Base_SetConfig+0xf8>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a12      	ldr	r2, [pc, #72]	; (80074b8 <TIM_Base_SetConfig+0x124>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d00b      	beq.n	800748c <TIM_Base_SetConfig+0xf8>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a11      	ldr	r2, [pc, #68]	; (80074bc <TIM_Base_SetConfig+0x128>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d007      	beq.n	800748c <TIM_Base_SetConfig+0xf8>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a10      	ldr	r2, [pc, #64]	; (80074c0 <TIM_Base_SetConfig+0x12c>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d003      	beq.n	800748c <TIM_Base_SetConfig+0xf8>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a0f      	ldr	r2, [pc, #60]	; (80074c4 <TIM_Base_SetConfig+0x130>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d103      	bne.n	8007494 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	691a      	ldr	r2, [r3, #16]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	615a      	str	r2, [r3, #20]
}
 800749a:	bf00      	nop
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	40012c00 	.word	0x40012c00
 80074ac:	40000400 	.word	0x40000400
 80074b0:	40000800 	.word	0x40000800
 80074b4:	40000c00 	.word	0x40000c00
 80074b8:	40013400 	.word	0x40013400
 80074bc:	40014000 	.word	0x40014000
 80074c0:	40014400 	.word	0x40014400
 80074c4:	40014800 	.word	0x40014800

080074c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074e4:	bf00      	nop
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d101      	bne.n	8007516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e040      	b.n	8007598 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800751a:	2b00      	cmp	r3, #0
 800751c:	d106      	bne.n	800752c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f7fa fe46 	bl	80021b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2224      	movs	r2, #36	; 0x24
 8007530:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f022 0201 	bic.w	r2, r2, #1
 8007540:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f82c 	bl	80075a0 <UART_SetConfig>
 8007548:	4603      	mov	r3, r0
 800754a:	2b01      	cmp	r3, #1
 800754c:	d101      	bne.n	8007552 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e022      	b.n	8007598 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007556:	2b00      	cmp	r3, #0
 8007558:	d002      	beq.n	8007560 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 fada 	bl	8007b14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	685a      	ldr	r2, [r3, #4]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800756e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	689a      	ldr	r2, [r3, #8]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800757e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 0201 	orr.w	r2, r2, #1
 800758e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 fb61 	bl	8007c58 <UART_CheckIdleState>
 8007596:	4603      	mov	r3, r0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075a4:	b08a      	sub	sp, #40	; 0x28
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075aa:	2300      	movs	r3, #0
 80075ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	689a      	ldr	r2, [r3, #8]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	431a      	orrs	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	695b      	ldr	r3, [r3, #20]
 80075be:	431a      	orrs	r2, r3
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	69db      	ldr	r3, [r3, #28]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	4ba4      	ldr	r3, [pc, #656]	; (8007860 <UART_SetConfig+0x2c0>)
 80075d0:	4013      	ands	r3, r2
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	6812      	ldr	r2, [r2, #0]
 80075d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075d8:	430b      	orrs	r3, r1
 80075da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	68da      	ldr	r2, [r3, #12]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	699b      	ldr	r3, [r3, #24]
 80075f6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a99      	ldr	r2, [pc, #612]	; (8007864 <UART_SetConfig+0x2c4>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d004      	beq.n	800760c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007608:	4313      	orrs	r3, r2
 800760a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800761c:	430a      	orrs	r2, r1
 800761e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a90      	ldr	r2, [pc, #576]	; (8007868 <UART_SetConfig+0x2c8>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d126      	bne.n	8007678 <UART_SetConfig+0xd8>
 800762a:	4b90      	ldr	r3, [pc, #576]	; (800786c <UART_SetConfig+0x2cc>)
 800762c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007630:	f003 0303 	and.w	r3, r3, #3
 8007634:	2b03      	cmp	r3, #3
 8007636:	d81b      	bhi.n	8007670 <UART_SetConfig+0xd0>
 8007638:	a201      	add	r2, pc, #4	; (adr r2, 8007640 <UART_SetConfig+0xa0>)
 800763a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763e:	bf00      	nop
 8007640:	08007651 	.word	0x08007651
 8007644:	08007661 	.word	0x08007661
 8007648:	08007659 	.word	0x08007659
 800764c:	08007669 	.word	0x08007669
 8007650:	2301      	movs	r3, #1
 8007652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007656:	e116      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007658:	2302      	movs	r3, #2
 800765a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800765e:	e112      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007660:	2304      	movs	r3, #4
 8007662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007666:	e10e      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007668:	2308      	movs	r3, #8
 800766a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800766e:	e10a      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007670:	2310      	movs	r3, #16
 8007672:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007676:	e106      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a7c      	ldr	r2, [pc, #496]	; (8007870 <UART_SetConfig+0x2d0>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d138      	bne.n	80076f4 <UART_SetConfig+0x154>
 8007682:	4b7a      	ldr	r3, [pc, #488]	; (800786c <UART_SetConfig+0x2cc>)
 8007684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007688:	f003 030c 	and.w	r3, r3, #12
 800768c:	2b0c      	cmp	r3, #12
 800768e:	d82d      	bhi.n	80076ec <UART_SetConfig+0x14c>
 8007690:	a201      	add	r2, pc, #4	; (adr r2, 8007698 <UART_SetConfig+0xf8>)
 8007692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007696:	bf00      	nop
 8007698:	080076cd 	.word	0x080076cd
 800769c:	080076ed 	.word	0x080076ed
 80076a0:	080076ed 	.word	0x080076ed
 80076a4:	080076ed 	.word	0x080076ed
 80076a8:	080076dd 	.word	0x080076dd
 80076ac:	080076ed 	.word	0x080076ed
 80076b0:	080076ed 	.word	0x080076ed
 80076b4:	080076ed 	.word	0x080076ed
 80076b8:	080076d5 	.word	0x080076d5
 80076bc:	080076ed 	.word	0x080076ed
 80076c0:	080076ed 	.word	0x080076ed
 80076c4:	080076ed 	.word	0x080076ed
 80076c8:	080076e5 	.word	0x080076e5
 80076cc:	2300      	movs	r3, #0
 80076ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076d2:	e0d8      	b.n	8007886 <UART_SetConfig+0x2e6>
 80076d4:	2302      	movs	r3, #2
 80076d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076da:	e0d4      	b.n	8007886 <UART_SetConfig+0x2e6>
 80076dc:	2304      	movs	r3, #4
 80076de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076e2:	e0d0      	b.n	8007886 <UART_SetConfig+0x2e6>
 80076e4:	2308      	movs	r3, #8
 80076e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076ea:	e0cc      	b.n	8007886 <UART_SetConfig+0x2e6>
 80076ec:	2310      	movs	r3, #16
 80076ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076f2:	e0c8      	b.n	8007886 <UART_SetConfig+0x2e6>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a5e      	ldr	r2, [pc, #376]	; (8007874 <UART_SetConfig+0x2d4>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d125      	bne.n	800774a <UART_SetConfig+0x1aa>
 80076fe:	4b5b      	ldr	r3, [pc, #364]	; (800786c <UART_SetConfig+0x2cc>)
 8007700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007704:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007708:	2b30      	cmp	r3, #48	; 0x30
 800770a:	d016      	beq.n	800773a <UART_SetConfig+0x19a>
 800770c:	2b30      	cmp	r3, #48	; 0x30
 800770e:	d818      	bhi.n	8007742 <UART_SetConfig+0x1a2>
 8007710:	2b20      	cmp	r3, #32
 8007712:	d00a      	beq.n	800772a <UART_SetConfig+0x18a>
 8007714:	2b20      	cmp	r3, #32
 8007716:	d814      	bhi.n	8007742 <UART_SetConfig+0x1a2>
 8007718:	2b00      	cmp	r3, #0
 800771a:	d002      	beq.n	8007722 <UART_SetConfig+0x182>
 800771c:	2b10      	cmp	r3, #16
 800771e:	d008      	beq.n	8007732 <UART_SetConfig+0x192>
 8007720:	e00f      	b.n	8007742 <UART_SetConfig+0x1a2>
 8007722:	2300      	movs	r3, #0
 8007724:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007728:	e0ad      	b.n	8007886 <UART_SetConfig+0x2e6>
 800772a:	2302      	movs	r3, #2
 800772c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007730:	e0a9      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007732:	2304      	movs	r3, #4
 8007734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007738:	e0a5      	b.n	8007886 <UART_SetConfig+0x2e6>
 800773a:	2308      	movs	r3, #8
 800773c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007740:	e0a1      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007742:	2310      	movs	r3, #16
 8007744:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007748:	e09d      	b.n	8007886 <UART_SetConfig+0x2e6>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a4a      	ldr	r2, [pc, #296]	; (8007878 <UART_SetConfig+0x2d8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d125      	bne.n	80077a0 <UART_SetConfig+0x200>
 8007754:	4b45      	ldr	r3, [pc, #276]	; (800786c <UART_SetConfig+0x2cc>)
 8007756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800775a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800775e:	2bc0      	cmp	r3, #192	; 0xc0
 8007760:	d016      	beq.n	8007790 <UART_SetConfig+0x1f0>
 8007762:	2bc0      	cmp	r3, #192	; 0xc0
 8007764:	d818      	bhi.n	8007798 <UART_SetConfig+0x1f8>
 8007766:	2b80      	cmp	r3, #128	; 0x80
 8007768:	d00a      	beq.n	8007780 <UART_SetConfig+0x1e0>
 800776a:	2b80      	cmp	r3, #128	; 0x80
 800776c:	d814      	bhi.n	8007798 <UART_SetConfig+0x1f8>
 800776e:	2b00      	cmp	r3, #0
 8007770:	d002      	beq.n	8007778 <UART_SetConfig+0x1d8>
 8007772:	2b40      	cmp	r3, #64	; 0x40
 8007774:	d008      	beq.n	8007788 <UART_SetConfig+0x1e8>
 8007776:	e00f      	b.n	8007798 <UART_SetConfig+0x1f8>
 8007778:	2300      	movs	r3, #0
 800777a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800777e:	e082      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007780:	2302      	movs	r3, #2
 8007782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007786:	e07e      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007788:	2304      	movs	r3, #4
 800778a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800778e:	e07a      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007790:	2308      	movs	r3, #8
 8007792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007796:	e076      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007798:	2310      	movs	r3, #16
 800779a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800779e:	e072      	b.n	8007886 <UART_SetConfig+0x2e6>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a35      	ldr	r2, [pc, #212]	; (800787c <UART_SetConfig+0x2dc>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d12a      	bne.n	8007800 <UART_SetConfig+0x260>
 80077aa:	4b30      	ldr	r3, [pc, #192]	; (800786c <UART_SetConfig+0x2cc>)
 80077ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077b8:	d01a      	beq.n	80077f0 <UART_SetConfig+0x250>
 80077ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077be:	d81b      	bhi.n	80077f8 <UART_SetConfig+0x258>
 80077c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077c4:	d00c      	beq.n	80077e0 <UART_SetConfig+0x240>
 80077c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077ca:	d815      	bhi.n	80077f8 <UART_SetConfig+0x258>
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d003      	beq.n	80077d8 <UART_SetConfig+0x238>
 80077d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077d4:	d008      	beq.n	80077e8 <UART_SetConfig+0x248>
 80077d6:	e00f      	b.n	80077f8 <UART_SetConfig+0x258>
 80077d8:	2300      	movs	r3, #0
 80077da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077de:	e052      	b.n	8007886 <UART_SetConfig+0x2e6>
 80077e0:	2302      	movs	r3, #2
 80077e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077e6:	e04e      	b.n	8007886 <UART_SetConfig+0x2e6>
 80077e8:	2304      	movs	r3, #4
 80077ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ee:	e04a      	b.n	8007886 <UART_SetConfig+0x2e6>
 80077f0:	2308      	movs	r3, #8
 80077f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077f6:	e046      	b.n	8007886 <UART_SetConfig+0x2e6>
 80077f8:	2310      	movs	r3, #16
 80077fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077fe:	e042      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a17      	ldr	r2, [pc, #92]	; (8007864 <UART_SetConfig+0x2c4>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d13a      	bne.n	8007880 <UART_SetConfig+0x2e0>
 800780a:	4b18      	ldr	r3, [pc, #96]	; (800786c <UART_SetConfig+0x2cc>)
 800780c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007810:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007814:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007818:	d01a      	beq.n	8007850 <UART_SetConfig+0x2b0>
 800781a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800781e:	d81b      	bhi.n	8007858 <UART_SetConfig+0x2b8>
 8007820:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007824:	d00c      	beq.n	8007840 <UART_SetConfig+0x2a0>
 8007826:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800782a:	d815      	bhi.n	8007858 <UART_SetConfig+0x2b8>
 800782c:	2b00      	cmp	r3, #0
 800782e:	d003      	beq.n	8007838 <UART_SetConfig+0x298>
 8007830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007834:	d008      	beq.n	8007848 <UART_SetConfig+0x2a8>
 8007836:	e00f      	b.n	8007858 <UART_SetConfig+0x2b8>
 8007838:	2300      	movs	r3, #0
 800783a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800783e:	e022      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007840:	2302      	movs	r3, #2
 8007842:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007846:	e01e      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007848:	2304      	movs	r3, #4
 800784a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800784e:	e01a      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007850:	2308      	movs	r3, #8
 8007852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007856:	e016      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007858:	2310      	movs	r3, #16
 800785a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800785e:	e012      	b.n	8007886 <UART_SetConfig+0x2e6>
 8007860:	efff69f3 	.word	0xefff69f3
 8007864:	40008000 	.word	0x40008000
 8007868:	40013800 	.word	0x40013800
 800786c:	40021000 	.word	0x40021000
 8007870:	40004400 	.word	0x40004400
 8007874:	40004800 	.word	0x40004800
 8007878:	40004c00 	.word	0x40004c00
 800787c:	40005000 	.word	0x40005000
 8007880:	2310      	movs	r3, #16
 8007882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4aa0      	ldr	r2, [pc, #640]	; (8007b0c <UART_SetConfig+0x56c>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d17a      	bne.n	8007986 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007890:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007894:	2b08      	cmp	r3, #8
 8007896:	d824      	bhi.n	80078e2 <UART_SetConfig+0x342>
 8007898:	a201      	add	r2, pc, #4	; (adr r2, 80078a0 <UART_SetConfig+0x300>)
 800789a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789e:	bf00      	nop
 80078a0:	080078c5 	.word	0x080078c5
 80078a4:	080078e3 	.word	0x080078e3
 80078a8:	080078cd 	.word	0x080078cd
 80078ac:	080078e3 	.word	0x080078e3
 80078b0:	080078d3 	.word	0x080078d3
 80078b4:	080078e3 	.word	0x080078e3
 80078b8:	080078e3 	.word	0x080078e3
 80078bc:	080078e3 	.word	0x080078e3
 80078c0:	080078db 	.word	0x080078db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078c4:	f7fd fa96 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 80078c8:	61f8      	str	r0, [r7, #28]
        break;
 80078ca:	e010      	b.n	80078ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078cc:	4b90      	ldr	r3, [pc, #576]	; (8007b10 <UART_SetConfig+0x570>)
 80078ce:	61fb      	str	r3, [r7, #28]
        break;
 80078d0:	e00d      	b.n	80078ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078d2:	f7fd f9f7 	bl	8004cc4 <HAL_RCC_GetSysClockFreq>
 80078d6:	61f8      	str	r0, [r7, #28]
        break;
 80078d8:	e009      	b.n	80078ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078de:	61fb      	str	r3, [r7, #28]
        break;
 80078e0:	e005      	b.n	80078ee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80078e2:	2300      	movs	r3, #0
 80078e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80078ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f000 80fd 	beq.w	8007af0 <UART_SetConfig+0x550>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	685a      	ldr	r2, [r3, #4]
 80078fa:	4613      	mov	r3, r2
 80078fc:	005b      	lsls	r3, r3, #1
 80078fe:	4413      	add	r3, r2
 8007900:	69fa      	ldr	r2, [r7, #28]
 8007902:	429a      	cmp	r2, r3
 8007904:	d305      	bcc.n	8007912 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800790c:	69fa      	ldr	r2, [r7, #28]
 800790e:	429a      	cmp	r2, r3
 8007910:	d903      	bls.n	800791a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007918:	e0ea      	b.n	8007af0 <UART_SetConfig+0x550>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	2200      	movs	r2, #0
 800791e:	461c      	mov	r4, r3
 8007920:	4615      	mov	r5, r2
 8007922:	f04f 0200 	mov.w	r2, #0
 8007926:	f04f 0300 	mov.w	r3, #0
 800792a:	022b      	lsls	r3, r5, #8
 800792c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007930:	0222      	lsls	r2, r4, #8
 8007932:	68f9      	ldr	r1, [r7, #12]
 8007934:	6849      	ldr	r1, [r1, #4]
 8007936:	0849      	lsrs	r1, r1, #1
 8007938:	2000      	movs	r0, #0
 800793a:	4688      	mov	r8, r1
 800793c:	4681      	mov	r9, r0
 800793e:	eb12 0a08 	adds.w	sl, r2, r8
 8007942:	eb43 0b09 	adc.w	fp, r3, r9
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	603b      	str	r3, [r7, #0]
 800794e:	607a      	str	r2, [r7, #4]
 8007950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007954:	4650      	mov	r0, sl
 8007956:	4659      	mov	r1, fp
 8007958:	f7f9 f926 	bl	8000ba8 <__aeabi_uldivmod>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4613      	mov	r3, r2
 8007962:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800796a:	d308      	bcc.n	800797e <UART_SetConfig+0x3de>
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007972:	d204      	bcs.n	800797e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	69ba      	ldr	r2, [r7, #24]
 800797a:	60da      	str	r2, [r3, #12]
 800797c:	e0b8      	b.n	8007af0 <UART_SetConfig+0x550>
        }
        else
        {
          ret = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007984:	e0b4      	b.n	8007af0 <UART_SetConfig+0x550>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800798e:	d15f      	bne.n	8007a50 <UART_SetConfig+0x4b0>
  {
    switch (clocksource)
 8007990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007994:	2b08      	cmp	r3, #8
 8007996:	d828      	bhi.n	80079ea <UART_SetConfig+0x44a>
 8007998:	a201      	add	r2, pc, #4	; (adr r2, 80079a0 <UART_SetConfig+0x400>)
 800799a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799e:	bf00      	nop
 80079a0:	080079c5 	.word	0x080079c5
 80079a4:	080079cd 	.word	0x080079cd
 80079a8:	080079d5 	.word	0x080079d5
 80079ac:	080079eb 	.word	0x080079eb
 80079b0:	080079db 	.word	0x080079db
 80079b4:	080079eb 	.word	0x080079eb
 80079b8:	080079eb 	.word	0x080079eb
 80079bc:	080079eb 	.word	0x080079eb
 80079c0:	080079e3 	.word	0x080079e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079c4:	f7fd fa16 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 80079c8:	61f8      	str	r0, [r7, #28]
        break;
 80079ca:	e014      	b.n	80079f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079cc:	f7fd fa28 	bl	8004e20 <HAL_RCC_GetPCLK2Freq>
 80079d0:	61f8      	str	r0, [r7, #28]
        break;
 80079d2:	e010      	b.n	80079f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079d4:	4b4e      	ldr	r3, [pc, #312]	; (8007b10 <UART_SetConfig+0x570>)
 80079d6:	61fb      	str	r3, [r7, #28]
        break;
 80079d8:	e00d      	b.n	80079f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079da:	f7fd f973 	bl	8004cc4 <HAL_RCC_GetSysClockFreq>
 80079de:	61f8      	str	r0, [r7, #28]
        break;
 80079e0:	e009      	b.n	80079f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079e6:	61fb      	str	r3, [r7, #28]
        break;
 80079e8:	e005      	b.n	80079f6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80079f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d079      	beq.n	8007af0 <UART_SetConfig+0x550>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	005a      	lsls	r2, r3, #1
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	085b      	lsrs	r3, r3, #1
 8007a06:	441a      	add	r2, r3
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	2b0f      	cmp	r3, #15
 8007a18:	d916      	bls.n	8007a48 <UART_SetConfig+0x4a8>
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a20:	d212      	bcs.n	8007a48 <UART_SetConfig+0x4a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	f023 030f 	bic.w	r3, r3, #15
 8007a2a:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	085b      	lsrs	r3, r3, #1
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f003 0307 	and.w	r3, r3, #7
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	8afb      	ldrh	r3, [r7, #22]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	8afa      	ldrh	r2, [r7, #22]
 8007a44:	60da      	str	r2, [r3, #12]
 8007a46:	e053      	b.n	8007af0 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007a4e:	e04f      	b.n	8007af0 <UART_SetConfig+0x550>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d828      	bhi.n	8007aaa <UART_SetConfig+0x50a>
 8007a58:	a201      	add	r2, pc, #4	; (adr r2, 8007a60 <UART_SetConfig+0x4c0>)
 8007a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5e:	bf00      	nop
 8007a60:	08007a85 	.word	0x08007a85
 8007a64:	08007a8d 	.word	0x08007a8d
 8007a68:	08007a95 	.word	0x08007a95
 8007a6c:	08007aab 	.word	0x08007aab
 8007a70:	08007a9b 	.word	0x08007a9b
 8007a74:	08007aab 	.word	0x08007aab
 8007a78:	08007aab 	.word	0x08007aab
 8007a7c:	08007aab 	.word	0x08007aab
 8007a80:	08007aa3 	.word	0x08007aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a84:	f7fd f9b6 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 8007a88:	61f8      	str	r0, [r7, #28]
        break;
 8007a8a:	e014      	b.n	8007ab6 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a8c:	f7fd f9c8 	bl	8004e20 <HAL_RCC_GetPCLK2Freq>
 8007a90:	61f8      	str	r0, [r7, #28]
        break;
 8007a92:	e010      	b.n	8007ab6 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a94:	4b1e      	ldr	r3, [pc, #120]	; (8007b10 <UART_SetConfig+0x570>)
 8007a96:	61fb      	str	r3, [r7, #28]
        break;
 8007a98:	e00d      	b.n	8007ab6 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a9a:	f7fd f913 	bl	8004cc4 <HAL_RCC_GetSysClockFreq>
 8007a9e:	61f8      	str	r0, [r7, #28]
        break;
 8007aa0:	e009      	b.n	8007ab6 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aa6:	61fb      	str	r3, [r7, #28]
        break;
 8007aa8:	e005      	b.n	8007ab6 <UART_SetConfig+0x516>
      default:
        pclk = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007ab4:	bf00      	nop
    }

    if (pclk != 0U)
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d019      	beq.n	8007af0 <UART_SetConfig+0x550>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	085a      	lsrs	r2, r3, #1
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	441a      	add	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	2b0f      	cmp	r3, #15
 8007ad6:	d908      	bls.n	8007aea <UART_SetConfig+0x54a>
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ade:	d204      	bcs.n	8007aea <UART_SetConfig+0x54a>
      {
        huart->Instance->BRR = usartdiv;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	69ba      	ldr	r2, [r7, #24]
 8007ae6:	60da      	str	r2, [r3, #12]
 8007ae8:	e002      	b.n	8007af0 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8007aea:	2301      	movs	r3, #1
 8007aec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007afc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3728      	adds	r7, #40	; 0x28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b0a:	bf00      	nop
 8007b0c:	40008000 	.word	0x40008000
 8007b10:	00f42400 	.word	0x00f42400

08007b14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00a      	beq.n	8007b3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	430a      	orrs	r2, r1
 8007b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b42:	f003 0302 	and.w	r3, r3, #2
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d00a      	beq.n	8007b60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	430a      	orrs	r2, r1
 8007b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b64:	f003 0304 	and.w	r3, r3, #4
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d00a      	beq.n	8007b82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b86:	f003 0308 	and.w	r3, r3, #8
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00a      	beq.n	8007ba4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	430a      	orrs	r2, r1
 8007ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba8:	f003 0310 	and.w	r3, r3, #16
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00a      	beq.n	8007bc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	430a      	orrs	r2, r1
 8007bc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bca:	f003 0320 	and.w	r3, r3, #32
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d00a      	beq.n	8007be8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	430a      	orrs	r2, r1
 8007be6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d01a      	beq.n	8007c2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c12:	d10a      	bne.n	8007c2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	430a      	orrs	r2, r1
 8007c28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00a      	beq.n	8007c4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	430a      	orrs	r2, r1
 8007c4a:	605a      	str	r2, [r3, #4]
  }
}
 8007c4c:	bf00      	nop
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af02      	add	r7, sp, #8
 8007c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c68:	f7fa fdc2 	bl	80027f0 <HAL_GetTick>
 8007c6c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0308 	and.w	r3, r3, #8
 8007c78:	2b08      	cmp	r3, #8
 8007c7a:	d10e      	bne.n	8007c9a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f82d 	bl	8007cea <UART_WaitOnFlagUntilTimeout>
 8007c90:	4603      	mov	r3, r0
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d001      	beq.n	8007c9a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c96:	2303      	movs	r3, #3
 8007c98:	e023      	b.n	8007ce2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0304 	and.w	r3, r3, #4
 8007ca4:	2b04      	cmp	r3, #4
 8007ca6:	d10e      	bne.n	8007cc6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ca8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007cac:	9300      	str	r3, [sp, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f817 	bl	8007cea <UART_WaitOnFlagUntilTimeout>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d001      	beq.n	8007cc6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e00d      	b.n	8007ce2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2220      	movs	r2, #32
 8007cca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2220      	movs	r2, #32
 8007cd0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	60f8      	str	r0, [r7, #12]
 8007cf2:	60b9      	str	r1, [r7, #8]
 8007cf4:	603b      	str	r3, [r7, #0]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cfa:	e05e      	b.n	8007dba <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d02:	d05a      	beq.n	8007dba <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d04:	f7fa fd74 	bl	80027f0 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	69ba      	ldr	r2, [r7, #24]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d302      	bcc.n	8007d1a <UART_WaitOnFlagUntilTimeout+0x30>
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d11b      	bne.n	8007d52 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d28:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 0201 	bic.w	r2, r2, #1
 8007d38:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2220      	movs	r2, #32
 8007d44:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	e043      	b.n	8007dda <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0304 	and.w	r3, r3, #4
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d02c      	beq.n	8007dba <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d6e:	d124      	bne.n	8007dba <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d78:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d88:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689a      	ldr	r2, [r3, #8]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f022 0201 	bic.w	r2, r2, #1
 8007d98:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2220      	movs	r2, #32
 8007d9e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2220      	movs	r2, #32
 8007da4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007db6:	2303      	movs	r3, #3
 8007db8:	e00f      	b.n	8007dda <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	69da      	ldr	r2, [r3, #28]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	bf0c      	ite	eq
 8007dca:	2301      	moveq	r3, #1
 8007dcc:	2300      	movne	r3, #0
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	79fb      	ldrb	r3, [r7, #7]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d091      	beq.n	8007cfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007de2:	b084      	sub	sp, #16
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	f107 001c 	add.w	r0, r7, #28
 8007df0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fa23 	bl	800824c <USB_CoreReset>
 8007e06:	4603      	mov	r3, r0
 8007e08:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007e0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d106      	bne.n	8007e1e <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e14:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	639a      	str	r2, [r3, #56]	; 0x38
 8007e1c:	e005      	b.n	8007e2a <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8007e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e36:	b004      	add	sp, #16
 8007e38:	4770      	bx	lr

08007e3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b083      	sub	sp, #12
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	f023 0201 	bic.w	r2, r3, #1
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	460b      	mov	r3, r1
 8007e66:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e74:	78fb      	ldrb	r3, [r7, #3]
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d106      	bne.n	8007e88 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	60da      	str	r2, [r3, #12]
 8007e86:	e00b      	b.n	8007ea0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e88:	78fb      	ldrb	r3, [r7, #3]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d106      	bne.n	8007e9c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	60da      	str	r2, [r3, #12]
 8007e9a:	e001      	b.n	8007ea0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e003      	b.n	8007ea8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007ea0:	2032      	movs	r0, #50	; 0x32
 8007ea2:	f7fa fcb1 	bl	8002808 <HAL_Delay>

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007eb0:	b084      	sub	sp, #16
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b086      	sub	sp, #24
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
 8007eba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007ebe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007eca:	2300      	movs	r3, #0
 8007ecc:	613b      	str	r3, [r7, #16]
 8007ece:	e009      	b.n	8007ee4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	3340      	adds	r3, #64	; 0x40
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	4413      	add	r3, r2
 8007eda:	2200      	movs	r2, #0
 8007edc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	613b      	str	r3, [r7, #16]
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	2b0e      	cmp	r3, #14
 8007ee8:	d9f2      	bls.n	8007ed0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d11c      	bne.n	8007f2a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007efe:	f043 0302 	orr.w	r3, r3, #2
 8007f02:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f08:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	601a      	str	r2, [r3, #0]
 8007f28:	e005      	b.n	8007f36 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	2300      	movs	r3, #0
 8007f40:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f48:	4619      	mov	r1, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f50:	461a      	mov	r2, r3
 8007f52:	680b      	ldr	r3, [r1, #0]
 8007f54:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007f56:	2103      	movs	r1, #3
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f93d 	bl	80081d8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f5e:	2110      	movs	r1, #16
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 f8f1 	bl	8008148 <USB_FlushTxFifo>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d001      	beq.n	8007f70 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 f90f 	bl	8008194 <USB_FlushRxFifo>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f86:	461a      	mov	r2, r3
 8007f88:	2300      	movs	r3, #0
 8007f8a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f92:	461a      	mov	r2, r3
 8007f94:	2300      	movs	r3, #0
 8007f96:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	613b      	str	r3, [r7, #16]
 8007fa8:	e043      	b.n	8008032 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	015a      	lsls	r2, r3, #5
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fc0:	d118      	bne.n	8007ff4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10a      	bne.n	8007fde <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	015a      	lsls	r2, r3, #5
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4413      	add	r3, r2
 8007fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007fda:	6013      	str	r3, [r2, #0]
 8007fdc:	e013      	b.n	8008006 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	015a      	lsls	r2, r3, #5
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fea:	461a      	mov	r2, r3
 8007fec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	e008      	b.n	8008006 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008000:	461a      	mov	r2, r3
 8008002:	2300      	movs	r3, #0
 8008004:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	015a      	lsls	r2, r3, #5
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	4413      	add	r3, r2
 800800e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008012:	461a      	mov	r2, r3
 8008014:	2300      	movs	r3, #0
 8008016:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008024:	461a      	mov	r2, r3
 8008026:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800802a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	3301      	adds	r3, #1
 8008030:	613b      	str	r3, [r7, #16]
 8008032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008034:	693a      	ldr	r2, [r7, #16]
 8008036:	429a      	cmp	r2, r3
 8008038:	d3b7      	bcc.n	8007faa <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800803a:	2300      	movs	r3, #0
 800803c:	613b      	str	r3, [r7, #16]
 800803e:	e043      	b.n	80080c8 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	015a      	lsls	r2, r3, #5
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4413      	add	r3, r2
 8008048:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008052:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008056:	d118      	bne.n	800808a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10a      	bne.n	8008074 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	015a      	lsls	r2, r3, #5
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	4413      	add	r3, r2
 8008066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800806a:	461a      	mov	r2, r3
 800806c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008070:	6013      	str	r3, [r2, #0]
 8008072:	e013      	b.n	800809c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	4413      	add	r3, r2
 800807c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008080:	461a      	mov	r2, r3
 8008082:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008086:	6013      	str	r3, [r2, #0]
 8008088:	e008      	b.n	800809c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008096:	461a      	mov	r2, r3
 8008098:	2300      	movs	r3, #0
 800809a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080a8:	461a      	mov	r2, r3
 80080aa:	2300      	movs	r3, #0
 80080ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	015a      	lsls	r2, r3, #5
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ba:	461a      	mov	r2, r3
 80080bc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80080c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	3301      	adds	r3, #1
 80080c6:	613b      	str	r3, [r7, #16]
 80080c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d3b7      	bcc.n	8008040 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80080de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080e2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80080f0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	699b      	ldr	r3, [r3, #24]
 80080f6:	f043 0210 	orr.w	r2, r3, #16
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	699a      	ldr	r2, [r3, #24]
 8008102:	4b10      	ldr	r3, [pc, #64]	; (8008144 <USB_DevInit+0x294>)
 8008104:	4313      	orrs	r3, r2
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800810a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800810c:	2b00      	cmp	r3, #0
 800810e:	d005      	beq.n	800811c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	f043 0208 	orr.w	r2, r3, #8
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800811c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800811e:	2b01      	cmp	r3, #1
 8008120:	d107      	bne.n	8008132 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800812a:	f043 0304 	orr.w	r3, r3, #4
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008132:	7dfb      	ldrb	r3, [r7, #23]
}
 8008134:	4618      	mov	r0, r3
 8008136:	3718      	adds	r7, #24
 8008138:	46bd      	mov	sp, r7
 800813a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800813e:	b004      	add	sp, #16
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop
 8008144:	803c3800 	.word	0x803c3800

08008148 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008152:	2300      	movs	r3, #0
 8008154:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	019b      	lsls	r3, r3, #6
 800815a:	f043 0220 	orr.w	r2, r3, #32
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	3301      	adds	r3, #1
 8008166:	60fb      	str	r3, [r7, #12]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	4a09      	ldr	r2, [pc, #36]	; (8008190 <USB_FlushTxFifo+0x48>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d901      	bls.n	8008174 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008170:	2303      	movs	r3, #3
 8008172:	e006      	b.n	8008182 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	f003 0320 	and.w	r3, r3, #32
 800817c:	2b20      	cmp	r3, #32
 800817e:	d0f0      	beq.n	8008162 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3714      	adds	r7, #20
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	00030d40 	.word	0x00030d40

08008194 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800819c:	2300      	movs	r3, #0
 800819e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2210      	movs	r2, #16
 80081a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	3301      	adds	r3, #1
 80081aa:	60fb      	str	r3, [r7, #12]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4a09      	ldr	r2, [pc, #36]	; (80081d4 <USB_FlushRxFifo+0x40>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d901      	bls.n	80081b8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80081b4:	2303      	movs	r3, #3
 80081b6:	e006      	b.n	80081c6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	691b      	ldr	r3, [r3, #16]
 80081bc:	f003 0310 	and.w	r3, r3, #16
 80081c0:	2b10      	cmp	r3, #16
 80081c2:	d0f0      	beq.n	80081a6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3714      	adds	r7, #20
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	00030d40 	.word	0x00030d40

080081d8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	460b      	mov	r3, r1
 80081e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	78fb      	ldrb	r3, [r7, #3]
 80081f2:	68f9      	ldr	r1, [r7, #12]
 80081f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081f8:	4313      	orrs	r3, r2
 80081fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3714      	adds	r7, #20
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800820a:	b480      	push	{r7}
 800820c:	b085      	sub	sp, #20
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008224:	f023 0303 	bic.w	r3, r3, #3
 8008228:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008238:	f043 0302 	orr.w	r3, r3, #2
 800823c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3714      	adds	r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008254:	2300      	movs	r3, #0
 8008256:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	3301      	adds	r3, #1
 800825c:	60fb      	str	r3, [r7, #12]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	4a13      	ldr	r2, [pc, #76]	; (80082b0 <USB_CoreReset+0x64>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d901      	bls.n	800826a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e01b      	b.n	80082a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	daf2      	bge.n	8008258 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008272:	2300      	movs	r3, #0
 8008274:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	691b      	ldr	r3, [r3, #16]
 800827a:	f043 0201 	orr.w	r2, r3, #1
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	3301      	adds	r3, #1
 8008286:	60fb      	str	r3, [r7, #12]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	4a09      	ldr	r2, [pc, #36]	; (80082b0 <USB_CoreReset+0x64>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d901      	bls.n	8008294 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008290:	2303      	movs	r3, #3
 8008292:	e006      	b.n	80082a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	f003 0301 	and.w	r3, r3, #1
 800829c:	2b01      	cmp	r3, #1
 800829e:	d0f0      	beq.n	8008282 <USB_CoreReset+0x36>

  return HAL_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3714      	adds	r7, #20
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	00030d40 	.word	0x00030d40

080082b4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b08a      	sub	sp, #40	; 0x28
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80082bc:	4b27      	ldr	r3, [pc, #156]	; (800835c <I2Cx_MspInit+0xa8>)
 80082be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082c0:	4a26      	ldr	r2, [pc, #152]	; (800835c <I2Cx_MspInit+0xa8>)
 80082c2:	f043 0302 	orr.w	r3, r3, #2
 80082c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082c8:	4b24      	ldr	r3, [pc, #144]	; (800835c <I2Cx_MspInit+0xa8>)
 80082ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082cc:	f003 0302 	and.w	r3, r3, #2
 80082d0:	613b      	str	r3, [r7, #16]
 80082d2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80082d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80082d8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80082da:	2312      	movs	r3, #18
 80082dc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80082de:	2301      	movs	r3, #1
 80082e0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082e2:	2303      	movs	r3, #3
 80082e4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80082e6:	2304      	movs	r3, #4
 80082e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80082ea:	f107 0314 	add.w	r3, r7, #20
 80082ee:	4619      	mov	r1, r3
 80082f0:	481b      	ldr	r0, [pc, #108]	; (8008360 <I2Cx_MspInit+0xac>)
 80082f2:	f7fa fd0f 	bl	8002d14 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80082f6:	f107 0314 	add.w	r3, r7, #20
 80082fa:	4619      	mov	r1, r3
 80082fc:	4818      	ldr	r0, [pc, #96]	; (8008360 <I2Cx_MspInit+0xac>)
 80082fe:	f7fa fd09 	bl	8002d14 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8008302:	4b16      	ldr	r3, [pc, #88]	; (800835c <I2Cx_MspInit+0xa8>)
 8008304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008306:	4a15      	ldr	r2, [pc, #84]	; (800835c <I2Cx_MspInit+0xa8>)
 8008308:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800830c:	6593      	str	r3, [r2, #88]	; 0x58
 800830e:	4b13      	ldr	r3, [pc, #76]	; (800835c <I2Cx_MspInit+0xa8>)
 8008310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008316:	60fb      	str	r3, [r7, #12]
 8008318:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800831a:	4b10      	ldr	r3, [pc, #64]	; (800835c <I2Cx_MspInit+0xa8>)
 800831c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831e:	4a0f      	ldr	r2, [pc, #60]	; (800835c <I2Cx_MspInit+0xa8>)
 8008320:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008324:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8008326:	4b0d      	ldr	r3, [pc, #52]	; (800835c <I2Cx_MspInit+0xa8>)
 8008328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832a:	4a0c      	ldr	r2, [pc, #48]	; (800835c <I2Cx_MspInit+0xa8>)
 800832c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8008330:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8008332:	2200      	movs	r2, #0
 8008334:	210f      	movs	r1, #15
 8008336:	2021      	movs	r0, #33	; 0x21
 8008338:	f7fa fb66 	bl	8002a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800833c:	2021      	movs	r0, #33	; 0x21
 800833e:	f7fa fb7f 	bl	8002a40 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8008342:	2200      	movs	r2, #0
 8008344:	210f      	movs	r1, #15
 8008346:	2022      	movs	r0, #34	; 0x22
 8008348:	f7fa fb5e 	bl	8002a08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800834c:	2022      	movs	r0, #34	; 0x22
 800834e:	f7fa fb77 	bl	8002a40 <HAL_NVIC_EnableIRQ>
}
 8008352:	bf00      	nop
 8008354:	3728      	adds	r7, #40	; 0x28
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	40021000 	.word	0x40021000
 8008360:	48000400 	.word	0x48000400

08008364 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a12      	ldr	r2, [pc, #72]	; (80083b8 <I2Cx_Init+0x54>)
 8008370:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a11      	ldr	r2, [pc, #68]	; (80083bc <I2Cx_Init+0x58>)
 8008376:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2201      	movs	r2, #1
 8008382:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f7ff ff89 	bl	80082b4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7fa ff9c 	bl	80032e0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80083a8:	2100      	movs	r1, #0
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7fb fca0 	bl	8003cf0 <HAL_I2CEx_ConfigAnalogFilter>
}
 80083b0:	bf00      	nop
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	40005800 	.word	0x40005800
 80083bc:	00702681 	.word	0x00702681

080083c0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b08a      	sub	sp, #40	; 0x28
 80083c4:	af04      	add	r7, sp, #16
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	4608      	mov	r0, r1
 80083ca:	4611      	mov	r1, r2
 80083cc:	461a      	mov	r2, r3
 80083ce:	4603      	mov	r3, r0
 80083d0:	72fb      	strb	r3, [r7, #11]
 80083d2:	460b      	mov	r3, r1
 80083d4:	813b      	strh	r3, [r7, #8]
 80083d6:	4613      	mov	r3, r2
 80083d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80083da:	2300      	movs	r3, #0
 80083dc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80083de:	7afb      	ldrb	r3, [r7, #11]
 80083e0:	b299      	uxth	r1, r3
 80083e2:	88f8      	ldrh	r0, [r7, #6]
 80083e4:	893a      	ldrh	r2, [r7, #8]
 80083e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80083ea:	9302      	str	r3, [sp, #8]
 80083ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	6a3b      	ldr	r3, [r7, #32]
 80083f2:	9300      	str	r3, [sp, #0]
 80083f4:	4603      	mov	r3, r0
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f7fb f944 	bl	8003684 <HAL_I2C_Mem_Read>
 80083fc:	4603      	mov	r3, r0
 80083fe:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8008400:	7dfb      	ldrb	r3, [r7, #23]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d004      	beq.n	8008410 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8008406:	7afb      	ldrb	r3, [r7, #11]
 8008408:	4619      	mov	r1, r3
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f000 f832 	bl	8008474 <I2Cx_Error>
  }
  return status;
 8008410:	7dfb      	ldrb	r3, [r7, #23]
}
 8008412:	4618      	mov	r0, r3
 8008414:	3718      	adds	r7, #24
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b08a      	sub	sp, #40	; 0x28
 800841e:	af04      	add	r7, sp, #16
 8008420:	60f8      	str	r0, [r7, #12]
 8008422:	4608      	mov	r0, r1
 8008424:	4611      	mov	r1, r2
 8008426:	461a      	mov	r2, r3
 8008428:	4603      	mov	r3, r0
 800842a:	72fb      	strb	r3, [r7, #11]
 800842c:	460b      	mov	r3, r1
 800842e:	813b      	strh	r3, [r7, #8]
 8008430:	4613      	mov	r3, r2
 8008432:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008434:	2300      	movs	r3, #0
 8008436:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8008438:	7afb      	ldrb	r3, [r7, #11]
 800843a:	b299      	uxth	r1, r3
 800843c:	88f8      	ldrh	r0, [r7, #6]
 800843e:	893a      	ldrh	r2, [r7, #8]
 8008440:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008444:	9302      	str	r3, [sp, #8]
 8008446:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	9300      	str	r3, [sp, #0]
 800844e:	4603      	mov	r3, r0
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f7fb f803 	bl	800345c <HAL_I2C_Mem_Write>
 8008456:	4603      	mov	r3, r0
 8008458:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800845a:	7dfb      	ldrb	r3, [r7, #23]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d004      	beq.n	800846a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8008460:	7afb      	ldrb	r3, [r7, #11]
 8008462:	4619      	mov	r1, r3
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 f805 	bl	8008474 <I2Cx_Error>
  }
  return status;
 800846a:	7dfb      	ldrb	r3, [r7, #23]
}
 800846c:	4618      	mov	r0, r3
 800846e:	3718      	adds	r7, #24
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	460b      	mov	r3, r1
 800847e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7fa ffbc 	bl	80033fe <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f7ff ff6c 	bl	8008364 <I2Cx_Init>
}
 800848c:	bf00      	nop
 800848e:	3708      	adds	r7, #8
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8008498:	4802      	ldr	r0, [pc, #8]	; (80084a4 <SENSOR_IO_Init+0x10>)
 800849a:	f7ff ff63 	bl	8008364 <I2Cx_Init>
}
 800849e:	bf00      	nop
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	20000cfc 	.word	0x20000cfc

080084a8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af02      	add	r7, sp, #8
 80084ae:	4603      	mov	r3, r0
 80084b0:	71fb      	strb	r3, [r7, #7]
 80084b2:	460b      	mov	r3, r1
 80084b4:	71bb      	strb	r3, [r7, #6]
 80084b6:	4613      	mov	r3, r2
 80084b8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80084ba:	79bb      	ldrb	r3, [r7, #6]
 80084bc:	b29a      	uxth	r2, r3
 80084be:	79f9      	ldrb	r1, [r7, #7]
 80084c0:	2301      	movs	r3, #1
 80084c2:	9301      	str	r3, [sp, #4]
 80084c4:	1d7b      	adds	r3, r7, #5
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	2301      	movs	r3, #1
 80084ca:	4803      	ldr	r0, [pc, #12]	; (80084d8 <SENSOR_IO_Write+0x30>)
 80084cc:	f7ff ffa5 	bl	800841a <I2Cx_WriteMultiple>
}
 80084d0:	bf00      	nop
 80084d2:	3708      	adds	r7, #8
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}
 80084d8:	20000cfc 	.word	0x20000cfc

080084dc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af02      	add	r7, sp, #8
 80084e2:	4603      	mov	r3, r0
 80084e4:	460a      	mov	r2, r1
 80084e6:	71fb      	strb	r3, [r7, #7]
 80084e8:	4613      	mov	r3, r2
 80084ea:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80084ec:	2300      	movs	r3, #0
 80084ee:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80084f0:	79bb      	ldrb	r3, [r7, #6]
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	79f9      	ldrb	r1, [r7, #7]
 80084f6:	2301      	movs	r3, #1
 80084f8:	9301      	str	r3, [sp, #4]
 80084fa:	f107 030f 	add.w	r3, r7, #15
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	2301      	movs	r3, #1
 8008502:	4804      	ldr	r0, [pc, #16]	; (8008514 <SENSOR_IO_Read+0x38>)
 8008504:	f7ff ff5c 	bl	80083c0 <I2Cx_ReadMultiple>

  return read_value;
 8008508:	7bfb      	ldrb	r3, [r7, #15]
}
 800850a:	4618      	mov	r0, r3
 800850c:	3710      	adds	r7, #16
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	20000cfc 	.word	0x20000cfc

08008518 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af02      	add	r7, sp, #8
 800851e:	603a      	str	r2, [r7, #0]
 8008520:	461a      	mov	r2, r3
 8008522:	4603      	mov	r3, r0
 8008524:	71fb      	strb	r3, [r7, #7]
 8008526:	460b      	mov	r3, r1
 8008528:	71bb      	strb	r3, [r7, #6]
 800852a:	4613      	mov	r3, r2
 800852c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800852e:	79bb      	ldrb	r3, [r7, #6]
 8008530:	b29a      	uxth	r2, r3
 8008532:	79f9      	ldrb	r1, [r7, #7]
 8008534:	88bb      	ldrh	r3, [r7, #4]
 8008536:	9301      	str	r3, [sp, #4]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	2301      	movs	r3, #1
 800853e:	4804      	ldr	r0, [pc, #16]	; (8008550 <SENSOR_IO_ReadMultiple+0x38>)
 8008540:	f7ff ff3e 	bl	80083c0 <I2Cx_ReadMultiple>
 8008544:	4603      	mov	r3, r0
 8008546:	b29b      	uxth	r3, r3
}
 8008548:	4618      	mov	r0, r3
 800854a:	3708      	adds	r7, #8
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}
 8008550:	20000cfc 	.word	0x20000cfc

08008554 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800855a:	2300      	movs	r3, #0
 800855c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800855e:	2300      	movs	r3, #0
 8008560:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8008562:	4b19      	ldr	r3, [pc, #100]	; (80085c8 <BSP_ACCELERO_Init+0x74>)
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	4798      	blx	r3
 8008568:	4603      	mov	r3, r0
 800856a:	2b6a      	cmp	r3, #106	; 0x6a
 800856c:	d002      	beq.n	8008574 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	73fb      	strb	r3, [r7, #15]
 8008572:	e024      	b.n	80085be <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8008574:	4b15      	ldr	r3, [pc, #84]	; (80085cc <BSP_ACCELERO_Init+0x78>)
 8008576:	4a14      	ldr	r2, [pc, #80]	; (80085c8 <BSP_ACCELERO_Init+0x74>)
 8008578:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800857a:	2330      	movs	r3, #48	; 0x30
 800857c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8008582:	2300      	movs	r3, #0
 8008584:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8008586:	2340      	movs	r3, #64	; 0x40
 8008588:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800858a:	2300      	movs	r3, #0
 800858c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800858e:	2300      	movs	r3, #0
 8008590:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8008592:	797a      	ldrb	r2, [r7, #5]
 8008594:	7abb      	ldrb	r3, [r7, #10]
 8008596:	4313      	orrs	r3, r2
 8008598:	b2db      	uxtb	r3, r3
 800859a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800859c:	7a3b      	ldrb	r3, [r7, #8]
 800859e:	f043 0304 	orr.w	r3, r3, #4
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	021b      	lsls	r3, r3, #8
 80085a6:	b21a      	sxth	r2, r3
 80085a8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	b21b      	sxth	r3, r3
 80085b0:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80085b2:	4b06      	ldr	r3, [pc, #24]	; (80085cc <BSP_ACCELERO_Init+0x78>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	89ba      	ldrh	r2, [r7, #12]
 80085ba:	4610      	mov	r0, r2
 80085bc:	4798      	blx	r3
  }  

  return ret;
 80085be:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	2000001c 	.word	0x2000001c
 80085cc:	20000d48 	.word	0x20000d48

080085d0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80085d8:	4b08      	ldr	r3, [pc, #32]	; (80085fc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d009      	beq.n	80085f4 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80085e0:	4b06      	ldr	r3, [pc, #24]	; (80085fc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d004      	beq.n	80085f4 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80085ea:	4b04      	ldr	r3, [pc, #16]	; (80085fc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	4798      	blx	r3
    }
  }
}
 80085f4:	bf00      	nop
 80085f6:	3708      	adds	r7, #8
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	20000d48 	.word	0x20000d48

08008600 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8008600:	b580      	push	{r7, lr}
 8008602:	b084      	sub	sp, #16
 8008604:	af00      	add	r7, sp, #0
 8008606:	4603      	mov	r3, r0
 8008608:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800860a:	2300      	movs	r3, #0
 800860c:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800860e:	2110      	movs	r1, #16
 8008610:	20d4      	movs	r0, #212	; 0xd4
 8008612:	f7ff ff63 	bl	80084dc <SENSOR_IO_Read>
 8008616:	4603      	mov	r3, r0
 8008618:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800861a:	88fb      	ldrh	r3, [r7, #6]
 800861c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800861e:	7bbb      	ldrb	r3, [r7, #14]
 8008620:	f003 0303 	and.w	r3, r3, #3
 8008624:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8008626:	7bba      	ldrb	r2, [r7, #14]
 8008628:	7bfb      	ldrb	r3, [r7, #15]
 800862a:	4313      	orrs	r3, r2
 800862c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800862e:	7bbb      	ldrb	r3, [r7, #14]
 8008630:	461a      	mov	r2, r3
 8008632:	2110      	movs	r1, #16
 8008634:	20d4      	movs	r0, #212	; 0xd4
 8008636:	f7ff ff37 	bl	80084a8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800863a:	2112      	movs	r1, #18
 800863c:	20d4      	movs	r0, #212	; 0xd4
 800863e:	f7ff ff4d 	bl	80084dc <SENSOR_IO_Read>
 8008642:	4603      	mov	r3, r0
 8008644:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8008646:	88fb      	ldrh	r3, [r7, #6]
 8008648:	0a1b      	lsrs	r3, r3, #8
 800864a:	b29b      	uxth	r3, r3
 800864c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800864e:	7bbb      	ldrb	r3, [r7, #14]
 8008650:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8008654:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8008656:	7bba      	ldrb	r2, [r7, #14]
 8008658:	7bfb      	ldrb	r3, [r7, #15]
 800865a:	4313      	orrs	r3, r2
 800865c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800865e:	7bbb      	ldrb	r3, [r7, #14]
 8008660:	461a      	mov	r2, r3
 8008662:	2112      	movs	r1, #18
 8008664:	20d4      	movs	r0, #212	; 0xd4
 8008666:	f7ff ff1f 	bl	80084a8 <SENSOR_IO_Write>
}
 800866a:	bf00      	nop
 800866c:	3710      	adds	r7, #16
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}

08008672 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8008672:	b580      	push	{r7, lr}
 8008674:	b082      	sub	sp, #8
 8008676:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8008678:	2300      	movs	r3, #0
 800867a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800867c:	2110      	movs	r1, #16
 800867e:	20d4      	movs	r0, #212	; 0xd4
 8008680:	f7ff ff2c 	bl	80084dc <SENSOR_IO_Read>
 8008684:	4603      	mov	r3, r0
 8008686:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8008688:	79fb      	ldrb	r3, [r7, #7]
 800868a:	f003 030f 	and.w	r3, r3, #15
 800868e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8008690:	79fb      	ldrb	r3, [r7, #7]
 8008692:	461a      	mov	r2, r3
 8008694:	2110      	movs	r1, #16
 8008696:	20d4      	movs	r0, #212	; 0xd4
 8008698:	f7ff ff06 	bl	80084a8 <SENSOR_IO_Write>
}
 800869c:	bf00      	nop
 800869e:	3708      	adds	r7, #8
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80086a4:	b580      	push	{r7, lr}
 80086a6:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80086a8:	f7ff fef4 	bl	8008494 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80086ac:	210f      	movs	r1, #15
 80086ae:	20d4      	movs	r0, #212	; 0xd4
 80086b0:	f7ff ff14 	bl	80084dc <SENSOR_IO_Read>
 80086b4:	4603      	mov	r3, r0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	bd80      	pop	{r7, pc}

080086ba <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b084      	sub	sp, #16
 80086be:	af00      	add	r7, sp, #0
 80086c0:	4603      	mov	r3, r0
 80086c2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80086c4:	2300      	movs	r3, #0
 80086c6:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80086c8:	2115      	movs	r1, #21
 80086ca:	20d4      	movs	r0, #212	; 0xd4
 80086cc:	f7ff ff06 	bl	80084dc <SENSOR_IO_Read>
 80086d0:	4603      	mov	r3, r0
 80086d2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
 80086d6:	f023 0310 	bic.w	r3, r3, #16
 80086da:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80086dc:	88fb      	ldrh	r3, [r7, #6]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d003      	beq.n	80086ea <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80086e2:	7bfb      	ldrb	r3, [r7, #15]
 80086e4:	f043 0310 	orr.w	r3, r3, #16
 80086e8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80086ea:	7bfb      	ldrb	r3, [r7, #15]
 80086ec:	461a      	mov	r2, r3
 80086ee:	2115      	movs	r1, #21
 80086f0:	20d4      	movs	r0, #212	; 0xd4
 80086f2:	f7ff fed9 	bl	80084a8 <SENSOR_IO_Write>
}
 80086f6:	bf00      	nop
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
	...

08008700 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b088      	sub	sp, #32
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8008708:	2300      	movs	r3, #0
 800870a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800870c:	2300      	movs	r3, #0
 800870e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8008710:	f04f 0300 	mov.w	r3, #0
 8008714:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8008716:	2110      	movs	r1, #16
 8008718:	20d4      	movs	r0, #212	; 0xd4
 800871a:	f7ff fedf 	bl	80084dc <SENSOR_IO_Read>
 800871e:	4603      	mov	r3, r0
 8008720:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8008722:	f107 0208 	add.w	r2, r7, #8
 8008726:	2306      	movs	r3, #6
 8008728:	2128      	movs	r1, #40	; 0x28
 800872a:	20d4      	movs	r0, #212	; 0xd4
 800872c:	f7ff fef4 	bl	8008518 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8008730:	2300      	movs	r3, #0
 8008732:	77fb      	strb	r3, [r7, #31]
 8008734:	e01c      	b.n	8008770 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8008736:	7ffb      	ldrb	r3, [r7, #31]
 8008738:	005b      	lsls	r3, r3, #1
 800873a:	3301      	adds	r3, #1
 800873c:	3320      	adds	r3, #32
 800873e:	443b      	add	r3, r7
 8008740:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008744:	b29b      	uxth	r3, r3
 8008746:	021b      	lsls	r3, r3, #8
 8008748:	b29a      	uxth	r2, r3
 800874a:	7ffb      	ldrb	r3, [r7, #31]
 800874c:	005b      	lsls	r3, r3, #1
 800874e:	3320      	adds	r3, #32
 8008750:	443b      	add	r3, r7
 8008752:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008756:	b29b      	uxth	r3, r3
 8008758:	4413      	add	r3, r2
 800875a:	b29a      	uxth	r2, r3
 800875c:	7ffb      	ldrb	r3, [r7, #31]
 800875e:	b212      	sxth	r2, r2
 8008760:	005b      	lsls	r3, r3, #1
 8008762:	3320      	adds	r3, #32
 8008764:	443b      	add	r3, r7
 8008766:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800876a:	7ffb      	ldrb	r3, [r7, #31]
 800876c:	3301      	adds	r3, #1
 800876e:	77fb      	strb	r3, [r7, #31]
 8008770:	7ffb      	ldrb	r3, [r7, #31]
 8008772:	2b02      	cmp	r3, #2
 8008774:	d9df      	bls.n	8008736 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8008776:	7dfb      	ldrb	r3, [r7, #23]
 8008778:	f003 030c 	and.w	r3, r3, #12
 800877c:	2b0c      	cmp	r3, #12
 800877e:	d829      	bhi.n	80087d4 <LSM6DSL_AccReadXYZ+0xd4>
 8008780:	a201      	add	r2, pc, #4	; (adr r2, 8008788 <LSM6DSL_AccReadXYZ+0x88>)
 8008782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008786:	bf00      	nop
 8008788:	080087bd 	.word	0x080087bd
 800878c:	080087d5 	.word	0x080087d5
 8008790:	080087d5 	.word	0x080087d5
 8008794:	080087d5 	.word	0x080087d5
 8008798:	080087cf 	.word	0x080087cf
 800879c:	080087d5 	.word	0x080087d5
 80087a0:	080087d5 	.word	0x080087d5
 80087a4:	080087d5 	.word	0x080087d5
 80087a8:	080087c3 	.word	0x080087c3
 80087ac:	080087d5 	.word	0x080087d5
 80087b0:	080087d5 	.word	0x080087d5
 80087b4:	080087d5 	.word	0x080087d5
 80087b8:	080087c9 	.word	0x080087c9
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80087bc:	4b18      	ldr	r3, [pc, #96]	; (8008820 <LSM6DSL_AccReadXYZ+0x120>)
 80087be:	61bb      	str	r3, [r7, #24]
    break;
 80087c0:	e008      	b.n	80087d4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80087c2:	4b18      	ldr	r3, [pc, #96]	; (8008824 <LSM6DSL_AccReadXYZ+0x124>)
 80087c4:	61bb      	str	r3, [r7, #24]
    break;
 80087c6:	e005      	b.n	80087d4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80087c8:	4b17      	ldr	r3, [pc, #92]	; (8008828 <LSM6DSL_AccReadXYZ+0x128>)
 80087ca:	61bb      	str	r3, [r7, #24]
    break;
 80087cc:	e002      	b.n	80087d4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80087ce:	4b17      	ldr	r3, [pc, #92]	; (800882c <LSM6DSL_AccReadXYZ+0x12c>)
 80087d0:	61bb      	str	r3, [r7, #24]
    break;    
 80087d2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80087d4:	2300      	movs	r3, #0
 80087d6:	77fb      	strb	r3, [r7, #31]
 80087d8:	e01a      	b.n	8008810 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80087da:	7ffb      	ldrb	r3, [r7, #31]
 80087dc:	005b      	lsls	r3, r3, #1
 80087de:	3320      	adds	r3, #32
 80087e0:	443b      	add	r3, r7
 80087e2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80087e6:	ee07 3a90 	vmov	s15, r3
 80087ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80087ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80087f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087f6:	7ffb      	ldrb	r3, [r7, #31]
 80087f8:	005b      	lsls	r3, r3, #1
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	4413      	add	r3, r2
 80087fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008802:	ee17 2a90 	vmov	r2, s15
 8008806:	b212      	sxth	r2, r2
 8008808:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800880a:	7ffb      	ldrb	r3, [r7, #31]
 800880c:	3301      	adds	r3, #1
 800880e:	77fb      	strb	r3, [r7, #31]
 8008810:	7ffb      	ldrb	r3, [r7, #31]
 8008812:	2b02      	cmp	r3, #2
 8008814:	d9e1      	bls.n	80087da <LSM6DSL_AccReadXYZ+0xda>
  }
}
 8008816:	bf00      	nop
 8008818:	bf00      	nop
 800881a:	3720      	adds	r7, #32
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}
 8008820:	3d79db23 	.word	0x3d79db23
 8008824:	3df9db23 	.word	0x3df9db23
 8008828:	3e79db23 	.word	0x3e79db23
 800882c:	3ef9db23 	.word	0x3ef9db23

08008830 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	4603      	mov	r3, r0
 8008838:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 800883a:	79fb      	ldrb	r3, [r7, #7]
 800883c:	2b2f      	cmp	r3, #47	; 0x2f
 800883e:	d906      	bls.n	800884e <Hex2Num+0x1e>
 8008840:	79fb      	ldrb	r3, [r7, #7]
 8008842:	2b39      	cmp	r3, #57	; 0x39
 8008844:	d803      	bhi.n	800884e <Hex2Num+0x1e>
        return a - '0';
 8008846:	79fb      	ldrb	r3, [r7, #7]
 8008848:	3b30      	subs	r3, #48	; 0x30
 800884a:	b2db      	uxtb	r3, r3
 800884c:	e014      	b.n	8008878 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 800884e:	79fb      	ldrb	r3, [r7, #7]
 8008850:	2b60      	cmp	r3, #96	; 0x60
 8008852:	d906      	bls.n	8008862 <Hex2Num+0x32>
 8008854:	79fb      	ldrb	r3, [r7, #7]
 8008856:	2b66      	cmp	r3, #102	; 0x66
 8008858:	d803      	bhi.n	8008862 <Hex2Num+0x32>
        return (a - 'a') + 10;
 800885a:	79fb      	ldrb	r3, [r7, #7]
 800885c:	3b57      	subs	r3, #87	; 0x57
 800885e:	b2db      	uxtb	r3, r3
 8008860:	e00a      	b.n	8008878 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8008862:	79fb      	ldrb	r3, [r7, #7]
 8008864:	2b40      	cmp	r3, #64	; 0x40
 8008866:	d906      	bls.n	8008876 <Hex2Num+0x46>
 8008868:	79fb      	ldrb	r3, [r7, #7]
 800886a:	2b46      	cmp	r3, #70	; 0x46
 800886c:	d803      	bhi.n	8008876 <Hex2Num+0x46>
        return (a - 'A') + 10;
 800886e:	79fb      	ldrb	r3, [r7, #7]
 8008870:	3b37      	subs	r3, #55	; 0x37
 8008872:	b2db      	uxtb	r3, r3
 8008874:	e000      	b.n	8008878 <Hex2Num+0x48>
    }

    return 0;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	370c      	adds	r7, #12
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 800888e:	2300      	movs	r3, #0
 8008890:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8008896:	e012      	b.n	80088be <ParseHexNumber+0x3a>
        sum <<= 4;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	011b      	lsls	r3, r3, #4
 800889c:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7ff ffc4 	bl	8008830 <Hex2Num>
 80088a8:	4603      	mov	r3, r0
 80088aa:	461a      	mov	r2, r3
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	4413      	add	r3, r2
 80088b0:	60fb      	str	r3, [r7, #12]
        ptr++;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	3301      	adds	r3, #1
 80088b6:	607b      	str	r3, [r7, #4]
        i++;
 80088b8:	7afb      	ldrb	r3, [r7, #11]
 80088ba:	3301      	adds	r3, #1
 80088bc:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	2b2f      	cmp	r3, #47	; 0x2f
 80088c4:	d903      	bls.n	80088ce <ParseHexNumber+0x4a>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	2b39      	cmp	r3, #57	; 0x39
 80088cc:	d9e4      	bls.n	8008898 <ParseHexNumber+0x14>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	2b60      	cmp	r3, #96	; 0x60
 80088d4:	d903      	bls.n	80088de <ParseHexNumber+0x5a>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	2b66      	cmp	r3, #102	; 0x66
 80088dc:	d9dc      	bls.n	8008898 <ParseHexNumber+0x14>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	2b40      	cmp	r3, #64	; 0x40
 80088e4:	d903      	bls.n	80088ee <ParseHexNumber+0x6a>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	2b46      	cmp	r3, #70	; 0x46
 80088ec:	d9d4      	bls.n	8008898 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <ParseHexNumber+0x76>
        *cnt = i;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	7afa      	ldrb	r2, [r7, #11]
 80088f8:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 80088fa:	68fb      	ldr	r3, [r7, #12]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 800890e:	2300      	movs	r3, #0
 8008910:	73fb      	strb	r3, [r7, #15]
 8008912:	2300      	movs	r3, #0
 8008914:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8008916:	2300      	movs	r3, #0
 8008918:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	2b2d      	cmp	r3, #45	; 0x2d
 8008920:	d119      	bne.n	8008956 <ParseNumber+0x52>
        minus = 1;
 8008922:	2301      	movs	r3, #1
 8008924:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	3301      	adds	r3, #1
 800892a:	607b      	str	r3, [r7, #4]
        i++;
 800892c:	7bbb      	ldrb	r3, [r7, #14]
 800892e:	3301      	adds	r3, #1
 8008930:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8008932:	e010      	b.n	8008956 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8008934:	68ba      	ldr	r2, [r7, #8]
 8008936:	4613      	mov	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	4413      	add	r3, r2
 800893c:	005b      	lsls	r3, r3, #1
 800893e:	461a      	mov	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	3b30      	subs	r3, #48	; 0x30
 8008946:	4413      	add	r3, r2
 8008948:	60bb      	str	r3, [r7, #8]
        ptr++;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	3301      	adds	r3, #1
 800894e:	607b      	str	r3, [r7, #4]
        i++;
 8008950:	7bbb      	ldrb	r3, [r7, #14]
 8008952:	3301      	adds	r3, #1
 8008954:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	2b2f      	cmp	r3, #47	; 0x2f
 800895c:	d903      	bls.n	8008966 <ParseNumber+0x62>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	2b39      	cmp	r3, #57	; 0x39
 8008964:	d9e6      	bls.n	8008934 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d002      	beq.n	8008972 <ParseNumber+0x6e>
        *cnt = i;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	7bba      	ldrb	r2, [r7, #14]
 8008970:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8008972:	7bfb      	ldrb	r3, [r7, #15]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d002      	beq.n	800897e <ParseNumber+0x7a>
        return 0 - sum;
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	425b      	negs	r3, r3
 800897c:	e000      	b.n	8008980 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 800897e:	68bb      	ldr	r3, [r7, #8]
}
 8008980:	4618      	mov	r0, r3
 8008982:	3714      	adds	r7, #20
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8008996:	2300      	movs	r3, #0
 8008998:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800899a:	e019      	b.n	80089d0 <ParseMAC+0x44>
    hexcnt = 1;
 800899c:	2301      	movs	r3, #1
 800899e:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	2b3a      	cmp	r3, #58	; 0x3a
 80089a6:	d00e      	beq.n	80089c6 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 80089a8:	f107 030e 	add.w	r3, r7, #14
 80089ac:	4619      	mov	r1, r3
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f7ff ff68 	bl	8008884 <ParseHexNumber>
 80089b4:	4601      	mov	r1, r0
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
 80089b8:	1c5a      	adds	r2, r3, #1
 80089ba:	73fa      	strb	r2, [r7, #15]
 80089bc:	461a      	mov	r2, r3
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	4413      	add	r3, r2
 80089c2:	b2ca      	uxtb	r2, r1
 80089c4:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 80089c6:	7bbb      	ldrb	r3, [r7, #14]
 80089c8:	461a      	mov	r2, r3
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4413      	add	r3, r2
 80089ce:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e1      	bne.n	800899c <ParseMAC+0x10>
  }
}
 80089d8:	bf00      	nop
 80089da:	bf00      	nop
 80089dc:	3710      	adds	r7, #16
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b084      	sub	sp, #16
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 80089ec:	2300      	movs	r3, #0
 80089ee:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80089f0:	e019      	b.n	8008a26 <ParseIP+0x44>
    hexcnt = 1;
 80089f2:	2301      	movs	r3, #1
 80089f4:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	2b2e      	cmp	r3, #46	; 0x2e
 80089fc:	d00e      	beq.n	8008a1c <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 80089fe:	f107 030e 	add.w	r3, r7, #14
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f7ff ff7d 	bl	8008904 <ParseNumber>
 8008a0a:	4601      	mov	r1, r0
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
 8008a0e:	1c5a      	adds	r2, r3, #1
 8008a10:	73fa      	strb	r2, [r7, #15]
 8008a12:	461a      	mov	r2, r3
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	4413      	add	r3, r2
 8008a18:	b2ca      	uxtb	r2, r1
 8008a1a:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8008a1c:	7bbb      	ldrb	r3, [r7, #14]
 8008a1e:	461a      	mov	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4413      	add	r3, r2
 8008a24:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1e1      	bne.n	80089f2 <ParseIP+0x10>
  }
}
 8008a2e:	bf00      	nop
 8008a30:	bf00      	nop
 8008a32:	3710      	adds	r7, #16
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}

08008a38 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8008a42:	2300      	movs	r3, #0
 8008a44:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	3302      	adds	r3, #2
 8008a4a:	4934      	ldr	r1, [pc, #208]	; (8008b1c <AT_ParseInfo+0xe4>)
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f009 facd 	bl	8011fec <strtok>
 8008a52:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8008a54:	e05a      	b.n	8008b0c <AT_ParseInfo+0xd4>
    switch (num++) {
 8008a56:	7afb      	ldrb	r3, [r7, #11]
 8008a58:	1c5a      	adds	r2, r3, #1
 8008a5a:	72fa      	strb	r2, [r7, #11]
 8008a5c:	2b06      	cmp	r3, #6
 8008a5e:	d84f      	bhi.n	8008b00 <AT_ParseInfo+0xc8>
 8008a60:	a201      	add	r2, pc, #4	; (adr r2, 8008a68 <AT_ParseInfo+0x30>)
 8008a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a66:	bf00      	nop
 8008a68:	08008a85 	.word	0x08008a85
 8008a6c:	08008a93 	.word	0x08008a93
 8008a70:	08008aa3 	.word	0x08008aa3
 8008a74:	08008ab3 	.word	0x08008ab3
 8008a78:	08008ac3 	.word	0x08008ac3
 8008a7c:	08008ad3 	.word	0x08008ad3
 8008a80:	08008ae7 	.word	0x08008ae7
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2220      	movs	r2, #32
 8008a88:	68f9      	ldr	r1, [r7, #12]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f009 fa85 	bl	8011f9a <strncpy>
      break;
 8008a90:	e037      	b.n	8008b02 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	3320      	adds	r3, #32
 8008a96:	2218      	movs	r2, #24
 8008a98:	68f9      	ldr	r1, [r7, #12]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f009 fa7d 	bl	8011f9a <strncpy>
      break;
 8008aa0:	e02f      	b.n	8008b02 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3338      	adds	r3, #56	; 0x38
 8008aa6:	2210      	movs	r2, #16
 8008aa8:	68f9      	ldr	r1, [r7, #12]
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f009 fa75 	bl	8011f9a <strncpy>
      break;
 8008ab0:	e027      	b.n	8008b02 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	3348      	adds	r3, #72	; 0x48
 8008ab6:	2210      	movs	r2, #16
 8008ab8:	68f9      	ldr	r1, [r7, #12]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f009 fa6d 	bl	8011f9a <strncpy>
      break;
 8008ac0:	e01f      	b.n	8008b02 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	3358      	adds	r3, #88	; 0x58
 8008ac6:	2210      	movs	r2, #16
 8008ac8:	68f9      	ldr	r1, [r7, #12]
 8008aca:	4618      	mov	r0, r3
 8008acc:	f009 fa65 	bl	8011f9a <strncpy>
      break;
 8008ad0:	e017      	b.n	8008b02 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f7ff ff15 	bl	8008904 <ParseNumber>
 8008ada:	4603      	mov	r3, r0
 8008adc:	461a      	mov	r2, r3
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8008ae4:	e00d      	b.n	8008b02 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8008ae6:	490e      	ldr	r1, [pc, #56]	; (8008b20 <AT_ParseInfo+0xe8>)
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	f009 fa7f 	bl	8011fec <strtok>
 8008aee:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	3368      	adds	r3, #104	; 0x68
 8008af4:	2220      	movs	r2, #32
 8008af6:	68f9      	ldr	r1, [r7, #12]
 8008af8:	4618      	mov	r0, r3
 8008afa:	f009 fa4e 	bl	8011f9a <strncpy>
      break;
 8008afe:	e000      	b.n	8008b02 <AT_ParseInfo+0xca>

    default: break;
 8008b00:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8008b02:	4906      	ldr	r1, [pc, #24]	; (8008b1c <AT_ParseInfo+0xe4>)
 8008b04:	2000      	movs	r0, #0
 8008b06:	f009 fa71 	bl	8011fec <strtok>
 8008b0a:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d1a1      	bne.n	8008a56 <AT_ParseInfo+0x1e>
  }
}
 8008b12:	bf00      	nop
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	0801427c 	.word	0x0801427c
 8008b20:	08014280 	.word	0x08014280

08008b24 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	3302      	adds	r3, #2
 8008b36:	4952      	ldr	r1, [pc, #328]	; (8008c80 <AT_ParseConnSettings+0x15c>)
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f009 fa57 	bl	8011fec <strtok>
 8008b3e:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8008b40:	e095      	b.n	8008c6e <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8008b42:	7bfb      	ldrb	r3, [r7, #15]
 8008b44:	1c5a      	adds	r2, r3, #1
 8008b46:	73fa      	strb	r2, [r7, #15]
 8008b48:	2b0b      	cmp	r3, #11
 8008b4a:	d87f      	bhi.n	8008c4c <AT_ParseConnSettings+0x128>
 8008b4c:	a201      	add	r2, pc, #4	; (adr r2, 8008b54 <AT_ParseConnSettings+0x30>)
 8008b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b52:	bf00      	nop
 8008b54:	08008b85 	.word	0x08008b85
 8008b58:	08008b93 	.word	0x08008b93
 8008b5c:	08008ba3 	.word	0x08008ba3
 8008b60:	08008bb7 	.word	0x08008bb7
 8008b64:	08008bcb 	.word	0x08008bcb
 8008b68:	08008bdf 	.word	0x08008bdf
 8008b6c:	08008bed 	.word	0x08008bed
 8008b70:	08008bfb 	.word	0x08008bfb
 8008b74:	08008c09 	.word	0x08008c09
 8008b78:	08008c17 	.word	0x08008c17
 8008b7c:	08008c25 	.word	0x08008c25
 8008b80:	08008c39 	.word	0x08008c39
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	2221      	movs	r2, #33	; 0x21
 8008b88:	68b9      	ldr	r1, [r7, #8]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f009 fa05 	bl	8011f9a <strncpy>
      break;
 8008b90:	e05d      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	3321      	adds	r3, #33	; 0x21
 8008b96:	2221      	movs	r2, #33	; 0x21
 8008b98:	68b9      	ldr	r1, [r7, #8]
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f009 f9fd 	bl	8011f9a <strncpy>
      break;
 8008ba0:	e055      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8008ba2:	2100      	movs	r1, #0
 8008ba4:	68b8      	ldr	r0, [r7, #8]
 8008ba6:	f7ff fead 	bl	8008904 <ParseNumber>
 8008baa:	4603      	mov	r3, r0
 8008bac:	b2da      	uxtb	r2, r3
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8008bb4:	e04b      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8008bb6:	2100      	movs	r1, #0
 8008bb8:	68b8      	ldr	r0, [r7, #8]
 8008bba:	f7ff fea3 	bl	8008904 <ParseNumber>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 8008bc8:	e041      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8008bca:	2100      	movs	r1, #0
 8008bcc:	68b8      	ldr	r0, [r7, #8]
 8008bce:	f7ff fe99 	bl	8008904 <ParseNumber>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	b2da      	uxtb	r2, r3
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8008bdc:	e037      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	3348      	adds	r3, #72	; 0x48
 8008be2:	4619      	mov	r1, r3
 8008be4:	68b8      	ldr	r0, [r7, #8]
 8008be6:	f7ff fefc 	bl	80089e2 <ParseIP>
      break;
 8008bea:	e030      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	334c      	adds	r3, #76	; 0x4c
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	68b8      	ldr	r0, [r7, #8]
 8008bf4:	f7ff fef5 	bl	80089e2 <ParseIP>
      break;
 8008bf8:	e029      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	3350      	adds	r3, #80	; 0x50
 8008bfe:	4619      	mov	r1, r3
 8008c00:	68b8      	ldr	r0, [r7, #8]
 8008c02:	f7ff feee 	bl	80089e2 <ParseIP>
      break;
 8008c06:	e022      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	3354      	adds	r3, #84	; 0x54
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	68b8      	ldr	r0, [r7, #8]
 8008c10:	f7ff fee7 	bl	80089e2 <ParseIP>
      break;
 8008c14:	e01b      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	3358      	adds	r3, #88	; 0x58
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	68b8      	ldr	r0, [r7, #8]
 8008c1e:	f7ff fee0 	bl	80089e2 <ParseIP>
      break;
 8008c22:	e014      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8008c24:	2100      	movs	r1, #0
 8008c26:	68b8      	ldr	r0, [r7, #8]
 8008c28:	f7ff fe6c 	bl	8008904 <ParseNumber>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	b2da      	uxtb	r2, r3
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8008c36:	e00a      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8008c38:	2100      	movs	r1, #0
 8008c3a:	68b8      	ldr	r0, [r7, #8]
 8008c3c:	f7ff fe62 	bl	8008904 <ParseNumber>
 8008c40:	4603      	mov	r3, r0
 8008c42:	b2da      	uxtb	r2, r3
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8008c4a:	e000      	b.n	8008c4e <AT_ParseConnSettings+0x12a>

    default:
      break;
 8008c4c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8008c4e:	490c      	ldr	r1, [pc, #48]	; (8008c80 <AT_ParseConnSettings+0x15c>)
 8008c50:	2000      	movs	r0, #0
 8008c52:	f009 f9cb 	bl	8011fec <strtok>
 8008c56:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d007      	beq.n	8008c6e <AT_ParseConnSettings+0x14a>
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	3b01      	subs	r3, #1
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b2c      	cmp	r3, #44	; 0x2c
 8008c66:	d102      	bne.n	8008c6e <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f47f af66 	bne.w	8008b42 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8008c76:	bf00      	nop
 8008c78:	bf00      	nop
 8008c7a:	3710      	adds	r7, #16
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	0801427c 	.word	0x0801427c

08008c84 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	3302      	adds	r3, #2
 8008c92:	781b      	ldrb	r3, [r3, #0]
 8008c94:	2b31      	cmp	r3, #49	; 0x31
 8008c96:	bf0c      	ite	eq
 8008c98:	2301      	moveq	r3, #1
 8008c9a:	2300      	movne	r3, #0
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	701a      	strb	r2, [r3, #0]
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8008cb0:	b590      	push	{r4, r7, lr}
 8008cb2:	b087      	sub	sp, #28
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	60b9      	str	r1, [r7, #8]
 8008cba:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8008cca:	68b8      	ldr	r0, [r7, #8]
 8008ccc:	f7f7 fa80 	bl	80001d0 <strlen>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	b299      	uxth	r1, r3
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8008cda:	461a      	mov	r2, r3
 8008cdc:	68b8      	ldr	r0, [r7, #8]
 8008cde:	47a0      	blx	r4
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	dd3e      	ble.n	8008d68 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8008cf6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	4798      	blx	r3
 8008cfe:	4603      	mov	r3, r0
 8008d00:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8008d02:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	dd27      	ble.n	8008d5a <AT_ExecuteCommand+0xaa>
 8008d0a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008d0e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008d12:	dc22      	bgt.n	8008d5a <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8008d14:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008d18:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008d1c:	d105      	bne.n	8008d2a <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8008d1e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	3b01      	subs	r3, #1
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8008d2a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	4413      	add	r3, r2
 8008d32:	2200      	movs	r2, #0
 8008d34:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8008d36:	490f      	ldr	r1, [pc, #60]	; (8008d74 <AT_ExecuteCommand+0xc4>)
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f009 f941 	bl	8011fc0 <strstr>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d001      	beq.n	8008d48 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8008d44:	2300      	movs	r3, #0
 8008d46:	e010      	b.n	8008d6a <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8008d48:	490b      	ldr	r1, [pc, #44]	; (8008d78 <AT_ExecuteCommand+0xc8>)
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f009 f938 	bl	8011fc0 <strstr>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d001      	beq.n	8008d5a <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8008d56:	2305      	movs	r3, #5
 8008d58:	e007      	b.n	8008d6a <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8008d5a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008d5e:	f113 0f04 	cmn.w	r3, #4
 8008d62:	d101      	bne.n	8008d68 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8008d64:	2306      	movs	r3, #6
 8008d66:	e000      	b.n	8008d6a <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8008d68:	2304      	movs	r3, #4
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	371c      	adds	r7, #28
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd90      	pop	{r4, r7, pc}
 8008d72:	bf00      	nop
 8008d74:	08014290 	.word	0x08014290
 8008d78:	0801429c 	.word	0x0801429c

08008d7c <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b086      	sub	sp, #24
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
 8008d88:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8008d92:	2300      	movs	r3, #0
 8008d94:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8008d96:	68b8      	ldr	r0, [r7, #8]
 8008d98:	f7f7 fa1a 	bl	80001d0 <strlen>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8008da0:	8a7b      	ldrh	r3, [r7, #18]
 8008da2:	f003 0301 	and.w	r3, r3, #1
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d001      	beq.n	8008dae <AT_RequestSendData+0x32>
 8008daa:	2302      	movs	r3, #2
 8008dac:	e053      	b.n	8008e56 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008db4:	68fa      	ldr	r2, [r7, #12]
 8008db6:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8008dba:	8a79      	ldrh	r1, [r7, #18]
 8008dbc:	68b8      	ldr	r0, [r7, #8]
 8008dbe:	4798      	blx	r3
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8008dc4:	8a3a      	ldrh	r2, [r7, #16]
 8008dc6:	8a7b      	ldrh	r3, [r7, #18]
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d143      	bne.n	8008e54 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8008dd8:	8879      	ldrh	r1, [r7, #2]
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	4798      	blx	r3
 8008dde:	4603      	mov	r3, r0
 8008de0:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8008de2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8008de6:	887b      	ldrh	r3, [r7, #2]
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d131      	bne.n	8008e50 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8008df8:	2100      	movs	r1, #0
 8008dfa:	6a38      	ldr	r0, [r7, #32]
 8008dfc:	4798      	blx	r3
 8008dfe:	4603      	mov	r3, r0
 8008e00:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8008e02:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dd19      	ble.n	8008e3e <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8008e0a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008e0e:	6a3a      	ldr	r2, [r7, #32]
 8008e10:	4413      	add	r3, r2
 8008e12:	2200      	movs	r2, #0
 8008e14:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8008e16:	4912      	ldr	r1, [pc, #72]	; (8008e60 <AT_RequestSendData+0xe4>)
 8008e18:	6a38      	ldr	r0, [r7, #32]
 8008e1a:	f009 f8d1 	bl	8011fc0 <strstr>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d001      	beq.n	8008e28 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8008e24:	2300      	movs	r3, #0
 8008e26:	e016      	b.n	8008e56 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8008e28:	490e      	ldr	r1, [pc, #56]	; (8008e64 <AT_RequestSendData+0xe8>)
 8008e2a:	6a38      	ldr	r0, [r7, #32]
 8008e2c:	f009 f8c8 	bl	8011fc0 <strstr>
 8008e30:	4603      	mov	r3, r0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d001      	beq.n	8008e3a <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8008e36:	2305      	movs	r3, #5
 8008e38:	e00d      	b.n	8008e56 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8008e3a:	2302      	movs	r3, #2
 8008e3c:	e00b      	b.n	8008e56 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8008e3e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008e42:	f113 0f04 	cmn.w	r3, #4
 8008e46:	d101      	bne.n	8008e4c <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8008e48:	2306      	movs	r3, #6
 8008e4a:	e004      	b.n	8008e56 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8008e4c:	2302      	movs	r3, #2
 8008e4e:	e002      	b.n	8008e56 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8008e50:	2302      	movs	r3, #2
 8008e52:	e000      	b.n	8008e56 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8008e54:	2304      	movs	r3, #4
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3718      	adds	r7, #24
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	08014290 	.word	0x08014290
 8008e64:	0801429c 	.word	0x0801429c

08008e68 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8008e68:	b590      	push	{r4, r7, lr}
 8008e6a:	b087      	sub	sp, #28
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
 8008e74:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8008e7c:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8008e84:	68b8      	ldr	r0, [r7, #8]
 8008e86:	f7f7 f9a3 	bl	80001d0 <strlen>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	b299      	uxth	r1, r3
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8008e94:	461a      	mov	r2, r3
 8008e96:	68b8      	ldr	r0, [r7, #8]
 8008e98:	47a0      	blx	r4
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	dd6f      	ble.n	8008f80 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8008eac:	2100      	movs	r1, #0
 8008eae:	6938      	ldr	r0, [r7, #16]
 8008eb0:	4798      	blx	r3
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	2b0d      	cmp	r3, #13
 8008ebc:	d104      	bne.n	8008ec8 <AT_RequestReceiveData+0x60>
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	2b0a      	cmp	r3, #10
 8008ec6:	d001      	beq.n	8008ecc <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8008ec8:	2304      	movs	r3, #4
 8008eca:	e05a      	b.n	8008f82 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	3b02      	subs	r3, #2
 8008ed0:	617b      	str	r3, [r7, #20]
    p+=2;
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	3302      	adds	r3, #2
 8008ed6:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	2b07      	cmp	r3, #7
 8008edc:	d94a      	bls.n	8008f74 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8008ede:	e002      	b.n	8008ee6 <AT_RequestReceiveData+0x7e>
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d006      	beq.n	8008efa <AT_RequestReceiveData+0x92>
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	3b01      	subs	r3, #1
 8008ef0:	693a      	ldr	r2, [r7, #16]
 8008ef2:	4413      	add	r3, r2
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	2b15      	cmp	r3, #21
 8008ef8:	d0f2      	beq.n	8008ee0 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	693a      	ldr	r2, [r7, #16]
 8008efe:	4413      	add	r3, r2
 8008f00:	2200      	movs	r2, #0
 8008f02:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	3b08      	subs	r3, #8
 8008f08:	693a      	ldr	r2, [r7, #16]
 8008f0a:	4413      	add	r3, r2
 8008f0c:	491f      	ldr	r1, [pc, #124]	; (8008f8c <AT_RequestReceiveData+0x124>)
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f009 f856 	bl	8011fc0 <strstr>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d016      	beq.n	8008f48 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	3b08      	subs	r3, #8
 8008f20:	b29a      	uxth	r2, r3
 8008f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f24:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 8008f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f28:	881b      	ldrh	r3, [r3, #0]
 8008f2a:	887a      	ldrh	r2, [r7, #2]
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d202      	bcs.n	8008f36 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8008f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f32:	887a      	ldrh	r2, [r7, #2]
 8008f34:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 8008f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f38:	881b      	ldrh	r3, [r3, #0]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	6939      	ldr	r1, [r7, #16]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f008 f837 	bl	8010fb2 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8008f44:	2300      	movs	r3, #0
 8008f46:	e01c      	b.n	8008f82 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	3b04      	subs	r3, #4
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	4413      	add	r3, r2
 8008f50:	2204      	movs	r2, #4
 8008f52:	490f      	ldr	r1, [pc, #60]	; (8008f90 <AT_RequestReceiveData+0x128>)
 8008f54:	4618      	mov	r0, r3
 8008f56:	f008 f81c 	bl	8010f92 <memcmp>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d104      	bne.n	8008f6a <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 8008f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f62:	2200      	movs	r2, #0
 8008f64:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8008f66:	2305      	movs	r3, #5
 8008f68:	e00b      	b.n	8008f82 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8008f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8008f70:	2305      	movs	r3, #5
 8008f72:	e006      	b.n	8008f82 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	f113 0f04 	cmn.w	r3, #4
 8008f7a:	d101      	bne.n	8008f80 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8008f7c:	2306      	movs	r3, #6
 8008f7e:	e000      	b.n	8008f82 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8008f80:	2304      	movs	r3, #4
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	371c      	adds	r7, #28
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd90      	pop	{r4, r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	08014290 	.word	0x08014290
 8008f90:	080142a4 	.word	0x080142a4

08008f94 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f247 5230 	movw	r2, #30000	; 0x7530
 8008fa6:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	4798      	blx	r3
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d113      	bne.n	8008fe2 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	490a      	ldr	r1, [pc, #40]	; (8008fec <ES_WIFI_Init+0x58>)
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f7ff fe73 	bl	8008cb0 <AT_ExecuteCommand>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8008fce:	7bfb      	ldrb	r3, [r7, #15]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d106      	bne.n	8008fe2 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8008fda:	4619      	mov	r1, r3
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f7ff fd2b 	bl	8008a38 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3710      	adds	r7, #16
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	080142ac 	.word	0x080142ac

08008ff0 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
 8008ffc:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d00b      	beq.n	800901c <ES_WIFI_RegisterBusIO+0x2c>
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d008      	beq.n	800901c <ES_WIFI_RegisterBusIO+0x2c>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d005      	beq.n	800901c <ES_WIFI_RegisterBusIO+0x2c>
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d002      	beq.n	800901c <ES_WIFI_RegisterBusIO+0x2c>
 8009016:	69fb      	ldr	r3, [r7, #28]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d101      	bne.n	8009020 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 800901c:	2302      	movs	r3, #2
 800901e:	e014      	b.n	800904a <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	68ba      	ldr	r2, [r7, #8]
 8009024:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	69ba      	ldr	r2, [r7, #24]
 8009034:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	69fa      	ldr	r2, [r7, #28]
 800903c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	683a      	ldr	r2, [r7, #0]
 8009044:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3714      	adds	r7, #20
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr
	...

08009058 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b086      	sub	sp, #24
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
 8009064:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800906c:	68ba      	ldr	r2, [r7, #8]
 800906e:	4932      	ldr	r1, [pc, #200]	; (8009138 <ES_WIFI_Connect+0xe0>)
 8009070:	4618      	mov	r0, r3
 8009072:	f008 ff2f 	bl	8011ed4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009082:	461a      	mov	r2, r3
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f7ff fe13 	bl	8008cb0 <AT_ExecuteCommand>
 800908a:	4603      	mov	r3, r0
 800908c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800908e:	7dfb      	ldrb	r3, [r7, #23]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d14b      	bne.n	800912c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	4927      	ldr	r1, [pc, #156]	; (800913c <ES_WIFI_Connect+0xe4>)
 800909e:	4618      	mov	r0, r3
 80090a0:	f008 ff18 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80090b0:	461a      	mov	r2, r3
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	f7ff fdfc 	bl	8008cb0 <AT_ExecuteCommand>
 80090b8:	4603      	mov	r3, r0
 80090ba:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 80090bc:	7dfb      	ldrb	r3, [r7, #23]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d134      	bne.n	800912c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	78fa      	ldrb	r2, [r7, #3]
 80090c6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80090d0:	78fa      	ldrb	r2, [r7, #3]
 80090d2:	491b      	ldr	r1, [pc, #108]	; (8009140 <ES_WIFI_Connect+0xe8>)
 80090d4:	4618      	mov	r0, r3
 80090d6:	f008 fefd 	bl	8011ed4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80090e6:	461a      	mov	r2, r3
 80090e8:	68f8      	ldr	r0, [r7, #12]
 80090ea:	f7ff fde1 	bl	8008cb0 <AT_ExecuteCommand>
 80090ee:	4603      	mov	r3, r0
 80090f0:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 80090f2:	7dfb      	ldrb	r3, [r7, #23]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d119      	bne.n	800912c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80090fe:	4911      	ldr	r1, [pc, #68]	; (8009144 <ES_WIFI_Connect+0xec>)
 8009100:	4618      	mov	r0, r3
 8009102:	f008 fee7 	bl	8011ed4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009112:	461a      	mov	r2, r3
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f7ff fdcb 	bl	8008cb0 <AT_ExecuteCommand>
 800911a:	4603      	mov	r3, r0
 800911c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 800911e:	7dfb      	ldrb	r3, [r7, #23]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d103      	bne.n	800912c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2201      	movs	r2, #1
 8009128:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800912c:	7dfb      	ldrb	r3, [r7, #23]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	080142c4 	.word	0x080142c4
 800913c:	080142cc 	.word	0x080142cc
 8009140:	080142d4 	.word	0x080142d4
 8009144:	080142dc 	.word	0x080142dc

08009148 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b084      	sub	sp, #16
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009156:	4911      	ldr	r1, [pc, #68]	; (800919c <ES_WIFI_IsConnected+0x54>)
 8009158:	4618      	mov	r0, r3
 800915a:	f008 febb 	bl	8011ed4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800916a:	461a      	mov	r2, r3
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f7ff fd9f 	bl	8008cb0 <AT_ExecuteCommand>
 8009172:	4603      	mov	r3, r0
 8009174:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8009176:	7bfb      	ldrb	r3, [r7, #15]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d108      	bne.n	800918e <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	33d2      	adds	r3, #210	; 0xd2
 8009186:	4619      	mov	r1, r3
 8009188:	4610      	mov	r0, r2
 800918a:	f7ff fd7b 	bl	8008c84 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 8009194:	4618      	mov	r0, r3
 8009196:	3710      	adds	r7, #16
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}
 800919c:	080142e0 	.word	0x080142e0

080091a0 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b084      	sub	sp, #16
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80091ae:	4910      	ldr	r1, [pc, #64]	; (80091f0 <ES_WIFI_GetNetworkSettings+0x50>)
 80091b0:	4618      	mov	r0, r3
 80091b2:	f008 fe8f 	bl	8011ed4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80091c2:	461a      	mov	r2, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f7ff fd73 	bl	8008cb0 <AT_ExecuteCommand>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d108      	bne.n	80091e6 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f503 7294 	add.w	r2, r3, #296	; 0x128
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	338d      	adds	r3, #141	; 0x8d
 80091de:	4619      	mov	r1, r3
 80091e0:	4610      	mov	r0, r2
 80091e2:	f7ff fc9f 	bl	8008b24 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 80091e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3710      	adds	r7, #16
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	080142e8 	.word	0x080142e8

080091f4 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b084      	sub	sp, #16
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009204:	4912      	ldr	r1, [pc, #72]	; (8009250 <ES_WIFI_GetMACAddress+0x5c>)
 8009206:	4618      	mov	r0, r3
 8009208:	f008 fe64 	bl	8011ed4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009218:	461a      	mov	r2, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7ff fd48 	bl	8008cb0 <AT_ExecuteCommand>
 8009220:	4603      	mov	r3, r0
 8009222:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d10c      	bne.n	8009244 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009230:	3302      	adds	r3, #2
 8009232:	4908      	ldr	r1, [pc, #32]	; (8009254 <ES_WIFI_GetMACAddress+0x60>)
 8009234:	4618      	mov	r0, r3
 8009236:	f008 fed9 	bl	8011fec <strtok>
 800923a:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 800923c:	6839      	ldr	r1, [r7, #0]
 800923e:	68b8      	ldr	r0, [r7, #8]
 8009240:	f7ff fba4 	bl	800898c <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8009244:	7bfb      	ldrb	r3, [r7, #15]
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	08014338 	.word	0x08014338
 8009254:	0801433c 	.word	0x0801433c

08009258 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8009258:	b590      	push	{r4, r7, lr}
 800925a:	b087      	sub	sp, #28
 800925c:	af02      	add	r7, sp, #8
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8009262:	2300      	movs	r3, #0
 8009264:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d003      	beq.n	8009276 <ES_WIFI_StartClientConnection+0x1e>
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2b03      	cmp	r3, #3
 8009274:	d105      	bne.n	8009282 <ES_WIFI_StartClientConnection+0x2a>
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	885b      	ldrh	r3, [r3, #2]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d101      	bne.n	8009282 <ES_WIFI_StartClientConnection+0x2a>
 800927e:	2302      	movs	r3, #2
 8009280:	e0c1      	b.n	8009406 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	785b      	ldrb	r3, [r3, #1]
 800928c:	461a      	mov	r2, r3
 800928e:	4960      	ldr	r1, [pc, #384]	; (8009410 <ES_WIFI_StartClientConnection+0x1b8>)
 8009290:	f008 fe20 	bl	8011ed4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80092a0:	461a      	mov	r2, r3
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f7ff fd04 	bl	8008cb0 <AT_ExecuteCommand>
 80092a8:	4603      	mov	r3, r0
 80092aa:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d114      	bne.n	80092dc <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	461a      	mov	r2, r3
 80092be:	4955      	ldr	r1, [pc, #340]	; (8009414 <ES_WIFI_StartClientConnection+0x1bc>)
 80092c0:	f008 fe08 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80092d0:	461a      	mov	r2, r3
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f7ff fcec 	bl	8008cb0 <AT_ExecuteCommand>
 80092d8:	4603      	mov	r3, r0
 80092da:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80092dc:	7bfb      	ldrb	r3, [r7, #15]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d114      	bne.n	800930c <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	889b      	ldrh	r3, [r3, #4]
 80092ec:	461a      	mov	r2, r3
 80092ee:	494a      	ldr	r1, [pc, #296]	; (8009418 <ES_WIFI_StartClientConnection+0x1c0>)
 80092f0:	f008 fdf0 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009300:	461a      	mov	r2, r3
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7ff fcd4 	bl	8008cb0 <AT_ExecuteCommand>
 8009308:	4603      	mov	r3, r0
 800930a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800930c:	7bfb      	ldrb	r3, [r7, #15]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d11c      	bne.n	800934c <ES_WIFI_StartClientConnection+0xf4>
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d003      	beq.n	8009322 <ES_WIFI_StartClientConnection+0xca>
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	2b03      	cmp	r3, #3
 8009320:	d114      	bne.n	800934c <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	885b      	ldrh	r3, [r3, #2]
 800932c:	461a      	mov	r2, r3
 800932e:	493b      	ldr	r1, [pc, #236]	; (800941c <ES_WIFI_StartClientConnection+0x1c4>)
 8009330:	f008 fdd0 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009340:	461a      	mov	r2, r3
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f7ff fcb4 	bl	8008cb0 <AT_ExecuteCommand>
 8009348:	4603      	mov	r3, r0
 800934a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800934c:	7bfb      	ldrb	r3, [r7, #15]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d128      	bne.n	80093a4 <ES_WIFI_StartClientConnection+0x14c>
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d003      	beq.n	8009362 <ES_WIFI_StartClientConnection+0x10a>
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	2b03      	cmp	r3, #3
 8009360:	d120      	bne.n	80093a4 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	799b      	ldrb	r3, [r3, #6]
 800936c:	4619      	mov	r1, r3
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	79db      	ldrb	r3, [r3, #7]
 8009372:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8009378:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800937e:	9301      	str	r3, [sp, #4]
 8009380:	9200      	str	r2, [sp, #0]
 8009382:	4623      	mov	r3, r4
 8009384:	460a      	mov	r2, r1
 8009386:	4926      	ldr	r1, [pc, #152]	; (8009420 <ES_WIFI_StartClientConnection+0x1c8>)
 8009388:	f008 fda4 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009398:	461a      	mov	r2, r3
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f7ff fc88 	bl	8008cb0 <AT_ExecuteCommand>
 80093a0:	4603      	mov	r3, r0
 80093a2:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 80093a4:	7bfb      	ldrb	r3, [r7, #15]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d116      	bne.n	80093d8 <ES_WIFI_StartClientConnection+0x180>
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	d112      	bne.n	80093d8 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80093b8:	491a      	ldr	r1, [pc, #104]	; (8009424 <ES_WIFI_StartClientConnection+0x1cc>)
 80093ba:	4618      	mov	r0, r3
 80093bc:	f008 fd8a 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80093cc:	461a      	mov	r2, r3
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f7ff fc6e 	bl	8008cb0 <AT_ExecuteCommand>
 80093d4:	4603      	mov	r3, r0
 80093d6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80093d8:	7bfb      	ldrb	r3, [r7, #15]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d112      	bne.n	8009404 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80093e4:	4910      	ldr	r1, [pc, #64]	; (8009428 <ES_WIFI_StartClientConnection+0x1d0>)
 80093e6:	4618      	mov	r0, r3
 80093e8:	f008 fd74 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80093f8:	461a      	mov	r2, r3
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f7ff fc58 	bl	8008cb0 <AT_ExecuteCommand>
 8009400:	4603      	mov	r3, r0
 8009402:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8009404:	7bfb      	ldrb	r3, [r7, #15]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3714      	adds	r7, #20
 800940a:	46bd      	mov	sp, r7
 800940c:	bd90      	pop	{r4, r7, pc}
 800940e:	bf00      	nop
 8009410:	080143a0 	.word	0x080143a0
 8009414:	080143a8 	.word	0x080143a8
 8009418:	080143b0 	.word	0x080143b0
 800941c:	080143b8 	.word	0x080143b8
 8009420:	080143c0 	.word	0x080143c0
 8009424:	080143d0 	.word	0x080143d0
 8009428:	080143d8 	.word	0x080143d8

0800942c <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b088      	sub	sp, #32
 8009430:	af02      	add	r7, sp, #8
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	607a      	str	r2, [r7, #4]
 8009436:	461a      	mov	r2, r3
 8009438:	460b      	mov	r3, r1
 800943a:	72fb      	strb	r3, [r7, #11]
 800943c:	4613      	mov	r3, r2
 800943e:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8009440:	2302      	movs	r3, #2
 8009442:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8009444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009446:	2b00      	cmp	r3, #0
 8009448:	d102      	bne.n	8009450 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800944a:	2301      	movs	r3, #1
 800944c:	617b      	str	r3, [r7, #20]
 800944e:	e001      	b.n	8009454 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8009450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009452:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8009454:	893b      	ldrh	r3, [r7, #8]
 8009456:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800945a:	d302      	bcc.n	8009462 <ES_WIFI_SendData+0x36>
 800945c:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8009460:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8009462:	6a3b      	ldr	r3, [r7, #32]
 8009464:	893a      	ldrh	r2, [r7, #8]
 8009466:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800946e:	7afa      	ldrb	r2, [r7, #11]
 8009470:	4942      	ldr	r1, [pc, #264]	; (800957c <ES_WIFI_SendData+0x150>)
 8009472:	4618      	mov	r0, r3
 8009474:	f008 fd2e 	bl	8011ed4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009484:	461a      	mov	r2, r3
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f7ff fc12 	bl	8008cb0 <AT_ExecuteCommand>
 800948c:	4603      	mov	r3, r0
 800948e:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8009490:	7cfb      	ldrb	r3, [r7, #19]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d15e      	bne.n	8009554 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800949c:	697a      	ldr	r2, [r7, #20]
 800949e:	4938      	ldr	r1, [pc, #224]	; (8009580 <ES_WIFI_SendData+0x154>)
 80094a0:	4618      	mov	r0, r3
 80094a2:	f008 fd17 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80094b2:	461a      	mov	r2, r3
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f7ff fbfb 	bl	8008cb0 <AT_ExecuteCommand>
 80094ba:	4603      	mov	r3, r0
 80094bc:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 80094be:	7cfb      	ldrb	r3, [r7, #19]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d13d      	bne.n	8009540 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80094ca:	893a      	ldrh	r2, [r7, #8]
 80094cc:	492d      	ldr	r1, [pc, #180]	; (8009584 <ES_WIFI_SendData+0x158>)
 80094ce:	4618      	mov	r0, r3
 80094d0:	f008 fd00 	bl	8011ed4 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80094e0:	893a      	ldrh	r2, [r7, #8]
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	4613      	mov	r3, r2
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f7ff fc47 	bl	8008d7c <AT_RequestSendData>
 80094ee:	4603      	mov	r3, r0
 80094f0:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 80094f2:	7cfb      	ldrb	r3, [r7, #19]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d119      	bne.n	800952c <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80094fe:	4922      	ldr	r1, [pc, #136]	; (8009588 <ES_WIFI_SendData+0x15c>)
 8009500:	4618      	mov	r0, r3
 8009502:	f008 fd5d 	bl	8011fc0 <strstr>
 8009506:	4603      	mov	r3, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d02c      	beq.n	8009566 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 800950c:	f640 0267 	movw	r2, #2151	; 0x867
 8009510:	491e      	ldr	r1, [pc, #120]	; (800958c <ES_WIFI_SendData+0x160>)
 8009512:	481f      	ldr	r0, [pc, #124]	; (8009590 <ES_WIFI_SendData+0x164>)
 8009514:	f008 fbd6 	bl	8011cc4 <iprintf>
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800951e:	4619      	mov	r1, r3
 8009520:	481c      	ldr	r0, [pc, #112]	; (8009594 <ES_WIFI_SendData+0x168>)
 8009522:	f008 fbcf 	bl	8011cc4 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8009526:	2302      	movs	r3, #2
 8009528:	74fb      	strb	r3, [r7, #19]
 800952a:	e01c      	b.n	8009566 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 800952c:	f640 026d 	movw	r2, #2157	; 0x86d
 8009530:	4916      	ldr	r1, [pc, #88]	; (800958c <ES_WIFI_SendData+0x160>)
 8009532:	4817      	ldr	r0, [pc, #92]	; (8009590 <ES_WIFI_SendData+0x164>)
 8009534:	f008 fbc6 	bl	8011cc4 <iprintf>
 8009538:	4817      	ldr	r0, [pc, #92]	; (8009598 <ES_WIFI_SendData+0x16c>)
 800953a:	f008 fc49 	bl	8011dd0 <puts>
 800953e:	e012      	b.n	8009566 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8009540:	f640 0272 	movw	r2, #2162	; 0x872
 8009544:	4911      	ldr	r1, [pc, #68]	; (800958c <ES_WIFI_SendData+0x160>)
 8009546:	4812      	ldr	r0, [pc, #72]	; (8009590 <ES_WIFI_SendData+0x164>)
 8009548:	f008 fbbc 	bl	8011cc4 <iprintf>
 800954c:	4813      	ldr	r0, [pc, #76]	; (800959c <ES_WIFI_SendData+0x170>)
 800954e:	f008 fc3f 	bl	8011dd0 <puts>
 8009552:	e008      	b.n	8009566 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8009554:	f640 0277 	movw	r2, #2167	; 0x877
 8009558:	490c      	ldr	r1, [pc, #48]	; (800958c <ES_WIFI_SendData+0x160>)
 800955a:	480d      	ldr	r0, [pc, #52]	; (8009590 <ES_WIFI_SendData+0x164>)
 800955c:	f008 fbb2 	bl	8011cc4 <iprintf>
 8009560:	480f      	ldr	r0, [pc, #60]	; (80095a0 <ES_WIFI_SendData+0x174>)
 8009562:	f008 fc35 	bl	8011dd0 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8009566:	7cfb      	ldrb	r3, [r7, #19]
 8009568:	2b02      	cmp	r3, #2
 800956a:	d102      	bne.n	8009572 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 800956c:	6a3b      	ldr	r3, [r7, #32]
 800956e:	2200      	movs	r2, #0
 8009570:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8009572:	7cfb      	ldrb	r3, [r7, #19]
}
 8009574:	4618      	mov	r0, r3
 8009576:	3718      	adds	r7, #24
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}
 800957c:	080143a0 	.word	0x080143a0
 8009580:	08014564 	.word	0x08014564
 8009584:	0801456c 	.word	0x0801456c
 8009588:	08014578 	.word	0x08014578
 800958c:	08014430 	.word	0x08014430
 8009590:	08014458 	.word	0x08014458
 8009594:	08014580 	.word	0x08014580
 8009598:	0801459c 	.word	0x0801459c
 800959c:	080145b8 	.word	0x080145b8
 80095a0:	080145cc 	.word	0x080145cc

080095a4 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b088      	sub	sp, #32
 80095a8:	af02      	add	r7, sp, #8
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	607a      	str	r2, [r7, #4]
 80095ae:	461a      	mov	r2, r3
 80095b0:	460b      	mov	r3, r1
 80095b2:	72fb      	strb	r3, [r7, #11]
 80095b4:	4613      	mov	r3, r2
 80095b6:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80095b8:	2302      	movs	r3, #2
 80095ba:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 80095bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d102      	bne.n	80095c8 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 80095c2:	2301      	movs	r3, #1
 80095c4:	617b      	str	r3, [r7, #20]
 80095c6:	e001      	b.n	80095cc <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 80095c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ca:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 80095cc:	893b      	ldrh	r3, [r7, #8]
 80095ce:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80095d2:	f200 808b 	bhi.w	80096ec <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80095dc:	7afa      	ldrb	r2, [r7, #11]
 80095de:	4946      	ldr	r1, [pc, #280]	; (80096f8 <ES_WIFI_ReceiveData+0x154>)
 80095e0:	4618      	mov	r0, r3
 80095e2:	f008 fc77 	bl	8011ed4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80095f2:	461a      	mov	r2, r3
 80095f4:	68f8      	ldr	r0, [r7, #12]
 80095f6:	f7ff fb5b 	bl	8008cb0 <AT_ExecuteCommand>
 80095fa:	4603      	mov	r3, r0
 80095fc:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 80095fe:	7cfb      	ldrb	r3, [r7, #19]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d165      	bne.n	80096d0 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800960a:	893a      	ldrh	r2, [r7, #8]
 800960c:	493b      	ldr	r1, [pc, #236]	; (80096fc <ES_WIFI_ReceiveData+0x158>)
 800960e:	4618      	mov	r0, r3
 8009610:	f008 fc60 	bl	8011ed4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009620:	461a      	mov	r2, r3
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f7ff fb44 	bl	8008cb0 <AT_ExecuteCommand>
 8009628:	4603      	mov	r3, r0
 800962a:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 800962c:	7cfb      	ldrb	r3, [r7, #19]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d141      	bne.n	80096b6 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009638:	697a      	ldr	r2, [r7, #20]
 800963a:	4931      	ldr	r1, [pc, #196]	; (8009700 <ES_WIFI_ReceiveData+0x15c>)
 800963c:	4618      	mov	r0, r3
 800963e:	f008 fc49 	bl	8011ed4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800964e:	461a      	mov	r2, r3
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f7ff fb2d 	bl	8008cb0 <AT_ExecuteCommand>
 8009656:	4603      	mov	r3, r0
 8009658:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 800965a:	7cfb      	ldrb	r3, [r7, #19]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d120      	bne.n	80096a2 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8009666:	4927      	ldr	r1, [pc, #156]	; (8009704 <ES_WIFI_ReceiveData+0x160>)
 8009668:	4618      	mov	r0, r3
 800966a:	f008 fc33 	bl	8011ed4 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8009674:	893a      	ldrh	r2, [r7, #8]
 8009676:	6a3b      	ldr	r3, [r7, #32]
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	4613      	mov	r3, r2
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	68f8      	ldr	r0, [r7, #12]
 8009680:	f7ff fbf2 	bl	8008e68 <AT_RequestReceiveData>
 8009684:	4603      	mov	r3, r0
 8009686:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8009688:	7cfb      	ldrb	r3, [r7, #19]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d02e      	beq.n	80096ec <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 800968e:	f640 1208 	movw	r2, #2312	; 0x908
 8009692:	491d      	ldr	r1, [pc, #116]	; (8009708 <ES_WIFI_ReceiveData+0x164>)
 8009694:	481d      	ldr	r0, [pc, #116]	; (800970c <ES_WIFI_ReceiveData+0x168>)
 8009696:	f008 fb15 	bl	8011cc4 <iprintf>
 800969a:	481d      	ldr	r0, [pc, #116]	; (8009710 <ES_WIFI_ReceiveData+0x16c>)
 800969c:	f008 fb98 	bl	8011dd0 <puts>
 80096a0:	e024      	b.n	80096ec <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 80096a2:	f640 120d 	movw	r2, #2317	; 0x90d
 80096a6:	4918      	ldr	r1, [pc, #96]	; (8009708 <ES_WIFI_ReceiveData+0x164>)
 80096a8:	4818      	ldr	r0, [pc, #96]	; (800970c <ES_WIFI_ReceiveData+0x168>)
 80096aa:	f008 fb0b 	bl	8011cc4 <iprintf>
 80096ae:	4819      	ldr	r0, [pc, #100]	; (8009714 <ES_WIFI_ReceiveData+0x170>)
 80096b0:	f008 fb8e 	bl	8011dd0 <puts>
 80096b4:	e01a      	b.n	80096ec <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 80096b6:	f640 1212 	movw	r2, #2322	; 0x912
 80096ba:	4913      	ldr	r1, [pc, #76]	; (8009708 <ES_WIFI_ReceiveData+0x164>)
 80096bc:	4813      	ldr	r0, [pc, #76]	; (800970c <ES_WIFI_ReceiveData+0x168>)
 80096be:	f008 fb01 	bl	8011cc4 <iprintf>
 80096c2:	4815      	ldr	r0, [pc, #84]	; (8009718 <ES_WIFI_ReceiveData+0x174>)
 80096c4:	f008 fb84 	bl	8011dd0 <puts>
        *Receivedlen = 0;
 80096c8:	6a3b      	ldr	r3, [r7, #32]
 80096ca:	2200      	movs	r2, #0
 80096cc:	801a      	strh	r2, [r3, #0]
 80096ce:	e00d      	b.n	80096ec <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 80096d0:	f640 1218 	movw	r2, #2328	; 0x918
 80096d4:	490c      	ldr	r1, [pc, #48]	; (8009708 <ES_WIFI_ReceiveData+0x164>)
 80096d6:	480d      	ldr	r0, [pc, #52]	; (800970c <ES_WIFI_ReceiveData+0x168>)
 80096d8:	f008 faf4 	bl	8011cc4 <iprintf>
 80096dc:	480f      	ldr	r0, [pc, #60]	; (800971c <ES_WIFI_ReceiveData+0x178>)
 80096de:	f008 fb77 	bl	8011dd0 <puts>
      issue15++;
 80096e2:	4b0f      	ldr	r3, [pc, #60]	; (8009720 <ES_WIFI_ReceiveData+0x17c>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	3301      	adds	r3, #1
 80096e8:	4a0d      	ldr	r2, [pc, #52]	; (8009720 <ES_WIFI_ReceiveData+0x17c>)
 80096ea:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 80096ec:	7cfb      	ldrb	r3, [r7, #19]
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3718      	adds	r7, #24
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	080143a0 	.word	0x080143a0
 80096fc:	080145f0 	.word	0x080145f0
 8009700:	080145f8 	.word	0x080145f8
 8009704:	08014600 	.word	0x08014600
 8009708:	08014430 	.word	0x08014430
 800970c:	08014458 	.word	0x08014458
 8009710:	08014604 	.word	0x08014604
 8009714:	08014624 	.word	0x08014624
 8009718:	0801463c 	.word	0x0801463c
 800971c:	0801465c 	.word	0x0801465c
 8009720:	20000d4c 	.word	0x20000d4c

08009724 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b08c      	sub	sp, #48	; 0x30
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 800972c:	4b56      	ldr	r3, [pc, #344]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 800972e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009730:	4a55      	ldr	r2, [pc, #340]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 8009732:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009736:	6593      	str	r3, [r2, #88]	; 0x58
 8009738:	4b53      	ldr	r3, [pc, #332]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 800973a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800973c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009740:	61bb      	str	r3, [r7, #24]
 8009742:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009744:	4b50      	ldr	r3, [pc, #320]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 8009746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009748:	4a4f      	ldr	r2, [pc, #316]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 800974a:	f043 0302 	orr.w	r3, r3, #2
 800974e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009750:	4b4d      	ldr	r3, [pc, #308]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 8009752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009754:	f003 0302 	and.w	r3, r3, #2
 8009758:	617b      	str	r3, [r7, #20]
 800975a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800975c:	4b4a      	ldr	r3, [pc, #296]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 800975e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009760:	4a49      	ldr	r2, [pc, #292]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 8009762:	f043 0304 	orr.w	r3, r3, #4
 8009766:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009768:	4b47      	ldr	r3, [pc, #284]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 800976a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800976c:	f003 0304 	and.w	r3, r3, #4
 8009770:	613b      	str	r3, [r7, #16]
 8009772:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009774:	4b44      	ldr	r3, [pc, #272]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 8009776:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009778:	4a43      	ldr	r2, [pc, #268]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 800977a:	f043 0310 	orr.w	r3, r3, #16
 800977e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009780:	4b41      	ldr	r3, [pc, #260]	; (8009888 <SPI_WIFI_MspInit+0x164>)
 8009782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009784:	f003 0310 	and.w	r3, r3, #16
 8009788:	60fb      	str	r3, [r7, #12]
 800978a:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 800978c:	2200      	movs	r2, #0
 800978e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009792:	483e      	ldr	r0, [pc, #248]	; (800988c <SPI_WIFI_MspInit+0x168>)
 8009794:	f7f9 fd74 	bl	8003280 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8009798:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800979c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800979e:	2301      	movs	r3, #1
 80097a0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80097a6:	2300      	movs	r3, #0
 80097a8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80097aa:	f107 031c 	add.w	r3, r7, #28
 80097ae:	4619      	mov	r1, r3
 80097b0:	4836      	ldr	r0, [pc, #216]	; (800988c <SPI_WIFI_MspInit+0x168>)
 80097b2:	f7f9 faaf 	bl	8002d14 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 80097b6:	2302      	movs	r3, #2
 80097b8:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 80097ba:	4b35      	ldr	r3, [pc, #212]	; (8009890 <SPI_WIFI_MspInit+0x16c>)
 80097bc:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80097be:	2300      	movs	r3, #0
 80097c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80097c2:	2300      	movs	r3, #0
 80097c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80097c6:	f107 031c 	add.w	r3, r7, #28
 80097ca:	4619      	mov	r1, r3
 80097cc:	4831      	ldr	r0, [pc, #196]	; (8009894 <SPI_WIFI_MspInit+0x170>)
 80097ce:	f7f9 faa1 	bl	8002d14 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 80097d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097d6:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80097d8:	2301      	movs	r3, #1
 80097da:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80097dc:	2300      	movs	r3, #0
 80097de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80097e0:	2300      	movs	r3, #0
 80097e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 80097e4:	2300      	movs	r3, #0
 80097e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80097e8:	f107 031c 	add.w	r3, r7, #28
 80097ec:	4619      	mov	r1, r3
 80097ee:	4829      	ldr	r0, [pc, #164]	; (8009894 <SPI_WIFI_MspInit+0x170>)
 80097f0:	f7f9 fa90 	bl	8002d14 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 80097f4:	2201      	movs	r2, #1
 80097f6:	2101      	movs	r1, #1
 80097f8:	4826      	ldr	r0, [pc, #152]	; (8009894 <SPI_WIFI_MspInit+0x170>)
 80097fa:	f7f9 fd41 	bl	8003280 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 80097fe:	2301      	movs	r3, #1
 8009800:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8009802:	2301      	movs	r3, #1
 8009804:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8009806:	2300      	movs	r3, #0
 8009808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800980a:	2301      	movs	r3, #1
 800980c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 800980e:	f107 031c 	add.w	r3, r7, #28
 8009812:	4619      	mov	r1, r3
 8009814:	481f      	ldr	r0, [pc, #124]	; (8009894 <SPI_WIFI_MspInit+0x170>)
 8009816:	f7f9 fa7d 	bl	8002d14 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 800981a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800981e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8009820:	2302      	movs	r3, #2
 8009822:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8009824:	2300      	movs	r3, #0
 8009826:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8009828:	2301      	movs	r3, #1
 800982a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800982c:	2306      	movs	r3, #6
 800982e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8009830:	f107 031c 	add.w	r3, r7, #28
 8009834:	4619      	mov	r1, r3
 8009836:	4818      	ldr	r0, [pc, #96]	; (8009898 <SPI_WIFI_MspInit+0x174>)
 8009838:	f7f9 fa6c 	bl	8002d14 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 800983c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009840:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8009842:	2302      	movs	r3, #2
 8009844:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8009846:	2300      	movs	r3, #0
 8009848:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800984a:	2301      	movs	r3, #1
 800984c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800984e:	2306      	movs	r3, #6
 8009850:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8009852:	f107 031c 	add.w	r3, r7, #28
 8009856:	4619      	mov	r1, r3
 8009858:	480f      	ldr	r0, [pc, #60]	; (8009898 <SPI_WIFI_MspInit+0x174>)
 800985a:	f7f9 fa5b 	bl	8002d14 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 800985e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009862:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8009864:	2302      	movs	r3, #2
 8009866:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8009868:	2301      	movs	r3, #1
 800986a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800986c:	2301      	movs	r3, #1
 800986e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8009870:	2306      	movs	r3, #6
 8009872:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8009874:	f107 031c 	add.w	r3, r7, #28
 8009878:	4619      	mov	r1, r3
 800987a:	4807      	ldr	r0, [pc, #28]	; (8009898 <SPI_WIFI_MspInit+0x174>)
 800987c:	f7f9 fa4a 	bl	8002d14 <HAL_GPIO_Init>
}
 8009880:	bf00      	nop
 8009882:	3730      	adds	r7, #48	; 0x30
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}
 8009888:	40021000 	.word	0x40021000
 800988c:	48000400 	.word	0x48000400
 8009890:	10110000 	.word	0x10110000
 8009894:	48001000 	.word	0x48001000
 8009898:	48000800 	.word	0x48000800

0800989c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	4603      	mov	r3, r0
 80098a4:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 80098a6:	2300      	movs	r3, #0
 80098a8:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 80098aa:	88fb      	ldrh	r3, [r7, #6]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d145      	bne.n	800993c <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 80098b0:	4b27      	ldr	r3, [pc, #156]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098b2:	4a28      	ldr	r2, [pc, #160]	; (8009954 <SPI_WIFI_Init+0xb8>)
 80098b4:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 80098b6:	4826      	ldr	r0, [pc, #152]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098b8:	f7ff ff34 	bl	8009724 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 80098bc:	4b24      	ldr	r3, [pc, #144]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098be:	f44f 7282 	mov.w	r2, #260	; 0x104
 80098c2:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 80098c4:	4b22      	ldr	r3, [pc, #136]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80098ca:	4b21      	ldr	r3, [pc, #132]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098cc:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80098d0:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80098d2:	4b1f      	ldr	r3, [pc, #124]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80098d8:	4b1d      	ldr	r3, [pc, #116]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098da:	2200      	movs	r2, #0
 80098dc:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 80098de:	4b1c      	ldr	r3, [pc, #112]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098e4:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 80098e6:	4b1a      	ldr	r3, [pc, #104]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098e8:	2210      	movs	r2, #16
 80098ea:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80098ec:	4b18      	ldr	r3, [pc, #96]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098ee:	2200      	movs	r2, #0
 80098f0:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 80098f2:	4b17      	ldr	r3, [pc, #92]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80098f8:	4b15      	ldr	r3, [pc, #84]	; (8009950 <SPI_WIFI_Init+0xb4>)
 80098fa:	2200      	movs	r2, #0
 80098fc:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 80098fe:	4b14      	ldr	r3, [pc, #80]	; (8009950 <SPI_WIFI_Init+0xb4>)
 8009900:	2200      	movs	r2, #0
 8009902:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8009904:	4812      	ldr	r0, [pc, #72]	; (8009950 <SPI_WIFI_Init+0xb4>)
 8009906:	f7fb ffff 	bl	8005908 <HAL_SPI_Init>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d002      	beq.n	8009916 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8009910:	f04f 33ff 	mov.w	r3, #4294967295
 8009914:	e018      	b.n	8009948 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8009916:	2200      	movs	r2, #0
 8009918:	2100      	movs	r1, #0
 800991a:	2007      	movs	r0, #7
 800991c:	f7f9 f874 	bl	8002a08 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8009920:	2007      	movs	r0, #7
 8009922:	f7f9 f88d 	bl	8002a40 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8009926:	2200      	movs	r2, #0
 8009928:	2100      	movs	r1, #0
 800992a:	2033      	movs	r0, #51	; 0x33
 800992c:	f7f9 f86c 	bl	8002a08 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8009930:	2033      	movs	r0, #51	; 0x33
 8009932:	f7f9 f885 	bl	8002a40 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8009936:	200a      	movs	r0, #10
 8009938:	f000 f9fe 	bl	8009d38 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 800993c:	f000 f80c 	bl	8009958 <SPI_WIFI_ResetModule>
 8009940:	4603      	mov	r3, r0
 8009942:	73fb      	strb	r3, [r7, #15]

  return rc;
 8009944:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009948:	4618      	mov	r0, r3
 800994a:	3710      	adds	r7, #16
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	20000d50 	.word	0x20000d50
 8009954:	40003c00 	.word	0x40003c00

08009958 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 800995e:	f7f8 ff47 	bl	80027f0 <HAL_GetTick>
 8009962:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8009964:	2300      	movs	r3, #0
 8009966:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8009968:	2200      	movs	r2, #0
 800996a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800996e:	4830      	ldr	r0, [pc, #192]	; (8009a30 <SPI_WIFI_ResetModule+0xd8>)
 8009970:	f7f9 fc86 	bl	8003280 <HAL_GPIO_WritePin>
 8009974:	200a      	movs	r0, #10
 8009976:	f7f8 ff47 	bl	8002808 <HAL_Delay>
 800997a:	2201      	movs	r2, #1
 800997c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009980:	482b      	ldr	r0, [pc, #172]	; (8009a30 <SPI_WIFI_ResetModule+0xd8>)
 8009982:	f7f9 fc7d 	bl	8003280 <HAL_GPIO_WritePin>
 8009986:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800998a:	f7f8 ff3d 	bl	8002808 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 800998e:	2200      	movs	r2, #0
 8009990:	2101      	movs	r1, #1
 8009992:	4827      	ldr	r0, [pc, #156]	; (8009a30 <SPI_WIFI_ResetModule+0xd8>)
 8009994:	f7f9 fc74 	bl	8003280 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8009998:	200f      	movs	r0, #15
 800999a:	f000 f9cd 	bl	8009d38 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800999e:	e020      	b.n	80099e2 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 80099a0:	7bfb      	ldrb	r3, [r7, #15]
 80099a2:	463a      	mov	r2, r7
 80099a4:	18d1      	adds	r1, r2, r3
 80099a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099aa:	2201      	movs	r2, #1
 80099ac:	4821      	ldr	r0, [pc, #132]	; (8009a34 <SPI_WIFI_ResetModule+0xdc>)
 80099ae:	f7fc f876 	bl	8005a9e <HAL_SPI_Receive>
 80099b2:	4603      	mov	r3, r0
 80099b4:	71fb      	strb	r3, [r7, #7]
    count += 2;
 80099b6:	7bfb      	ldrb	r3, [r7, #15]
 80099b8:	3302      	adds	r3, #2
 80099ba:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80099bc:	f7f8 ff18 	bl	80027f0 <HAL_GetTick>
 80099c0:	4602      	mov	r2, r0
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	1ad3      	subs	r3, r2, r3
 80099c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099ca:	d202      	bcs.n	80099d2 <SPI_WIFI_ResetModule+0x7a>
 80099cc:	79fb      	ldrb	r3, [r7, #7]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d007      	beq.n	80099e2 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 80099d2:	2201      	movs	r2, #1
 80099d4:	2101      	movs	r1, #1
 80099d6:	4816      	ldr	r0, [pc, #88]	; (8009a30 <SPI_WIFI_ResetModule+0xd8>)
 80099d8:	f7f9 fc52 	bl	8003280 <HAL_GPIO_WritePin>
      return -1;
 80099dc:	f04f 33ff 	mov.w	r3, #4294967295
 80099e0:	e021      	b.n	8009a26 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 80099e2:	2102      	movs	r1, #2
 80099e4:	4812      	ldr	r0, [pc, #72]	; (8009a30 <SPI_WIFI_ResetModule+0xd8>)
 80099e6:	f7f9 fc33 	bl	8003250 <HAL_GPIO_ReadPin>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d0d7      	beq.n	80099a0 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 80099f0:	2201      	movs	r2, #1
 80099f2:	2101      	movs	r1, #1
 80099f4:	480e      	ldr	r0, [pc, #56]	; (8009a30 <SPI_WIFI_ResetModule+0xd8>)
 80099f6:	f7f9 fc43 	bl	8003280 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 80099fa:	783b      	ldrb	r3, [r7, #0]
 80099fc:	2b15      	cmp	r3, #21
 80099fe:	d10e      	bne.n	8009a1e <SPI_WIFI_ResetModule+0xc6>
 8009a00:	787b      	ldrb	r3, [r7, #1]
 8009a02:	2b15      	cmp	r3, #21
 8009a04:	d10b      	bne.n	8009a1e <SPI_WIFI_ResetModule+0xc6>
 8009a06:	78bb      	ldrb	r3, [r7, #2]
 8009a08:	2b0d      	cmp	r3, #13
 8009a0a:	d108      	bne.n	8009a1e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8009a0c:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8009a0e:	2b0a      	cmp	r3, #10
 8009a10:	d105      	bne.n	8009a1e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8009a12:	793b      	ldrb	r3, [r7, #4]
 8009a14:	2b3e      	cmp	r3, #62	; 0x3e
 8009a16:	d102      	bne.n	8009a1e <SPI_WIFI_ResetModule+0xc6>
 8009a18:	797b      	ldrb	r3, [r7, #5]
 8009a1a:	2b20      	cmp	r3, #32
 8009a1c:	d002      	beq.n	8009a24 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8009a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a22:	e000      	b.n	8009a26 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3710      	adds	r7, #16
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	48001000 	.word	0x48001000
 8009a34:	20000d50 	.word	0x20000d50

08009a38 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8009a3c:	4802      	ldr	r0, [pc, #8]	; (8009a48 <SPI_WIFI_DeInit+0x10>)
 8009a3e:	f7fc f806 	bl	8005a4e <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8009a42:	2300      	movs	r3, #0
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	20000d50 	.word	0x20000d50

08009a4c <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8009a54:	f7f8 fecc 	bl	80027f0 <HAL_GetTick>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8009a5c:	e00a      	b.n	8009a74 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8009a5e:	f7f8 fec7 	bl	80027f0 <HAL_GetTick>
 8009a62:	4602      	mov	r2, r0
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	1ad2      	subs	r2, r2, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d902      	bls.n	8009a74 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8009a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a72:	e007      	b.n	8009a84 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8009a74:	2102      	movs	r1, #2
 8009a76:	4805      	ldr	r0, [pc, #20]	; (8009a8c <wait_cmddata_rdy_high+0x40>)
 8009a78:	f7f9 fbea 	bl	8003250 <HAL_GPIO_ReadPin>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d1ed      	bne.n	8009a5e <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8009a82:	2300      	movs	r3, #0
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	48001000 	.word	0x48001000

08009a90 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8009a98:	f7f8 feaa 	bl	80027f0 <HAL_GetTick>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8009aa0:	e00a      	b.n	8009ab8 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8009aa2:	f7f8 fea5 	bl	80027f0 <HAL_GetTick>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	1ad2      	subs	r2, r2, r3
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d902      	bls.n	8009ab8 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8009ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ab6:	e004      	b.n	8009ac2 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8009ab8:	4b04      	ldr	r3, [pc, #16]	; (8009acc <wait_cmddata_rdy_rising_event+0x3c>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d0f0      	beq.n	8009aa2 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8009ac0:	2300      	movs	r3, #0
#endif
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	20000dbc 	.word	0x20000dbc

08009ad0 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b084      	sub	sp, #16
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8009ad8:	f7f8 fe8a 	bl	80027f0 <HAL_GetTick>
 8009adc:	4603      	mov	r3, r0
 8009ade:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8009ae0:	e00a      	b.n	8009af8 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8009ae2:	f7f8 fe85 	bl	80027f0 <HAL_GetTick>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	1ad2      	subs	r2, r2, r3
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d902      	bls.n	8009af8 <wait_spi_rx_event+0x28>
    {
      return -1;
 8009af2:	f04f 33ff 	mov.w	r3, #4294967295
 8009af6:	e004      	b.n	8009b02 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8009af8:	4b04      	ldr	r3, [pc, #16]	; (8009b0c <wait_spi_rx_event+0x3c>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b01      	cmp	r3, #1
 8009afe:	d0f0      	beq.n	8009ae2 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8009b00:	2300      	movs	r3, #0
#endif
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	20000db4 	.word	0x20000db4

08009b10 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8009b18:	f7f8 fe6a 	bl	80027f0 <HAL_GetTick>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8009b20:	e00a      	b.n	8009b38 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8009b22:	f7f8 fe65 	bl	80027f0 <HAL_GetTick>
 8009b26:	4602      	mov	r2, r0
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	1ad2      	subs	r2, r2, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d902      	bls.n	8009b38 <wait_spi_tx_event+0x28>
    {
      return -1;
 8009b32:	f04f 33ff 	mov.w	r3, #4294967295
 8009b36:	e004      	b.n	8009b42 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8009b38:	4b04      	ldr	r3, [pc, #16]	; (8009b4c <wait_spi_tx_event+0x3c>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d0f0      	beq.n	8009b22 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8009b40:	2300      	movs	r3, #0
#endif
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20000db8 	.word	0x20000db8

08009b50 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b086      	sub	sp, #24
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	460b      	mov	r3, r1
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8009b62:	2201      	movs	r2, #1
 8009b64:	2101      	movs	r1, #1
 8009b66:	4834      	ldr	r0, [pc, #208]	; (8009c38 <SPI_WIFI_ReceiveData+0xe8>)
 8009b68:	f7f9 fb8a 	bl	8003280 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8009b6c:	2003      	movs	r0, #3
 8009b6e:	f000 f8e3 	bl	8009d38 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7ff ff8b 	bl	8009a90 <wait_cmddata_rdy_rising_event>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	da02      	bge.n	8009b86 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8009b80:	f06f 0302 	mvn.w	r3, #2
 8009b84:	e054      	b.n	8009c30 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8009b86:	2200      	movs	r2, #0
 8009b88:	2101      	movs	r1, #1
 8009b8a:	482b      	ldr	r0, [pc, #172]	; (8009c38 <SPI_WIFI_ReceiveData+0xe8>)
 8009b8c:	f7f9 fb78 	bl	8003280 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8009b90:	200f      	movs	r0, #15
 8009b92:	f000 f8d1 	bl	8009d38 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8009b96:	e03d      	b.n	8009c14 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8009b98:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009b9c:	897b      	ldrh	r3, [r7, #10]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	db02      	blt.n	8009ba8 <SPI_WIFI_ReceiveData+0x58>
 8009ba2:	897b      	ldrh	r3, [r7, #10]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d13c      	bne.n	8009c22 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8009ba8:	4b24      	ldr	r3, [pc, #144]	; (8009c3c <SPI_WIFI_ReceiveData+0xec>)
 8009baa:	2201      	movs	r2, #1
 8009bac:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8009bae:	f107 0314 	add.w	r3, r7, #20
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	4822      	ldr	r0, [pc, #136]	; (8009c40 <SPI_WIFI_ReceiveData+0xf0>)
 8009bb8:	f7fc fb42 	bl	8006240 <HAL_SPI_Receive_IT>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d007      	beq.n	8009bd2 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	2101      	movs	r1, #1
 8009bc6:	481c      	ldr	r0, [pc, #112]	; (8009c38 <SPI_WIFI_ReceiveData+0xe8>)
 8009bc8:	f7f9 fb5a 	bl	8003280 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8009bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8009bd0:	e02e      	b.n	8009c30 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7ff ff7b 	bl	8009ad0 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8009bda:	7d3a      	ldrb	r2, [r7, #20]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	3301      	adds	r3, #1
 8009be4:	7d7a      	ldrb	r2, [r7, #21]
 8009be6:	701a      	strb	r2, [r3, #0]
      length += 2;
 8009be8:	8afb      	ldrh	r3, [r7, #22]
 8009bea:	3302      	adds	r3, #2
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	3302      	adds	r3, #2
 8009bf4:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8009bf6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009bfa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009bfe:	db09      	blt.n	8009c14 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8009c00:	2201      	movs	r2, #1
 8009c02:	2101      	movs	r1, #1
 8009c04:	480c      	ldr	r0, [pc, #48]	; (8009c38 <SPI_WIFI_ReceiveData+0xe8>)
 8009c06:	f7f9 fb3b 	bl	8003280 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8009c0a:	f7ff fea5 	bl	8009958 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8009c0e:	f06f 0303 	mvn.w	r3, #3
 8009c12:	e00d      	b.n	8009c30 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8009c14:	2102      	movs	r1, #2
 8009c16:	4808      	ldr	r0, [pc, #32]	; (8009c38 <SPI_WIFI_ReceiveData+0xe8>)
 8009c18:	f7f9 fb1a 	bl	8003250 <HAL_GPIO_ReadPin>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d0ba      	beq.n	8009b98 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8009c22:	2201      	movs	r2, #1
 8009c24:	2101      	movs	r1, #1
 8009c26:	4804      	ldr	r0, [pc, #16]	; (8009c38 <SPI_WIFI_ReceiveData+0xe8>)
 8009c28:	f7f9 fb2a 	bl	8003280 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8009c2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3718      	adds	r7, #24
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	48001000 	.word	0x48001000
 8009c3c:	20000db4 	.word	0x20000db4
 8009c40:	20000d50 	.word	0x20000d50

08009c44 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b086      	sub	sp, #24
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	60f8      	str	r0, [r7, #12]
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	607a      	str	r2, [r7, #4]
 8009c50:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7ff fef9 	bl	8009a4c <wait_cmddata_rdy_high>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	da02      	bge.n	8009c66 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8009c60:	f04f 33ff 	mov.w	r3, #4294967295
 8009c64:	e04f      	b.n	8009d06 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 8009c66:	4b2a      	ldr	r3, [pc, #168]	; (8009d10 <SPI_WIFI_SendData+0xcc>)
 8009c68:	2201      	movs	r2, #1
 8009c6a:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	2101      	movs	r1, #1
 8009c70:	4828      	ldr	r0, [pc, #160]	; (8009d14 <SPI_WIFI_SendData+0xd0>)
 8009c72:	f7f9 fb05 	bl	8003280 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8009c76:	200f      	movs	r0, #15
 8009c78:	f000 f85e 	bl	8009d38 <SPI_WIFI_DelayUs>
  if (len > 1)
 8009c7c:	897b      	ldrh	r3, [r7, #10]
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d919      	bls.n	8009cb6 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8009c82:	4b25      	ldr	r3, [pc, #148]	; (8009d18 <SPI_WIFI_SendData+0xd4>)
 8009c84:	2201      	movs	r2, #1
 8009c86:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 8009c88:	897b      	ldrh	r3, [r7, #10]
 8009c8a:	085b      	lsrs	r3, r3, #1
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	461a      	mov	r2, r3
 8009c90:	68f9      	ldr	r1, [r7, #12]
 8009c92:	4822      	ldr	r0, [pc, #136]	; (8009d1c <SPI_WIFI_SendData+0xd8>)
 8009c94:	f7fc fa46 	bl	8006124 <HAL_SPI_Transmit_IT>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d007      	beq.n	8009cae <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	2101      	movs	r1, #1
 8009ca2:	481c      	ldr	r0, [pc, #112]	; (8009d14 <SPI_WIFI_SendData+0xd0>)
 8009ca4:	f7f9 faec 	bl	8003280 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8009ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cac:	e02b      	b.n	8009d06 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7ff ff2d 	bl	8009b10 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8009cb6:	897b      	ldrh	r3, [r7, #10]
 8009cb8:	f003 0301 	and.w	r3, r3, #1
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d020      	beq.n	8009d02 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8009cc0:	897b      	ldrh	r3, [r7, #10]
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	781b      	ldrb	r3, [r3, #0]
 8009cca:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8009ccc:	230a      	movs	r3, #10
 8009cce:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8009cd0:	4b11      	ldr	r3, [pc, #68]	; (8009d18 <SPI_WIFI_SendData+0xd4>)
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8009cd6:	f107 0314 	add.w	r3, r7, #20
 8009cda:	2201      	movs	r2, #1
 8009cdc:	4619      	mov	r1, r3
 8009cde:	480f      	ldr	r0, [pc, #60]	; (8009d1c <SPI_WIFI_SendData+0xd8>)
 8009ce0:	f7fc fa20 	bl	8006124 <HAL_SPI_Transmit_IT>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d007      	beq.n	8009cfa <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8009cea:	2201      	movs	r2, #1
 8009cec:	2101      	movs	r1, #1
 8009cee:	4809      	ldr	r0, [pc, #36]	; (8009d14 <SPI_WIFI_SendData+0xd0>)
 8009cf0:	f7f9 fac6 	bl	8003280 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8009cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8009cf8:	e005      	b.n	8009d06 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f7ff ff07 	bl	8009b10 <wait_spi_tx_event>
    
  }
  return len;
 8009d02:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3718      	adds	r7, #24
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	20000dbc 	.word	0x20000dbc
 8009d14:	48001000 	.word	0x48001000
 8009d18:	20000db8 	.word	0x20000db8
 8009d1c:	20000d50 	.word	0x20000d50

08009d20 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f7f8 fd6d 	bl	8002808 <HAL_Delay>
}
 8009d2e:	bf00      	nop
 8009d30:	3708      	adds	r7, #8
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
	...

08009d38 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b086      	sub	sp, #24
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8009d40:	2300      	movs	r3, #0
 8009d42:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8009d44:	2300      	movs	r3, #0
 8009d46:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 8009d48:	4b20      	ldr	r3, [pc, #128]	; (8009dcc <SPI_WIFI_DelayUs+0x94>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d122      	bne.n	8009d96 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8009d50:	4b1f      	ldr	r3, [pc, #124]	; (8009dd0 <SPI_WIFI_DelayUs+0x98>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a1f      	ldr	r2, [pc, #124]	; (8009dd4 <SPI_WIFI_DelayUs+0x9c>)
 8009d56:	fba2 2303 	umull	r2, r3, r2, r3
 8009d5a:	099b      	lsrs	r3, r3, #6
 8009d5c:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8009d66:	f7f8 fd43 	bl	80027f0 <HAL_GetTick>
 8009d6a:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8009d6c:	e002      	b.n	8009d74 <SPI_WIFI_DelayUs+0x3c>
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	3b01      	subs	r3, #1
 8009d72:	60bb      	str	r3, [r7, #8]
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d1f9      	bne.n	8009d6e <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 8009d7a:	f7f8 fd39 	bl	80027f0 <HAL_GetTick>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	1ad3      	subs	r3, r2, r3
 8009d84:	4a11      	ldr	r2, [pc, #68]	; (8009dcc <SPI_WIFI_DelayUs+0x94>)
 8009d86:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8009d88:	4b10      	ldr	r3, [pc, #64]	; (8009dcc <SPI_WIFI_DelayUs+0x94>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d102      	bne.n	8009d96 <SPI_WIFI_DelayUs+0x5e>
 8009d90:	4b0e      	ldr	r3, [pc, #56]	; (8009dcc <SPI_WIFI_DelayUs+0x94>)
 8009d92:	2201      	movs	r2, #1
 8009d94:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8009d96:	4b0e      	ldr	r3, [pc, #56]	; (8009dd0 <SPI_WIFI_DelayUs+0x98>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a0f      	ldr	r2, [pc, #60]	; (8009dd8 <SPI_WIFI_DelayUs+0xa0>)
 8009d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8009da0:	0c9a      	lsrs	r2, r3, #18
 8009da2:	4b0a      	ldr	r3, [pc, #40]	; (8009dcc <SPI_WIFI_DelayUs+0x94>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009daa:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	697a      	ldr	r2, [r7, #20]
 8009db0:	fb02 f303 	mul.w	r3, r2, r3
 8009db4:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8009db6:	e002      	b.n	8009dbe <SPI_WIFI_DelayUs+0x86>
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	3b01      	subs	r3, #1
 8009dbc:	60bb      	str	r3, [r7, #8]
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1f9      	bne.n	8009db8 <SPI_WIFI_DelayUs+0x80>
  return;
 8009dc4:	bf00      	nop
}
 8009dc6:	3718      	adds	r7, #24
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	20000dc0 	.word	0x20000dc0
 8009dd0:	20000010 	.word	0x20000010
 8009dd4:	10624dd3 	.word	0x10624dd3
 8009dd8:	431bde83 	.word	0x431bde83

08009ddc <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8009de4:	4b06      	ldr	r3, [pc, #24]	; (8009e00 <HAL_SPI_RxCpltCallback+0x24>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d002      	beq.n	8009df2 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8009dec:	4b04      	ldr	r3, [pc, #16]	; (8009e00 <HAL_SPI_RxCpltCallback+0x24>)
 8009dee:	2200      	movs	r2, #0
 8009df0:	601a      	str	r2, [r3, #0]
  }
}
 8009df2:	bf00      	nop
 8009df4:	370c      	adds	r7, #12
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	20000db4 	.word	0x20000db4

08009e04 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b083      	sub	sp, #12
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8009e0c:	4b06      	ldr	r3, [pc, #24]	; (8009e28 <HAL_SPI_TxCpltCallback+0x24>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d002      	beq.n	8009e1a <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8009e14:	4b04      	ldr	r3, [pc, #16]	; (8009e28 <HAL_SPI_TxCpltCallback+0x24>)
 8009e16:	2200      	movs	r2, #0
 8009e18:	601a      	str	r2, [r3, #0]
  }
}
 8009e1a:	bf00      	nop
 8009e1c:	370c      	adds	r7, #12
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr
 8009e26:	bf00      	nop
 8009e28:	20000db8 	.word	0x20000db8

08009e2c <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8009e30:	4b05      	ldr	r3, [pc, #20]	; (8009e48 <SPI_WIFI_ISR+0x1c>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d102      	bne.n	8009e3e <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8009e38:	4b03      	ldr	r3, [pc, #12]	; (8009e48 <SPI_WIFI_ISR+0x1c>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	601a      	str	r2, [r3, #0]
   }
}
 8009e3e:	bf00      	nop
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr
 8009e48:	20000dbc 	.word	0x20000dbc

08009e4c <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009e52:	2301      	movs	r3, #1
 8009e54:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8009e56:	4b0d      	ldr	r3, [pc, #52]	; (8009e8c <WIFI_Init+0x40>)
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	4b0d      	ldr	r3, [pc, #52]	; (8009e90 <WIFI_Init+0x44>)
 8009e5c:	9300      	str	r3, [sp, #0]
 8009e5e:	4b0d      	ldr	r3, [pc, #52]	; (8009e94 <WIFI_Init+0x48>)
 8009e60:	4a0d      	ldr	r2, [pc, #52]	; (8009e98 <WIFI_Init+0x4c>)
 8009e62:	490e      	ldr	r1, [pc, #56]	; (8009e9c <WIFI_Init+0x50>)
 8009e64:	480e      	ldr	r0, [pc, #56]	; (8009ea0 <WIFI_Init+0x54>)
 8009e66:	f7ff f8c3 	bl	8008ff0 <ES_WIFI_RegisterBusIO>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d107      	bne.n	8009e80 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8009e70:	480b      	ldr	r0, [pc, #44]	; (8009ea0 <WIFI_Init+0x54>)
 8009e72:	f7ff f88f 	bl	8008f94 <ES_WIFI_Init>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d101      	bne.n	8009e80 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8009e80:	79fb      	ldrb	r3, [r7, #7]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3708      	adds	r7, #8
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	08009b51 	.word	0x08009b51
 8009e90:	08009c45 	.word	0x08009c45
 8009e94:	08009d21 	.word	0x08009d21
 8009e98:	08009a39 	.word	0x08009a39
 8009e9c:	0800989d 	.word	0x0800989d
 8009ea0:	20000dc4 	.word	0x20000dc4

08009ea4 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b086      	sub	sp, #24
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8009eb6:	79fb      	ldrb	r3, [r7, #7]
 8009eb8:	68ba      	ldr	r2, [r7, #8]
 8009eba:	68f9      	ldr	r1, [r7, #12]
 8009ebc:	4809      	ldr	r0, [pc, #36]	; (8009ee4 <WIFI_Connect+0x40>)
 8009ebe:	f7ff f8cb 	bl	8009058 <ES_WIFI_Connect>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d107      	bne.n	8009ed8 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8009ec8:	4806      	ldr	r0, [pc, #24]	; (8009ee4 <WIFI_Connect+0x40>)
 8009eca:	f7ff f969 	bl	80091a0 <ES_WIFI_GetNetworkSettings>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d101      	bne.n	8009ed8 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8009ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3718      	adds	r7, #24
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	20000dc4 	.word	0x20000dc4

08009ee8 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8009ef4:	6879      	ldr	r1, [r7, #4]
 8009ef6:	4806      	ldr	r0, [pc, #24]	; (8009f10 <WIFI_GetMAC_Address+0x28>)
 8009ef8:	f7ff f97c 	bl	80091f4 <ES_WIFI_GetMACAddress>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d101      	bne.n	8009f06 <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8009f02:	2300      	movs	r3, #0
 8009f04:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8009f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	20000dc4 	.word	0x20000dc4

08009f14 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8009f20:	4809      	ldr	r0, [pc, #36]	; (8009f48 <WIFI_GetIP_Address+0x34>)
 8009f22:	f7ff f911 	bl	8009148 <ES_WIFI_IsConnected>
 8009f26:	4603      	mov	r3, r0
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d107      	bne.n	8009f3c <WIFI_GetIP_Address+0x28>
 8009f2c:	4b06      	ldr	r3, [pc, #24]	; (8009f48 <WIFI_GetIP_Address+0x34>)
 8009f2e:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 8009f32:	461a      	mov	r2, r3
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8009f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3710      	adds	r7, #16
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	20000dc4 	.word	0x20000dc4

08009f4c <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b08a      	sub	sp, #40	; 0x28
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	60f8      	str	r0, [r7, #12]
 8009f54:	607a      	str	r2, [r7, #4]
 8009f56:	603b      	str	r3, [r7, #0]
 8009f58:	460b      	mov	r3, r1
 8009f5a:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 8009f68:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009f6a:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8009f6c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009f6e:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8009f70:	7afb      	ldrb	r3, [r7, #11]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	bf14      	ite	ne
 8009f76:	2301      	movne	r3, #1
 8009f78:	2300      	moveq	r3, #0
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	785b      	ldrb	r3, [r3, #1]
 8009f88:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	789b      	ldrb	r3, [r3, #2]
 8009f8e:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	78db      	ldrb	r3, [r3, #3]
 8009f94:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8009f96:	f107 0310 	add.w	r3, r7, #16
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	4807      	ldr	r0, [pc, #28]	; (8009fbc <WIFI_OpenClientConnection+0x70>)
 8009f9e:	f7ff f95b 	bl	8009258 <ES_WIFI_StartClientConnection>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d102      	bne.n	8009fae <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8009fae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3728      	adds	r7, #40	; 0x28
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	20000dc4 	.word	0x20000dc4

08009fc0 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b08a      	sub	sp, #40	; 0x28
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t timeoutMs;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d106      	bne.n	8009fec <sendMessageVector+0x2c>
 8009fde:	4b64      	ldr	r3, [pc, #400]	; (800a170 <sendMessageVector+0x1b0>)
 8009fe0:	4a64      	ldr	r2, [pc, #400]	; (800a174 <sendMessageVector+0x1b4>)
 8009fe2:	f240 21f2 	movw	r1, #754	; 0x2f2
 8009fe6:	4864      	ldr	r0, [pc, #400]	; (800a178 <sendMessageVector+0x1b8>)
 8009fe8:	f006 fe80 	bl	8010cec <__assert_func>
    assert( pIoVec != NULL );
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d106      	bne.n	800a000 <sendMessageVector+0x40>
 8009ff2:	4b62      	ldr	r3, [pc, #392]	; (800a17c <sendMessageVector+0x1bc>)
 8009ff4:	4a5f      	ldr	r2, [pc, #380]	; (800a174 <sendMessageVector+0x1b4>)
 8009ff6:	f240 21f3 	movw	r1, #755	; 0x2f3
 8009ffa:	485f      	ldr	r0, [pc, #380]	; (800a178 <sendMessageVector+0x1b8>)
 8009ffc:	f006 fe76 	bl	8010cec <__assert_func>
    assert( pContext->getTime != NULL );
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a004:	2b00      	cmp	r3, #0
 800a006:	d106      	bne.n	800a016 <sendMessageVector+0x56>
 800a008:	4b5d      	ldr	r3, [pc, #372]	; (800a180 <sendMessageVector+0x1c0>)
 800a00a:	4a5a      	ldr	r2, [pc, #360]	; (800a174 <sendMessageVector+0x1b4>)
 800a00c:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 800a010:	4859      	ldr	r0, [pc, #356]	; (800a178 <sendMessageVector+0x1b8>)
 800a012:	f006 fe6b 	bl	8010cec <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	695b      	ldr	r3, [r3, #20]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d106      	bne.n	800a02c <sendMessageVector+0x6c>
 800a01e:	4b59      	ldr	r3, [pc, #356]	; (800a184 <sendMessageVector+0x1c4>)
 800a020:	4a54      	ldr	r2, [pc, #336]	; (800a174 <sendMessageVector+0x1b4>)
 800a022:	f240 21f6 	movw	r1, #758	; 0x2f6
 800a026:	4854      	ldr	r0, [pc, #336]	; (800a178 <sendMessageVector+0x1b8>)
 800a028:	f006 fe60 	bl	8010cec <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	623b      	str	r3, [r7, #32]
 800a030:	e007      	b.n	800a042 <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	69ba      	ldr	r2, [r7, #24]
 800a038:	4413      	add	r3, r2
 800a03a:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a03c:	6a3b      	ldr	r3, [r7, #32]
 800a03e:	3308      	adds	r3, #8
 800a040:	623b      	str	r3, [r7, #32]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800a048:	3b01      	subs	r3, #1
 800a04a:	00db      	lsls	r3, r3, #3
 800a04c:	68ba      	ldr	r2, [r7, #8]
 800a04e:	4413      	add	r3, r2
 800a050:	6a3a      	ldr	r2, [r7, #32]
 800a052:	429a      	cmp	r2, r3
 800a054:	d9ed      	bls.n	800a032 <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	623b      	str	r3, [r7, #32]

    /* Set the timeout. */
    timeoutMs = pContext->getTime() + MQTT_SEND_TIMEOUT_MS;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a05e:	4798      	blx	r3
 800a060:	4603      	mov	r3, r0
 800a062:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800a066:	3320      	adds	r3, #32
 800a068:	613b      	str	r3, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a06a:	e073      	b.n	800a154 <sendMessageVector+0x194>
    {
        if( pContext->transportInterface.writev != NULL )
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	699b      	ldr	r3, [r3, #24]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d008      	beq.n	800a086 <sendMessageVector+0xc6>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	699b      	ldr	r3, [r3, #24]
 800a078:	68fa      	ldr	r2, [r7, #12]
 800a07a:	69d0      	ldr	r0, [r2, #28]
 800a07c:	69fa      	ldr	r2, [r7, #28]
 800a07e:	6a39      	ldr	r1, [r7, #32]
 800a080:	4798      	blx	r3
 800a082:	6278      	str	r0, [r7, #36]	; 0x24
 800a084:	e009      	b.n	800a09a <sendMessageVector+0xda>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	68fa      	ldr	r2, [r7, #12]
 800a08c:	69d0      	ldr	r0, [r2, #28]
 800a08e:	6a3a      	ldr	r2, [r7, #32]
 800a090:	6811      	ldr	r1, [r2, #0]
 800a092:	6a3a      	ldr	r2, [r7, #32]
 800a094:	6852      	ldr	r2, [r2, #4]
 800a096:	4798      	blx	r3
 800a098:	6278      	str	r0, [r7, #36]	; 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800a09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	dd17      	ble.n	800a0d0 <sendMessageVector+0x110>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800a0a0:	69ba      	ldr	r2, [r7, #24]
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	1ad3      	subs	r3, r2, r3
 800a0a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	dd06      	ble.n	800a0ba <sendMessageVector+0xfa>
 800a0ac:	4b36      	ldr	r3, [pc, #216]	; (800a188 <sendMessageVector+0x1c8>)
 800a0ae:	4a31      	ldr	r2, [pc, #196]	; (800a174 <sendMessageVector+0x1b4>)
 800a0b0:	f240 3117 	movw	r1, #791	; 0x317
 800a0b4:	4830      	ldr	r0, [pc, #192]	; (800a178 <sendMessageVector+0x1b8>)
 800a0b6:	f006 fe19 	bl	8010cec <__assert_func>

            bytesSentOrError += sendResult;
 800a0ba:	697a      	ldr	r2, [r7, #20]
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0be:	4413      	add	r3, r2
 800a0c0:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0c6:	4798      	blx	r3
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	635a      	str	r2, [r3, #52]	; 0x34
 800a0ce:	e004      	b.n	800a0da <sendMessageVector+0x11a>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	da01      	bge.n	800a0da <sendMessageVector+0x11a>
        {
            bytesSentOrError = sendResult;
 800a0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d8:	617b      	str	r3, [r7, #20]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( pContext->getTime() >= timeoutMs )
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0de:	4798      	blx	r3
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d93d      	bls.n	800a164 <sendMessageVector+0x1a4>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a0e8:	e00b      	b.n	800a102 <sendMessageVector+0x142>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800a0ea:	6a3b      	ldr	r3, [r7, #32]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f2:	1a9b      	subs	r3, r3, r2
 800a0f4:	627b      	str	r3, [r7, #36]	; 0x24
            pIoVectIterator++;
 800a0f6:	6a3b      	ldr	r3, [r7, #32]
 800a0f8:	3308      	adds	r3, #8
 800a0fa:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	3b01      	subs	r3, #1
 800a100:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800a108:	3b01      	subs	r3, #1
 800a10a:	00db      	lsls	r3, r3, #3
 800a10c:	68ba      	ldr	r2, [r7, #8]
 800a10e:	4413      	add	r3, r2
 800a110:	6a3a      	ldr	r2, [r7, #32]
 800a112:	429a      	cmp	r2, r3
 800a114:	d805      	bhi.n	800a122 <sendMessageVector+0x162>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800a116:	6a3b      	ldr	r3, [r7, #32]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a11e:	4293      	cmp	r3, r2
 800a120:	dae3      	bge.n	800a0ea <sendMessageVector+0x12a>
        }

        /* Some of the bytes from this vector were sent as well, update the length
         * and the pointer to data in this vector. */
        if( ( sendResult > 0 ) &&
 800a122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a124:	2b00      	cmp	r3, #0
 800a126:	dd15      	ble.n	800a154 <sendMessageVector+0x194>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) )
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800a12e:	3b01      	subs	r3, #1
 800a130:	00db      	lsls	r3, r3, #3
 800a132:	68ba      	ldr	r2, [r7, #8]
 800a134:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800a136:	6a3a      	ldr	r2, [r7, #32]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d80b      	bhi.n	800a154 <sendMessageVector+0x194>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800a13c:	6a3b      	ldr	r3, [r7, #32]
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a142:	441a      	add	r2, r3
 800a144:	6a3b      	ldr	r3, [r7, #32]
 800a146:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800a148:	6a3b      	ldr	r3, [r7, #32]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a14e:	1ad2      	subs	r2, r2, r3
 800a150:	6a3b      	ldr	r3, [r7, #32]
 800a152:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	697a      	ldr	r2, [r7, #20]
 800a158:	429a      	cmp	r2, r3
 800a15a:	da04      	bge.n	800a166 <sendMessageVector+0x1a6>
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	da84      	bge.n	800a06c <sendMessageVector+0xac>
 800a162:	e000      	b.n	800a166 <sendMessageVector+0x1a6>
            break;
 800a164:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800a166:	697b      	ldr	r3, [r7, #20]
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3728      	adds	r7, #40	; 0x28
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	08014804 	.word	0x08014804
 800a174:	08015298 	.word	0x08015298
 800a178:	08014728 	.word	0x08014728
 800a17c:	08014818 	.word	0x08014818
 800a180:	08014828 	.word	0x08014828
 800a184:	08014844 	.word	0x08014844
 800a188:	08014870 	.word	0x08014870

0800a18c <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b088      	sub	sp, #32
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t timeoutMs;
    int32_t bytesSentOrError = 0;
 800a198:	2300      	movs	r3, #0
 800a19a:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d106      	bne.n	800a1b4 <sendBuffer+0x28>
 800a1a6:	4b39      	ldr	r3, [pc, #228]	; (800a28c <sendBuffer+0x100>)
 800a1a8:	4a39      	ldr	r2, [pc, #228]	; (800a290 <sendBuffer+0x104>)
 800a1aa:	f240 3153 	movw	r1, #851	; 0x353
 800a1ae:	4839      	ldr	r0, [pc, #228]	; (800a294 <sendBuffer+0x108>)
 800a1b0:	f006 fd9c 	bl	8010cec <__assert_func>
    assert( pContext->getTime != NULL );
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d106      	bne.n	800a1ca <sendBuffer+0x3e>
 800a1bc:	4b36      	ldr	r3, [pc, #216]	; (800a298 <sendBuffer+0x10c>)
 800a1be:	4a34      	ldr	r2, [pc, #208]	; (800a290 <sendBuffer+0x104>)
 800a1c0:	f44f 7155 	mov.w	r1, #852	; 0x354
 800a1c4:	4833      	ldr	r0, [pc, #204]	; (800a294 <sendBuffer+0x108>)
 800a1c6:	f006 fd91 	bl	8010cec <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	695b      	ldr	r3, [r3, #20]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d106      	bne.n	800a1e0 <sendBuffer+0x54>
 800a1d2:	4b32      	ldr	r3, [pc, #200]	; (800a29c <sendBuffer+0x110>)
 800a1d4:	4a2e      	ldr	r2, [pc, #184]	; (800a290 <sendBuffer+0x104>)
 800a1d6:	f240 3155 	movw	r1, #853	; 0x355
 800a1da:	482e      	ldr	r0, [pc, #184]	; (800a294 <sendBuffer+0x108>)
 800a1dc:	f006 fd86 	bl	8010cec <__assert_func>
    assert( pIndex != NULL );
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d106      	bne.n	800a1f4 <sendBuffer+0x68>
 800a1e6:	4b2e      	ldr	r3, [pc, #184]	; (800a2a0 <sendBuffer+0x114>)
 800a1e8:	4a29      	ldr	r2, [pc, #164]	; (800a290 <sendBuffer+0x104>)
 800a1ea:	f240 3156 	movw	r1, #854	; 0x356
 800a1ee:	4829      	ldr	r0, [pc, #164]	; (800a294 <sendBuffer+0x108>)
 800a1f0:	f006 fd7c 	bl	8010cec <__assert_func>

    /* Set the timeout. */
    timeoutMs = pContext->getTime() + MQTT_SEND_TIMEOUT_MS;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1f8:	4798      	blx	r3
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800a200:	3320      	adds	r3, #32
 800a202:	617b      	str	r3, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a204:	e034      	b.n	800a270 <sendBuffer+0xe4>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	695b      	ldr	r3, [r3, #20]
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800a20e:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800a210:	6879      	ldr	r1, [r7, #4]
 800a212:	1a8a      	subs	r2, r1, r2
 800a214:	69b9      	ldr	r1, [r7, #24]
 800a216:	4798      	blx	r3
 800a218:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	dd1b      	ble.n	800a258 <sendBuffer+0xcc>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	1ad3      	subs	r3, r2, r3
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	429a      	cmp	r2, r3
 800a22a:	dd06      	ble.n	800a23a <sendBuffer+0xae>
 800a22c:	4b1d      	ldr	r3, [pc, #116]	; (800a2a4 <sendBuffer+0x118>)
 800a22e:	4a18      	ldr	r2, [pc, #96]	; (800a290 <sendBuffer+0x104>)
 800a230:	f240 3165 	movw	r1, #869	; 0x365
 800a234:	4817      	ldr	r0, [pc, #92]	; (800a294 <sendBuffer+0x108>)
 800a236:	f006 fd59 	bl	8010cec <__assert_func>

            bytesSentOrError += sendResult;
 800a23a:	69fa      	ldr	r2, [r7, #28]
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	4413      	add	r3, r2
 800a240:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	69ba      	ldr	r2, [r7, #24]
 800a246:	4413      	add	r3, r2
 800a248:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a24e:	4798      	blx	r3
 800a250:	4602      	mov	r2, r0
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	635a      	str	r2, [r3, #52]	; 0x34
 800a256:	e004      	b.n	800a262 <sendBuffer+0xd6>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	da01      	bge.n	800a262 <sendBuffer+0xd6>
        {
            bytesSentOrError = sendResult;
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	61fb      	str	r3, [r7, #28]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( pContext->getTime() >= timeoutMs )
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a266:	4798      	blx	r3
 800a268:	4602      	mov	r2, r0
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d907      	bls.n	800a280 <sendBuffer+0xf4>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	69fa      	ldr	r2, [r7, #28]
 800a274:	429a      	cmp	r2, r3
 800a276:	da04      	bge.n	800a282 <sendBuffer+0xf6>
 800a278:	69fb      	ldr	r3, [r7, #28]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	dac3      	bge.n	800a206 <sendBuffer+0x7a>
 800a27e:	e000      	b.n	800a282 <sendBuffer+0xf6>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800a280:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800a282:	69fb      	ldr	r3, [r7, #28]
}
 800a284:	4618      	mov	r0, r3
 800a286:	3720      	adds	r7, #32
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	08014804 	.word	0x08014804
 800a290:	080152ac 	.word	0x080152ac
 800a294:	08014728 	.word	0x08014728
 800a298:	08014828 	.word	0x08014828
 800a29c:	08014844 	.word	0x08014844
 800a2a0:	080148b0 	.word	0x080148b0
 800a2a4:	08014870 	.word	0x08014870

0800a2a8 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	6039      	str	r1, [r7, #0]
    return later - start;
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	1ad3      	subs	r3, r2, r3
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	370c      	adds	r7, #12
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr

0800a2c4 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800a2d2:	79fb      	ldrb	r3, [r7, #7]
 800a2d4:	2b62      	cmp	r3, #98	; 0x62
 800a2d6:	d00c      	beq.n	800a2f2 <getAckFromPacketType+0x2e>
 800a2d8:	2b62      	cmp	r3, #98	; 0x62
 800a2da:	dc0d      	bgt.n	800a2f8 <getAckFromPacketType+0x34>
 800a2dc:	2b40      	cmp	r3, #64	; 0x40
 800a2de:	d002      	beq.n	800a2e6 <getAckFromPacketType+0x22>
 800a2e0:	2b50      	cmp	r3, #80	; 0x50
 800a2e2:	d003      	beq.n	800a2ec <getAckFromPacketType+0x28>
 800a2e4:	e008      	b.n	800a2f8 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	73fb      	strb	r3, [r7, #15]
            break;
 800a2ea:	e012      	b.n	800a312 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	73fb      	strb	r3, [r7, #15]
            break;
 800a2f0:	e00f      	b.n	800a312 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800a2f2:	2302      	movs	r3, #2
 800a2f4:	73fb      	strb	r3, [r7, #15]
            break;
 800a2f6:	e00c      	b.n	800a312 <getAckFromPacketType+0x4e>
        case MQTT_PACKET_TYPE_PUBCOMP:
        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800a2f8:	79fb      	ldrb	r3, [r7, #7]
 800a2fa:	2b70      	cmp	r3, #112	; 0x70
 800a2fc:	d006      	beq.n	800a30c <getAckFromPacketType+0x48>
 800a2fe:	4b07      	ldr	r3, [pc, #28]	; (800a31c <getAckFromPacketType+0x58>)
 800a300:	4a07      	ldr	r2, [pc, #28]	; (800a320 <getAckFromPacketType+0x5c>)
 800a302:	f240 31a7 	movw	r1, #935	; 0x3a7
 800a306:	4807      	ldr	r0, [pc, #28]	; (800a324 <getAckFromPacketType+0x60>)
 800a308:	f006 fcf0 	bl	8010cec <__assert_func>
            ackType = MQTTPubcomp;
 800a30c:	2303      	movs	r3, #3
 800a30e:	73fb      	strb	r3, [r7, #15]
            break;
 800a310:	bf00      	nop
    }

    return ackType;
 800a312:	7bfb      	ldrb	r3, [r7, #15]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	080148c0 	.word	0x080148c0
 800a320:	080152b8 	.word	0x080152b8
 800a324:	08014728 	.word	0x08014728

0800a328 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( const MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b08c      	sub	sp, #48	; 0x30
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800a332:	2300      	movs	r3, #0
 800a334:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t bytesRemaining = bytesToRecv;
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800a33a:	2300      	movs	r3, #0
 800a33c:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800a33e:	2300      	movs	r3, #0
 800a340:	623b      	str	r3, [r7, #32]
 800a342:	2300      	movs	r3, #0
 800a344:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800a346:	2300      	movs	r3, #0
 800a348:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800a34a:	2300      	movs	r3, #0
 800a34c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800a34e:	2300      	movs	r3, #0
 800a350:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d106      	bne.n	800a366 <recvExact+0x3e>
 800a358:	4b44      	ldr	r3, [pc, #272]	; (800a46c <recvExact+0x144>)
 800a35a:	4a45      	ldr	r2, [pc, #276]	; (800a470 <recvExact+0x148>)
 800a35c:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800a360:	4844      	ldr	r0, [pc, #272]	; (800a474 <recvExact+0x14c>)
 800a362:	f006 fcc3 	bl	8010cec <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a36a:	683a      	ldr	r2, [r7, #0]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d906      	bls.n	800a37e <recvExact+0x56>
 800a370:	4b41      	ldr	r3, [pc, #260]	; (800a478 <recvExact+0x150>)
 800a372:	4a3f      	ldr	r2, [pc, #252]	; (800a470 <recvExact+0x148>)
 800a374:	f240 31bd 	movw	r1, #957	; 0x3bd
 800a378:	483e      	ldr	r0, [pc, #248]	; (800a474 <recvExact+0x14c>)
 800a37a:	f006 fcb7 	bl	8010cec <__assert_func>
    assert( pContext->getTime != NULL );
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a382:	2b00      	cmp	r3, #0
 800a384:	d106      	bne.n	800a394 <recvExact+0x6c>
 800a386:	4b3d      	ldr	r3, [pc, #244]	; (800a47c <recvExact+0x154>)
 800a388:	4a39      	ldr	r2, [pc, #228]	; (800a470 <recvExact+0x148>)
 800a38a:	f240 31be 	movw	r1, #958	; 0x3be
 800a38e:	4839      	ldr	r0, [pc, #228]	; (800a474 <recvExact+0x14c>)
 800a390:	f006 fcac 	bl	8010cec <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	691b      	ldr	r3, [r3, #16]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d106      	bne.n	800a3aa <recvExact+0x82>
 800a39c:	4b38      	ldr	r3, [pc, #224]	; (800a480 <recvExact+0x158>)
 800a39e:	4a34      	ldr	r2, [pc, #208]	; (800a470 <recvExact+0x148>)
 800a3a0:	f240 31bf 	movw	r1, #959	; 0x3bf
 800a3a4:	4833      	ldr	r0, [pc, #204]	; (800a474 <recvExact+0x14c>)
 800a3a6:	f006 fca1 	bl	8010cec <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6a1b      	ldr	r3, [r3, #32]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d106      	bne.n	800a3c0 <recvExact+0x98>
 800a3b2:	4b34      	ldr	r3, [pc, #208]	; (800a484 <recvExact+0x15c>)
 800a3b4:	4a2e      	ldr	r2, [pc, #184]	; (800a470 <recvExact+0x148>)
 800a3b6:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800a3ba:	482e      	ldr	r0, [pc, #184]	; (800a474 <recvExact+0x14c>)
 800a3bc:	f006 fc96 	bl	8010cec <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6a1b      	ldr	r3, [r3, #32]
 800a3c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    recvFunc = pContext->transportInterface.recv;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d0:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	4798      	blx	r3
 800a3d6:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800a3d8:	e039      	b.n	800a44e <recvExact+0x126>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	69d8      	ldr	r0, [r3, #28]
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a3e4:	4798      	blx	r3
 800a3e6:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	da04      	bge.n	800a3f8 <recvExact+0xd0>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	627b      	str	r3, [r7, #36]	; 0x24
            receiveError = true;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	77fb      	strb	r3, [r7, #31]
 800a3f6:	e02a      	b.n	800a44e <recvExact+0x126>
        }
        else if( bytesRecvd > 0 )
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	dd1a      	ble.n	800a434 <recvExact+0x10c>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	4798      	blx	r3
 800a402:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a408:	429a      	cmp	r2, r3
 800a40a:	d206      	bcs.n	800a41a <recvExact+0xf2>
 800a40c:	4b1e      	ldr	r3, [pc, #120]	; (800a488 <recvExact+0x160>)
 800a40e:	4a18      	ldr	r2, [pc, #96]	; (800a470 <recvExact+0x148>)
 800a410:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 800a414:	4817      	ldr	r0, [pc, #92]	; (800a474 <recvExact+0x14c>)
 800a416:	f006 fc69 	bl	8010cec <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a41e:	1ad3      	subs	r3, r2, r3
 800a420:	62bb      	str	r3, [r7, #40]	; 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800a422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	4413      	add	r3, r2
 800a428:	627b      	str	r3, [r7, #36]	; 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a42e:	4413      	add	r3, r2
 800a430:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a432:	e00c      	b.n	800a44e <recvExact+0x126>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	4798      	blx	r3
 800a438:	4603      	mov	r3, r0
 800a43a:	6a39      	ldr	r1, [r7, #32]
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7ff ff33 	bl	800a2a8 <calculateElapsedTime>
 800a442:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	2b09      	cmp	r3, #9
 800a448:	d901      	bls.n	800a44e <recvExact+0x126>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800a44a:	2301      	movs	r3, #1
 800a44c:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800a44e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a450:	2b00      	cmp	r3, #0
 800a452:	d005      	beq.n	800a460 <recvExact+0x138>
 800a454:	7ffb      	ldrb	r3, [r7, #31]
 800a456:	f083 0301 	eor.w	r3, r3, #1
 800a45a:	b2db      	uxtb	r3, r3
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d1bc      	bne.n	800a3da <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800a460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a462:	4618      	mov	r0, r3
 800a464:	3730      	adds	r7, #48	; 0x30
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	bf00      	nop
 800a46c:	08014804 	.word	0x08014804
 800a470:	080152d0 	.word	0x080152d0
 800a474:	08014728 	.word	0x08014728
 800a478:	080148e8 	.word	0x080148e8
 800a47c:	08014828 	.word	0x08014828
 800a480:	08014914 	.word	0x08014914
 800a484:	08014940 	.word	0x08014940
 800a488:	08014968 	.word	0x08014968

0800a48c <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( const MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08c      	sub	sp, #48	; 0x30
 800a490:	af00      	add	r7, sp, #0
 800a492:	60f8      	str	r0, [r7, #12]
 800a494:	60b9      	str	r1, [r7, #8]
 800a496:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800a498:	2304      	movs	r3, #4
 800a49a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int32_t bytesReceived = 0;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t totalBytesReceived = 0U;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t entryTimeMs = 0U;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    assert( pContext != NULL );
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d106      	bne.n	800a4d0 <discardPacket+0x44>
 800a4c2:	4b2f      	ldr	r3, [pc, #188]	; (800a580 <discardPacket+0xf4>)
 800a4c4:	4a2f      	ldr	r2, [pc, #188]	; (800a584 <discardPacket+0xf8>)
 800a4c6:	f240 410b 	movw	r1, #1035	; 0x40b
 800a4ca:	482f      	ldr	r0, [pc, #188]	; (800a588 <discardPacket+0xfc>)
 800a4cc:	f006 fc0e 	bl	8010cec <__assert_func>
    assert( pContext->getTime != NULL );
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d106      	bne.n	800a4e6 <discardPacket+0x5a>
 800a4d8:	4b2c      	ldr	r3, [pc, #176]	; (800a58c <discardPacket+0x100>)
 800a4da:	4a2a      	ldr	r2, [pc, #168]	; (800a584 <discardPacket+0xf8>)
 800a4dc:	f240 410c 	movw	r1, #1036	; 0x40c
 800a4e0:	4829      	ldr	r0, [pc, #164]	; (800a588 <discardPacket+0xfc>)
 800a4e2:	f006 fc03 	bl	8010cec <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ea:	62bb      	str	r3, [r7, #40]	; 0x28
    getTimeStampMs = pContext->getTime;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4f0:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	4798      	blx	r3
 800a4f6:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800a4f8:	e029      	b.n	800a54e <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a502:	429a      	cmp	r2, r3
 800a504:	d903      	bls.n	800a50e <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800a506:	68ba      	ldr	r2, [r7, #8]
 800a508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a50a:	1ad3      	subs	r3, r2, r3
 800a50c:	62bb      	str	r3, [r7, #40]	; 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800a50e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a510:	68f8      	ldr	r0, [r7, #12]
 800a512:	f7ff ff09 	bl	800a328 <recvExact>
 800a516:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800a518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a51a:	69fa      	ldr	r2, [r7, #28]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d003      	beq.n	800a528 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800a520:	2301      	movs	r3, #1
 800a522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a526:	e012      	b.n	800a54e <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800a528:	69fb      	ldr	r3, [r7, #28]
 800a52a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a52c:	4413      	add	r3, r2
 800a52e:	627b      	str	r3, [r7, #36]	; 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	4798      	blx	r3
 800a534:	4603      	mov	r3, r0
 800a536:	69b9      	ldr	r1, [r7, #24]
 800a538:	4618      	mov	r0, r3
 800a53a:	f7ff feb5 	bl	800a2a8 <calculateElapsedTime>
 800a53e:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800a540:	697a      	ldr	r2, [r7, #20]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	429a      	cmp	r2, r3
 800a546:	d302      	bcc.n	800a54e <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800a548:	2301      	movs	r3, #1
 800a54a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800a54e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	429a      	cmp	r2, r3
 800a554:	d206      	bcs.n	800a564 <discardPacket+0xd8>
 800a556:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a55a:	f083 0301 	eor.w	r3, r3, #1
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	2b00      	cmp	r3, #0
 800a562:	d1ca      	bne.n	800a4fa <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800a564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d102      	bne.n	800a572 <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800a56c:	2307      	movs	r3, #7
 800a56e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    return status;
 800a572:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a576:	4618      	mov	r0, r3
 800a578:	3730      	adds	r7, #48	; 0x30
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}
 800a57e:	bf00      	nop
 800a580:	08014804 	.word	0x08014804
 800a584:	080152dc 	.word	0x080152dc
 800a588:	08014728 	.word	0x08014728
 800a58c:	08014828 	.word	0x08014828

0800a590 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b08a      	sub	sp, #40	; 0x28
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800a59a:	2304      	movs	r3, #4
 800a59c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int32_t bytesReceived = 0;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d106      	bne.n	800a5c8 <discardStoredPacket+0x38>
 800a5ba:	4b34      	ldr	r3, [pc, #208]	; (800a68c <discardStoredPacket+0xfc>)
 800a5bc:	4a34      	ldr	r2, [pc, #208]	; (800a690 <discardStoredPacket+0x100>)
 800a5be:	f240 414b 	movw	r1, #1099	; 0x44b
 800a5c2:	4834      	ldr	r0, [pc, #208]	; (800a694 <discardStoredPacket+0x104>)
 800a5c4:	f006 fb92 	bl	8010cec <__assert_func>
    assert( pPacketInfo != NULL );
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d106      	bne.n	800a5dc <discardStoredPacket+0x4c>
 800a5ce:	4b32      	ldr	r3, [pc, #200]	; (800a698 <discardStoredPacket+0x108>)
 800a5d0:	4a2f      	ldr	r2, [pc, #188]	; (800a690 <discardStoredPacket+0x100>)
 800a5d2:	f240 414c 	movw	r1, #1100	; 0x44c
 800a5d6:	482f      	ldr	r0, [pc, #188]	; (800a694 <discardStoredPacket+0x104>)
 800a5d8:	f006 fb88 	bl	8010cec <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	689a      	ldr	r2, [r3, #8]
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ec:	693a      	ldr	r2, [r7, #16]
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d806      	bhi.n	800a600 <discardStoredPacket+0x70>
 800a5f2:	4b2a      	ldr	r3, [pc, #168]	; (800a69c <discardStoredPacket+0x10c>)
 800a5f4:	4a26      	ldr	r2, [pc, #152]	; (800a690 <discardStoredPacket+0x100>)
 800a5f6:	f240 4152 	movw	r1, #1106	; 0x452
 800a5fa:	4826      	ldr	r0, [pc, #152]	; (800a694 <discardStoredPacket+0x104>)
 800a5fc:	f006 fb76 	bl	8010cec <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a604:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a60a:	693a      	ldr	r2, [r7, #16]
 800a60c:	1ad3      	subs	r3, r2, r3
 800a60e:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800a610:	e019      	b.n	800a646 <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800a612:	68fa      	ldr	r2, [r7, #12]
 800a614:	69fb      	ldr	r3, [r7, #28]
 800a616:	1ad3      	subs	r3, r2, r3
 800a618:	6a3a      	ldr	r2, [r7, #32]
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d903      	bls.n	800a626 <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	69fb      	ldr	r3, [r7, #28]
 800a622:	1ad3      	subs	r3, r2, r3
 800a624:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800a626:	6a39      	ldr	r1, [r7, #32]
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f7ff fe7d 	bl	800a328 <recvExact>
 800a62e:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	697a      	ldr	r2, [r7, #20]
 800a634:	429a      	cmp	r2, r3
 800a636:	d002      	beq.n	800a63e <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800a638:	2301      	movs	r3, #1
 800a63a:	76fb      	strb	r3, [r7, #27]
 800a63c:	e003      	b.n	800a646 <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	69fa      	ldr	r2, [r7, #28]
 800a642:	4413      	add	r3, r2
 800a644:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800a646:	69fa      	ldr	r2, [r7, #28]
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	429a      	cmp	r2, r3
 800a64c:	d205      	bcs.n	800a65a <discardStoredPacket+0xca>
 800a64e:	7efb      	ldrb	r3, [r7, #27]
 800a650:	f083 0301 	eor.w	r3, r3, #1
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b00      	cmp	r3, #0
 800a658:	d1db      	bne.n	800a612 <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800a65a:	69fa      	ldr	r2, [r7, #28]
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d102      	bne.n	800a668 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800a662:	2307      	movs	r3, #7
 800a664:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6a18      	ldr	r0, [r3, #32]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a670:	461a      	mov	r2, r3
 800a672:	2100      	movs	r1, #0
 800a674:	f006 fcc5 	bl	8011002 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	641a      	str	r2, [r3, #64]	; 0x40

    return status;
 800a67e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a682:	4618      	mov	r0, r3
 800a684:	3728      	adds	r7, #40	; 0x28
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	bf00      	nop
 800a68c:	08014804 	.word	0x08014804
 800a690:	080152ec 	.word	0x080152ec
 800a694:	08014728 	.word	0x08014728
 800a698:	08014990 	.word	0x08014990
 800a69c:	080149a4 	.word	0x080149a4

0800a6a0 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( const MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	b580      	push	{r7, lr}
 800a6a4:	b086      	sub	sp, #24
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]
 800a6aa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a6ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d106      	bne.n	800a6d2 <receivePacket+0x32>
 800a6c4:	4b1a      	ldr	r3, [pc, #104]	; (800a730 <receivePacket+0x90>)
 800a6c6:	4a1b      	ldr	r2, [pc, #108]	; (800a734 <receivePacket+0x94>)
 800a6c8:	f240 418e 	movw	r1, #1166	; 0x48e
 800a6cc:	481a      	ldr	r0, [pc, #104]	; (800a738 <receivePacket+0x98>)
 800a6ce:	f006 fb0d 	bl	8010cec <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6a1b      	ldr	r3, [r3, #32]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d106      	bne.n	800a6e8 <receivePacket+0x48>
 800a6da:	4b18      	ldr	r3, [pc, #96]	; (800a73c <receivePacket+0x9c>)
 800a6dc:	4a15      	ldr	r2, [pc, #84]	; (800a734 <receivePacket+0x94>)
 800a6de:	f240 418f 	movw	r1, #1167	; 0x48f
 800a6e2:	4815      	ldr	r0, [pc, #84]	; (800a738 <receivePacket+0x98>)
 800a6e4:	f006 fb02 	bl	8010cec <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800a6e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d908      	bls.n	800a704 <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800a6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f7ff fec7 	bl	800a48c <discardPacket>
 800a6fe:	4603      	mov	r3, r0
 800a700:	75fb      	strb	r3, [r7, #23]
 800a702:	e00c      	b.n	800a71e <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800a704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a706:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800a708:	68f9      	ldr	r1, [r7, #12]
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f7ff fe0c 	bl	800a328 <recvExact>
 800a710:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	693a      	ldr	r2, [r7, #16]
 800a716:	429a      	cmp	r2, r3
 800a718:	d001      	beq.n	800a71e <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800a71a:	2304      	movs	r3, #4
 800a71c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800a71e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a720:	4618      	mov	r0, r3
 800a722:	3718      	adds	r7, #24
 800a724:	46bd      	mov	sp, r7
 800a726:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a72a:	b004      	add	sp, #16
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	08014804 	.word	0x08014804
 800a734:	08015300 	.word	0x08015300
 800a738:	08014728 	.word	0x08014728
 800a73c:	08014940 	.word	0x08014940

0800a740 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	4603      	mov	r3, r0
 800a748:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800a74a:	2300      	movs	r3, #0
 800a74c:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800a74e:	79fb      	ldrb	r3, [r7, #7]
 800a750:	3b02      	subs	r3, #2
 800a752:	2b03      	cmp	r3, #3
 800a754:	d816      	bhi.n	800a784 <getAckTypeToSend+0x44>
 800a756:	a201      	add	r2, pc, #4	; (adr r2, 800a75c <getAckTypeToSend+0x1c>)
 800a758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75c:	0800a76d 	.word	0x0800a76d
 800a760:	0800a773 	.word	0x0800a773
 800a764:	0800a779 	.word	0x0800a779
 800a768:	0800a77f 	.word	0x0800a77f
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800a76c:	2340      	movs	r3, #64	; 0x40
 800a76e:	73fb      	strb	r3, [r7, #15]
            break;
 800a770:	e009      	b.n	800a786 <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800a772:	2350      	movs	r3, #80	; 0x50
 800a774:	73fb      	strb	r3, [r7, #15]
            break;
 800a776:	e006      	b.n	800a786 <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800a778:	2362      	movs	r3, #98	; 0x62
 800a77a:	73fb      	strb	r3, [r7, #15]
            break;
 800a77c:	e003      	b.n	800a786 <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800a77e:	2370      	movs	r3, #112	; 0x70
 800a780:	73fb      	strb	r3, [r7, #15]
            break;
 800a782:	e000      	b.n	800a786 <getAckTypeToSend+0x46>
        case MQTTPublishDone:
        case MQTTPublishSend:
        case MQTTStateNull:
        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800a784:	bf00      	nop
    }

    return packetTypeByte;
 800a786:	7bfb      	ldrb	r3, [r7, #15]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3714      	adds	r7, #20
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b08a      	sub	sp, #40	; 0x28
 800a798:	af02      	add	r7, sp, #8
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	460b      	mov	r3, r1
 800a79e:	807b      	strh	r3, [r7, #2]
 800a7a0:	4613      	mov	r3, r2
 800a7a2:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	757b      	strb	r3, [r7, #21]
    int32_t sendResult = 0;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800a7b4:	f107 0308 	add.w	r3, r7, #8
 800a7b8:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800a7ba:	2304      	movs	r3, #4
 800a7bc:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d106      	bne.n	800a7d2 <sendPublishAcks+0x3e>
 800a7c4:	4b21      	ldr	r3, [pc, #132]	; (800a84c <sendPublishAcks+0xb8>)
 800a7c6:	4a22      	ldr	r2, [pc, #136]	; (800a850 <sendPublishAcks+0xbc>)
 800a7c8:	f240 41ec 	movw	r1, #1260	; 0x4ec
 800a7cc:	4821      	ldr	r0, [pc, #132]	; (800a854 <sendPublishAcks+0xc0>)
 800a7ce:	f006 fa8d 	bl	8010cec <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800a7d2:	787b      	ldrb	r3, [r7, #1]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7ff ffb3 	bl	800a740 <getAckTypeToSend>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800a7de:	7dfb      	ldrb	r3, [r7, #23]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d02d      	beq.n	800a840 <sendPublishAcks+0xac>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800a7e4:	7dfb      	ldrb	r3, [r7, #23]
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7ff fd6c 	bl	800a2c4 <getAckFromPacketType>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800a7f0:	887a      	ldrh	r2, [r7, #2]
 800a7f2:	7df9      	ldrb	r1, [r7, #23]
 800a7f4:	f107 030c 	add.w	r3, r7, #12
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f001 febc 	bl	800c576 <MQTT_SerializeAck>
 800a7fe:	4603      	mov	r3, r0
 800a800:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800a802:	7ffb      	ldrb	r3, [r7, #31]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d106      	bne.n	800a816 <sendPublishAcks+0x82>
            MQTT_PRE_SEND_HOOK( pContext );

            /* Here, we are not using the vector approach for efficiency. There is just one buffer
             * to be sent which can be achieved with a normal send call. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800a808:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800a80a:	2204      	movs	r2, #4
 800a80c:	4619      	mov	r1, r3
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f7ff fcbc 	bl	800a18c <sendBuffer>
 800a814:	61b8      	str	r0, [r7, #24]
                                     MQTT_PUBLISH_ACK_PACKET_SIZE );

            MQTT_POST_SEND_HOOK( pContext );
        }

        if( sendResult == ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	2b04      	cmp	r3, #4
 800a81a:	d10f      	bne.n	800a83c <sendPublishAcks+0xa8>
        {
            pContext->controlPacketSent = true;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800a824:	7dba      	ldrb	r2, [r7, #22]
 800a826:	8879      	ldrh	r1, [r7, #2]
 800a828:	f107 0315 	add.w	r3, r7, #21
 800a82c:	9300      	str	r3, [sp, #0]
 800a82e:	2300      	movs	r3, #0
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f002 fd41 	bl	800d2b8 <MQTT_UpdateStateAck>
 800a836:	4603      	mov	r3, r0
 800a838:	77fb      	strb	r3, [r7, #31]
 800a83a:	e001      	b.n	800a840 <sendPublishAcks+0xac>
        {
            LogError( ( "Failed to send ACK packet: PacketType=%02x, SentBytes=%ld, "
                        "PacketSize=%lu.",
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
            status = MQTTSendFailed;
 800a83c:	2303      	movs	r3, #3
 800a83e:	77fb      	strb	r3, [r7, #31]
        }
    }

    return status;
 800a840:	7ffb      	ldrb	r3, [r7, #31]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3720      	adds	r7, #32
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	08014804 	.word	0x08014804
 800a850:	08015310 	.word	0x08015310
 800a854:	08014728 	.word	0x08014728

0800a858 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b086      	sub	sp, #24
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a860:	2300      	movs	r3, #0
 800a862:	75fb      	strb	r3, [r7, #23]
    uint32_t now = 0U;
 800a864:	2300      	movs	r3, #0
 800a866:	60fb      	str	r3, [r7, #12]
    uint32_t packetTxTimeoutMs = 0U;
 800a868:	2300      	movs	r3, #0
 800a86a:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d106      	bne.n	800a880 <handleKeepAlive+0x28>
 800a872:	4b33      	ldr	r3, [pc, #204]	; (800a940 <handleKeepAlive+0xe8>)
 800a874:	4a33      	ldr	r2, [pc, #204]	; (800a944 <handleKeepAlive+0xec>)
 800a876:	f240 512e 	movw	r1, #1326	; 0x52e
 800a87a:	4833      	ldr	r0, [pc, #204]	; (800a948 <handleKeepAlive+0xf0>)
 800a87c:	f006 fa36 	bl	8010cec <__assert_func>
    assert( pContext->getTime != NULL );
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a884:	2b00      	cmp	r3, #0
 800a886:	d106      	bne.n	800a896 <handleKeepAlive+0x3e>
 800a888:	4b30      	ldr	r3, [pc, #192]	; (800a94c <handleKeepAlive+0xf4>)
 800a88a:	4a2e      	ldr	r2, [pc, #184]	; (800a944 <handleKeepAlive+0xec>)
 800a88c:	f240 512f 	movw	r1, #1327	; 0x52f
 800a890:	482d      	ldr	r0, [pc, #180]	; (800a948 <handleKeepAlive+0xf0>)
 800a892:	f006 fa2b 	bl	8010cec <__assert_func>

    now = pContext->getTime();
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a89a:	4798      	blx	r3
 800a89c:	60f8      	str	r0, [r7, #12]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a8aa:	fb02 f303 	mul.w	r3, r2, r3
 800a8ae:	613b      	str	r3, [r7, #16]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	f247 5230 	movw	r2, #30000	; 0x7530
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d902      	bls.n	800a8c0 <handleKeepAlive+0x68>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800a8ba:	f247 5330 	movw	r3, #30000	; 0x7530
 800a8be:	613b      	str	r3, [r7, #16]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d00d      	beq.n	800a8e6 <handleKeepAlive+0x8e>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f7ff fce9 	bl	800a2a8 <calculateElapsedTime>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d929      	bls.n	800a934 <handleKeepAlive+0xdc>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800a8e0:	230a      	movs	r3, #10
 800a8e2:	75fb      	strb	r3, [r7, #23]
 800a8e4:	e026      	b.n	800a934 <handleKeepAlive+0xdc>
        }
    }
    else
    {
        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, pContext->lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00f      	beq.n	800a90c <handleKeepAlive+0xb4>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	68f8      	ldr	r0, [r7, #12]
 800a8f4:	f7ff fcd8 	bl	800a2a8 <calculateElapsedTime>
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d805      	bhi.n	800a90c <handleKeepAlive+0xb4>
        {
            status = MQTT_Ping( pContext );
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f000 ff93 	bl	800b82c <MQTT_Ping>
 800a906:	4603      	mov	r3, r0
 800a908:	75fb      	strb	r3, [r7, #23]
 800a90a:	e013      	b.n	800a934 <handleKeepAlive+0xdc>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a910:	4619      	mov	r1, r3
 800a912:	68f8      	ldr	r0, [r7, #12]
 800a914:	f7ff fcc8 	bl	800a2a8 <calculateElapsedTime>
 800a918:	60b8      	str	r0, [r7, #8]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d009      	beq.n	800a934 <handleKeepAlive+0xdc>
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	f247 522f 	movw	r2, #29999	; 0x752f
 800a926:	4293      	cmp	r3, r2
 800a928:	d904      	bls.n	800a934 <handleKeepAlive+0xdc>
            {
                status = MQTT_Ping( pContext );
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 ff7e 	bl	800b82c <MQTT_Ping>
 800a930:	4603      	mov	r3, r0
 800a932:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return status;
 800a934:	7dfb      	ldrb	r3, [r7, #23]
}
 800a936:	4618      	mov	r0, r3
 800a938:	3718      	adds	r7, #24
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop
 800a940:	08014804 	.word	0x08014804
 800a944:	08015320 	.word	0x08015320
 800a948:	08014728 	.word	0x08014728
 800a94c:	08014828 	.word	0x08014828

0800a950 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b08e      	sub	sp, #56	; 0x38
 800a954:	af02      	add	r7, sp, #8
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadParameter;
 800a95a:	2301      	movs	r3, #1
 800a95c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800a960:	2300      	movs	r3, #0
 800a962:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint16_t packetIdentifier = 0U;
 800a966:	2300      	movs	r3, #0
 800a968:	857b      	strh	r3, [r7, #42]	; 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800a96a:	2300      	movs	r3, #0
 800a96c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    assert( pContext != NULL );
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d106      	bne.n	800a984 <handleIncomingPublish+0x34>
 800a976:	4b43      	ldr	r3, [pc, #268]	; (800aa84 <handleIncomingPublish+0x134>)
 800a978:	4a43      	ldr	r2, [pc, #268]	; (800aa88 <handleIncomingPublish+0x138>)
 800a97a:	f240 5164 	movw	r1, #1380	; 0x564
 800a97e:	4843      	ldr	r0, [pc, #268]	; (800aa8c <handleIncomingPublish+0x13c>)
 800a980:	f006 f9b4 	bl	8010cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d106      	bne.n	800a998 <handleIncomingPublish+0x48>
 800a98a:	4b41      	ldr	r3, [pc, #260]	; (800aa90 <handleIncomingPublish+0x140>)
 800a98c:	4a3e      	ldr	r2, [pc, #248]	; (800aa88 <handleIncomingPublish+0x138>)
 800a98e:	f240 5165 	movw	r1, #1381	; 0x565
 800a992:	483e      	ldr	r0, [pc, #248]	; (800aa8c <handleIncomingPublish+0x13c>)
 800a994:	f006 f9aa 	bl	8010cec <__assert_func>
    assert( pContext->appCallback != NULL );
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d106      	bne.n	800a9ae <handleIncomingPublish+0x5e>
 800a9a0:	4b3c      	ldr	r3, [pc, #240]	; (800aa94 <handleIncomingPublish+0x144>)
 800a9a2:	4a39      	ldr	r2, [pc, #228]	; (800aa88 <handleIncomingPublish+0x138>)
 800a9a4:	f240 5166 	movw	r1, #1382	; 0x566
 800a9a8:	4838      	ldr	r0, [pc, #224]	; (800aa8c <handleIncomingPublish+0x13c>)
 800a9aa:	f006 f99f 	bl	8010cec <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800a9ae:	f107 0214 	add.w	r2, r7, #20
 800a9b2:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800a9b6:	4619      	mov	r1, r3
 800a9b8:	6838      	ldr	r0, [r7, #0]
 800a9ba:	f001 fe73 	bl	800c6a4 <MQTT_DeserializePublish>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800a9c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d109      	bne.n	800a9e0 <handleIncomingPublish+0x90>
        ( pContext->incomingPublishRecords == NULL ) &&
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d105      	bne.n	800a9e0 <handleIncomingPublish+0x90>
        ( publishInfo.qos > MQTTQoS0 ) )
 800a9d4:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d002      	beq.n	800a9e0 <handleIncomingPublish+0x90>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800a9da:	2304      	movs	r3, #4
 800a9dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800a9e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d122      	bne.n	800aa2e <handleIncomingPublish+0xde>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800a9e8:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 800a9ea:	7d3a      	ldrb	r2, [r7, #20]
 800a9ec:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 800a9f0:	9300      	str	r3, [sp, #0]
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f002 fbeb 	bl	800d1d2 <MQTT_UpdateStatePublish>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800aa02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d011      	beq.n	800aa2e <handleIncomingPublish+0xde>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800aa0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa0e:	2b09      	cmp	r3, #9
 800aa10:	d10d      	bne.n	800aa2e <handleIncomingPublish+0xde>
        {
            status = MQTTSuccess;
 800aa12:	2300      	movs	r3, #0
 800aa14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            duplicatePublish = true;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800aa1e:	7d3b      	ldrb	r3, [r7, #20]
 800aa20:	4619      	mov	r1, r3
 800aa22:	2001      	movs	r0, #1
 800aa24:	f002 fba6 	bl	800d174 <MQTT_CalculateStatePublish>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800aa2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d11f      	bne.n	800aa76 <handleIncomingPublish+0x126>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800aa36:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800aa38:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800aa3a:	f107 0314 	add.w	r3, r7, #20
 800aa3e:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800aa40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa44:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800aa46:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aa4a:	f083 0301 	eor.w	r3, r3, #1
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d006      	beq.n	800aa62 <handleIncomingPublish+0x112>
        {
            pContext->appCallback( pContext,
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa58:	f107 0208 	add.w	r2, r7, #8
 800aa5c:	6839      	ldr	r1, [r7, #0]
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800aa62:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800aa64:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800aa68:	4619      	mov	r1, r3
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f7ff fe92 	bl	800a794 <sendPublishAcks>
 800aa70:	4603      	mov	r3, r0
 800aa72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800aa76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3730      	adds	r7, #48	; 0x30
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}
 800aa82:	bf00      	nop
 800aa84:	08014804 	.word	0x08014804
 800aa88:	08015330 	.word	0x08015330
 800aa8c:	08014728 	.word	0x08014728
 800aa90:	080149d4 	.word	0x080149d4
 800aa94:	080149ec 	.word	0x080149ec

0800aa98 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08a      	sub	sp, #40	; 0x28
 800aa9c:	af02      	add	r7, sp, #8
 800aa9e:	6078      	str	r0, [r7, #4]
 800aaa0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadResponse;
 800aaa2:	2305      	movs	r3, #5
 800aaa4:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d106      	bne.n	800aabe <handlePublishAcks+0x26>
 800aab0:	4b2c      	ldr	r3, [pc, #176]	; (800ab64 <handlePublishAcks+0xcc>)
 800aab2:	4a2d      	ldr	r2, [pc, #180]	; (800ab68 <handlePublishAcks+0xd0>)
 800aab4:	f240 51e5 	movw	r1, #1509	; 0x5e5
 800aab8:	482c      	ldr	r0, [pc, #176]	; (800ab6c <handlePublishAcks+0xd4>)
 800aaba:	f006 f917 	bl	8010cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d106      	bne.n	800aad2 <handlePublishAcks+0x3a>
 800aac4:	4b2a      	ldr	r3, [pc, #168]	; (800ab70 <handlePublishAcks+0xd8>)
 800aac6:	4a28      	ldr	r2, [pc, #160]	; (800ab68 <handlePublishAcks+0xd0>)
 800aac8:	f240 51e6 	movw	r1, #1510	; 0x5e6
 800aacc:	4827      	ldr	r0, [pc, #156]	; (800ab6c <handlePublishAcks+0xd4>)
 800aace:	f006 f90d 	bl	8010cec <__assert_func>
    assert( pContext->appCallback != NULL );
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d106      	bne.n	800aae8 <handlePublishAcks+0x50>
 800aada:	4b26      	ldr	r3, [pc, #152]	; (800ab74 <handlePublishAcks+0xdc>)
 800aadc:	4a22      	ldr	r2, [pc, #136]	; (800ab68 <handlePublishAcks+0xd0>)
 800aade:	f240 51e7 	movw	r1, #1511	; 0x5e7
 800aae2:	4822      	ldr	r0, [pc, #136]	; (800ab6c <handlePublishAcks+0xd4>)
 800aae4:	f006 f902 	bl	8010cec <__assert_func>

    appCallback = pContext->appCallback;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaec:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	781b      	ldrb	r3, [r3, #0]
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7ff fbe6 	bl	800a2c4 <getAckFromPacketType>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800aafc:	f107 0314 	add.w	r3, r7, #20
 800ab00:	2200      	movs	r2, #0
 800ab02:	4619      	mov	r1, r3
 800ab04:	6838      	ldr	r0, [r7, #0]
 800ab06:	f001 fdfd 	bl	800c704 <MQTT_DeserializeAck>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800ab0e:	7ffb      	ldrb	r3, [r7, #31]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d10a      	bne.n	800ab2a <handlePublishAcks+0x92>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800ab14:	8ab9      	ldrh	r1, [r7, #20]
 800ab16:	7dfa      	ldrb	r2, [r7, #23]
 800ab18:	f107 0316 	add.w	r3, r7, #22
 800ab1c:	9300      	str	r3, [sp, #0]
 800ab1e:	2301      	movs	r3, #1
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f002 fbc9 	bl	800d2b8 <MQTT_UpdateStateAck>
 800ab26:	4603      	mov	r3, r0
 800ab28:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800ab2a:	7ffb      	ldrb	r3, [r7, #31]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d113      	bne.n	800ab58 <handlePublishAcks+0xc0>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800ab30:	8abb      	ldrh	r3, [r7, #20]
 800ab32:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800ab34:	7ffb      	ldrb	r3, [r7, #31]
 800ab36:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800ab3c:	f107 0208 	add.w	r2, r7, #8
 800ab40:	69bb      	ldr	r3, [r7, #24]
 800ab42:	6839      	ldr	r1, [r7, #0]
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800ab48:	8abb      	ldrh	r3, [r7, #20]
 800ab4a:	7dba      	ldrb	r2, [r7, #22]
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f7ff fe20 	bl	800a794 <sendPublishAcks>
 800ab54:	4603      	mov	r3, r0
 800ab56:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800ab58:	7ffb      	ldrb	r3, [r7, #31]
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3720      	adds	r7, #32
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	08014804 	.word	0x08014804
 800ab68:	08015348 	.word	0x08015348
 800ab6c:	08014728 	.word	0x08014728
 800ab70:	080149d4 	.word	0x080149d4
 800ab74:	080149ec 	.word	0x080149ec

0800ab78 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b08a      	sub	sp, #40	; 0x28
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	60f8      	str	r0, [r7, #12]
 800ab80:	60b9      	str	r1, [r7, #8]
 800ab82:	4613      	mov	r3, r2
 800ab84:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800ab86:	2305      	movs	r3, #5
 800ab88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800ab90:	2300      	movs	r3, #0
 800ab92:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    MQTTEventCallback_t appCallback = NULL;
 800ab96:	2300      	movs	r3, #0
 800ab98:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d106      	bne.n	800abae <handleIncomingAck+0x36>
 800aba0:	4b54      	ldr	r3, [pc, #336]	; (800acf4 <handleIncomingAck+0x17c>)
 800aba2:	4a55      	ldr	r2, [pc, #340]	; (800acf8 <handleIncomingAck+0x180>)
 800aba4:	f44f 61c6 	mov.w	r1, #1584	; 0x630
 800aba8:	4854      	ldr	r0, [pc, #336]	; (800acfc <handleIncomingAck+0x184>)
 800abaa:	f006 f89f 	bl	8010cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d106      	bne.n	800abc2 <handleIncomingAck+0x4a>
 800abb4:	4b52      	ldr	r3, [pc, #328]	; (800ad00 <handleIncomingAck+0x188>)
 800abb6:	4a50      	ldr	r2, [pc, #320]	; (800acf8 <handleIncomingAck+0x180>)
 800abb8:	f240 6131 	movw	r1, #1585	; 0x631
 800abbc:	484f      	ldr	r0, [pc, #316]	; (800acfc <handleIncomingAck+0x184>)
 800abbe:	f006 f895 	bl	8010cec <__assert_func>
    assert( pContext->appCallback != NULL );
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d106      	bne.n	800abd8 <handleIncomingAck+0x60>
 800abca:	4b4e      	ldr	r3, [pc, #312]	; (800ad04 <handleIncomingAck+0x18c>)
 800abcc:	4a4a      	ldr	r2, [pc, #296]	; (800acf8 <handleIncomingAck+0x180>)
 800abce:	f240 6132 	movw	r1, #1586	; 0x632
 800abd2:	484a      	ldr	r0, [pc, #296]	; (800acfc <handleIncomingAck+0x184>)
 800abd4:	f006 f88a 	bl	8010cec <__assert_func>

    appCallback = pContext->appCallback;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abdc:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	2bd0      	cmp	r3, #208	; 0xd0
 800abe4:	d01d      	beq.n	800ac22 <handleIncomingAck+0xaa>
 800abe6:	2bd0      	cmp	r3, #208	; 0xd0
 800abe8:	dc64      	bgt.n	800acb4 <handleIncomingAck+0x13c>
 800abea:	2bb0      	cmp	r3, #176	; 0xb0
 800abec:	d044      	beq.n	800ac78 <handleIncomingAck+0x100>
 800abee:	2bb0      	cmp	r3, #176	; 0xb0
 800abf0:	dc60      	bgt.n	800acb4 <handleIncomingAck+0x13c>
 800abf2:	2b90      	cmp	r3, #144	; 0x90
 800abf4:	d040      	beq.n	800ac78 <handleIncomingAck+0x100>
 800abf6:	2b90      	cmp	r3, #144	; 0x90
 800abf8:	dc5c      	bgt.n	800acb4 <handleIncomingAck+0x13c>
 800abfa:	2b70      	cmp	r3, #112	; 0x70
 800abfc:	d009      	beq.n	800ac12 <handleIncomingAck+0x9a>
 800abfe:	2b70      	cmp	r3, #112	; 0x70
 800ac00:	dc58      	bgt.n	800acb4 <handleIncomingAck+0x13c>
 800ac02:	2b62      	cmp	r3, #98	; 0x62
 800ac04:	d005      	beq.n	800ac12 <handleIncomingAck+0x9a>
 800ac06:	2b62      	cmp	r3, #98	; 0x62
 800ac08:	dc54      	bgt.n	800acb4 <handleIncomingAck+0x13c>
 800ac0a:	2b40      	cmp	r3, #64	; 0x40
 800ac0c:	d001      	beq.n	800ac12 <handleIncomingAck+0x9a>
 800ac0e:	2b50      	cmp	r3, #80	; 0x50
 800ac10:	d150      	bne.n	800acb4 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800ac12:	68b9      	ldr	r1, [r7, #8]
 800ac14:	68f8      	ldr	r0, [r7, #12]
 800ac16:	f7ff ff3f 	bl	800aa98 <handlePublishAcks>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            break;
 800ac20:	e04d      	b.n	800acbe <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800ac22:	f107 031e 	add.w	r3, r7, #30
 800ac26:	2200      	movs	r2, #0
 800ac28:	4619      	mov	r1, r3
 800ac2a:	68b8      	ldr	r0, [r7, #8]
 800ac2c:	f001 fd6a 	bl	800c704 <MQTT_DeserializeAck>
 800ac30:	4603      	mov	r3, r0
 800ac32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800ac36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d107      	bne.n	800ac4e <handleIncomingAck+0xd6>
 800ac3e:	79fb      	ldrb	r3, [r7, #7]
 800ac40:	f083 0301 	eor.w	r3, r3, #1
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d001      	beq.n	800ac4e <handleIncomingAck+0xd6>
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e000      	b.n	800ac50 <handleIncomingAck+0xd8>
 800ac4e:	2300      	movs	r3, #0
 800ac50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ac54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac58:	f003 0301 	and.w	r3, r3, #1
 800ac5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800ac60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d129      	bne.n	800acbc <handleIncomingAck+0x144>
 800ac68:	79fb      	ldrb	r3, [r7, #7]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d026      	beq.n	800acbc <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2200      	movs	r2, #0
 800ac72:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            }

            break;
 800ac76:	e021      	b.n	800acbc <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800ac78:	f107 031e 	add.w	r3, r7, #30
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	4619      	mov	r1, r3
 800ac80:	68b8      	ldr	r0, [r7, #8]
 800ac82:	f001 fd3f 	bl	800c704 <MQTT_DeserializeAck>
 800ac86:	4603      	mov	r3, r0
 800ac88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800ac8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d003      	beq.n	800ac9c <handleIncomingAck+0x124>
 800ac94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac98:	2b06      	cmp	r3, #6
 800ac9a:	d101      	bne.n	800aca0 <handleIncomingAck+0x128>
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	e000      	b.n	800aca2 <handleIncomingAck+0x12a>
 800aca0:	2300      	movs	r3, #0
 800aca2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800aca6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800acaa:	f003 0301 	and.w	r3, r3, #1
 800acae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            break;
 800acb2:	e004      	b.n	800acbe <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800acb4:	2305      	movs	r3, #5
 800acb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800acba:	e000      	b.n	800acbe <handleIncomingAck+0x146>
            break;
 800acbc:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800acbe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d00f      	beq.n	800ace6 <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800acc6:	8bfb      	ldrh	r3, [r7, #30]
 800acc8:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800acca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acce:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800acd0:	2300      	movs	r3, #0
 800acd2:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800acd4:	f107 0210 	add.w	r2, r7, #16
 800acd8:	6a3b      	ldr	r3, [r7, #32]
 800acda:	68b9      	ldr	r1, [r7, #8]
 800acdc:	68f8      	ldr	r0, [r7, #12]
 800acde:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800ace0:	2300      	movs	r3, #0
 800ace2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800ace6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800acea:	4618      	mov	r0, r3
 800acec:	3728      	adds	r7, #40	; 0x28
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	08014804 	.word	0x08014804
 800acf8:	0801535c 	.word	0x0801535c
 800acfc:	08014728 	.word	0x08014728
 800ad00:	080149d4 	.word	0x080149d4
 800ad04:	080149ec 	.word	0x080149ec

0800ad08 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800ad08:	b590      	push	{r4, r7, lr}
 800ad0a:	b08b      	sub	sp, #44	; 0x2c
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	460b      	mov	r3, r1
 800ad12:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800ad14:	2300      	movs	r3, #0
 800ad16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800ad1a:	f107 0308 	add.w	r3, r7, #8
 800ad1e:	2200      	movs	r2, #0
 800ad20:	601a      	str	r2, [r3, #0]
 800ad22:	605a      	str	r2, [r3, #4]
 800ad24:	609a      	str	r2, [r3, #8]
 800ad26:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d106      	bne.n	800ad40 <receiveSingleIteration+0x38>
 800ad32:	4b67      	ldr	r3, [pc, #412]	; (800aed0 <receiveSingleIteration+0x1c8>)
 800ad34:	4a67      	ldr	r2, [pc, #412]	; (800aed4 <receiveSingleIteration+0x1cc>)
 800ad36:	f240 6176 	movw	r1, #1654	; 0x676
 800ad3a:	4867      	ldr	r0, [pc, #412]	; (800aed8 <receiveSingleIteration+0x1d0>)
 800ad3c:	f005 ffd6 	bl	8010cec <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6a1b      	ldr	r3, [r3, #32]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d106      	bne.n	800ad56 <receiveSingleIteration+0x4e>
 800ad48:	4b64      	ldr	r3, [pc, #400]	; (800aedc <receiveSingleIteration+0x1d4>)
 800ad4a:	4a62      	ldr	r2, [pc, #392]	; (800aed4 <receiveSingleIteration+0x1cc>)
 800ad4c:	f240 6177 	movw	r1, #1655	; 0x677
 800ad50:	4861      	ldr	r0, [pc, #388]	; (800aed8 <receiveSingleIteration+0x1d0>)
 800ad52:	f005 ffcb 	bl	8010cec <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	691b      	ldr	r3, [r3, #16]
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	6a11      	ldr	r1, [r2, #32]
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ad66:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800ad6c:	687a      	ldr	r2, [r7, #4]
 800ad6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800ad70:	1a8a      	subs	r2, r1, r2
 800ad72:	4621      	mov	r1, r4
 800ad74:	4798      	blx	r3
 800ad76:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800ad78:	69fb      	ldr	r3, [r7, #28]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	da03      	bge.n	800ad86 <receiveSingleIteration+0x7e>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800ad7e:	2304      	movs	r3, #4
 800ad80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ad84:	e020      	b.n	800adc8 <receiveSingleIteration+0xc0>
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800ad86:	69fb      	ldr	r3, [r7, #28]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d107      	bne.n	800ad9c <receiveSingleIteration+0x94>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d103      	bne.n	800ad9c <receiveSingleIteration+0x94>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800ad94:	2307      	movs	r3, #7
 800ad96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ad9a:	e015      	b.n	800adc8 <receiveSingleIteration+0xc0>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ada0:	69fb      	ldr	r3, [r7, #28]
 800ada2:	441a      	add	r2, r3
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	641a      	str	r2, [r3, #64]	; 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6a18      	ldr	r0, [r3, #32]
                                                          &pContext->index,
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	3340      	adds	r3, #64	; 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800adb0:	f107 0208 	add.w	r2, r7, #8
 800adb4:	4619      	mov	r1, r3
 800adb6:	f001 fd5e 	bl	800c876 <MQTT_ProcessIncomingPacketTypeAndLength>
 800adba:	4603      	mov	r3, r0
 800adbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800adc0:	693a      	ldr	r2, [r7, #16]
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	4413      	add	r3, r2
 800adc6:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800adc8:	69fb      	ldr	r3, [r7, #28]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d112      	bne.n	800adf4 <receiveSingleIteration+0xec>
    {
        if( manageKeepAlive == true )
 800adce:	78fb      	ldrb	r3, [r7, #3]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d00f      	beq.n	800adf4 <receiveSingleIteration+0xec>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800add4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800add8:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f7ff fd3c 	bl	800a858 <handleKeepAlive>
 800ade0:	4603      	mov	r3, r0
 800ade2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if( status == MQTTSuccess )
 800ade6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800adea:	2b00      	cmp	r3, #0
 800adec:	d102      	bne.n	800adf4 <receiveSingleIteration+0xec>
            {
                /* Reset the status. */
                status = statusCopy;
 800adee:	7efb      	ldrb	r3, [r7, #27]
 800adf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800adf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800adf8:	2b0b      	cmp	r3, #11
 800adfa:	d01e      	beq.n	800ae3a <receiveSingleIteration+0x132>
 800adfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae00:	2b07      	cmp	r3, #7
 800ae02:	d01a      	beq.n	800ae3a <receiveSingleIteration+0x132>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800ae04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d116      	bne.n	800ae3a <receiveSingleIteration+0x132>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae10:	6a3a      	ldr	r2, [r7, #32]
 800ae12:	429a      	cmp	r2, r3
 800ae14:	d909      	bls.n	800ae2a <receiveSingleIteration+0x122>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800ae16:	f107 0308 	add.w	r3, r7, #8
 800ae1a:	4619      	mov	r1, r3
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	f7ff fbb7 	bl	800a590 <discardStoredPacket>
 800ae22:	4603      	mov	r3, r0
 800ae24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ae28:	e007      	b.n	800ae3a <receiveSingleIteration+0x132>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae2e:	6a3a      	ldr	r2, [r7, #32]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d902      	bls.n	800ae3a <receiveSingleIteration+0x132>
    {
        status = MQTTNeedMoreBytes;
 800ae34:	230b      	movs	r3, #11
 800ae36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800ae3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d138      	bne.n	800aeb4 <receiveSingleIteration+0x1ac>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6a1a      	ldr	r2, [r3, #32]
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	4413      	add	r3, r2
 800ae4a:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800ae4c:	7a3b      	ldrb	r3, [r7, #8]
 800ae4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ae52:	2b30      	cmp	r3, #48	; 0x30
 800ae54:	d109      	bne.n	800ae6a <receiveSingleIteration+0x162>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800ae56:	f107 0308 	add.w	r3, r7, #8
 800ae5a:	4619      	mov	r1, r3
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f7ff fd77 	bl	800a950 <handleIncomingPublish>
 800ae62:	4603      	mov	r3, r0
 800ae64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ae68:	e009      	b.n	800ae7e <receiveSingleIteration+0x176>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800ae6a:	78fa      	ldrb	r2, [r7, #3]
 800ae6c:	f107 0308 	add.w	r3, r7, #8
 800ae70:	4619      	mov	r1, r3
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f7ff fe80 	bl	800ab78 <handleIncomingAck>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ae82:	6a3b      	ldr	r3, [r7, #32]
 800ae84:	1ad2      	subs	r2, r2, r3
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6a1a      	ldr	r2, [r3, #32]
 800ae92:	6a3b      	ldr	r3, [r7, #32]
 800ae94:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	f006 f897 	bl	8010fce <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800aea0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d105      	bne.n	800aeb4 <receiveSingleIteration+0x1ac>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeac:	4798      	blx	r3
 800aeae:	4602      	mov	r2, r0
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	639a      	str	r2, [r3, #56]	; 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800aeb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aeb8:	2b07      	cmp	r3, #7
 800aeba:	d102      	bne.n	800aec2 <receiveSingleIteration+0x1ba>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800aebc:	2300      	movs	r3, #0
 800aebe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800aec2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	372c      	adds	r7, #44	; 0x2c
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd90      	pop	{r4, r7, pc}
 800aece:	bf00      	nop
 800aed0:	08014804 	.word	0x08014804
 800aed4:	08015370 	.word	0x08015370
 800aed8:	08014728 	.word	0x08014728
 800aedc:	08014940 	.word	0x08014940

0800aee0 <validateSubscribeUnsubscribeParams>:

static MQTTStatus_t validateSubscribeUnsubscribeParams( const MQTTContext_t * pContext,
                                                        const MQTTSubscribeInfo_t * pSubscriptionList,
                                                        size_t subscriptionCount,
                                                        uint16_t packetId )
{
 800aee0:	b480      	push	{r7}
 800aee2:	b087      	sub	sp, #28
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	60b9      	str	r1, [r7, #8]
 800aeea:	607a      	str	r2, [r7, #4]
 800aeec:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800aeee:	2300      	movs	r3, #0
 800aef0:	75fb      	strb	r3, [r7, #23]
    size_t iterator;

    /* Validate all the parameters. */
    if( ( pContext == NULL ) || ( pSubscriptionList == NULL ) )
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d002      	beq.n	800aefe <validateSubscribeUnsubscribeParams+0x1e>
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d102      	bne.n	800af04 <validateSubscribeUnsubscribeParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pSubscriptionList=%p.",
                    ( void * ) pContext,
                    ( void * ) pSubscriptionList ) );
        status = MQTTBadParameter;
 800aefe:	2301      	movs	r3, #1
 800af00:	75fb      	strb	r3, [r7, #23]
 800af02:	e020      	b.n	800af46 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( subscriptionCount == 0UL )
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d102      	bne.n	800af10 <validateSubscribeUnsubscribeParams+0x30>
    {
        LogError( ( "Subscription count is 0." ) );
        status = MQTTBadParameter;
 800af0a:	2301      	movs	r3, #1
 800af0c:	75fb      	strb	r3, [r7, #23]
 800af0e:	e01a      	b.n	800af46 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( packetId == 0U )
 800af10:	887b      	ldrh	r3, [r7, #2]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d102      	bne.n	800af1c <validateSubscribeUnsubscribeParams+0x3c>
    {
        LogError( ( "Packet Id for subscription packet is 0." ) );
        status = MQTTBadParameter;
 800af16:	2301      	movs	r3, #1
 800af18:	75fb      	strb	r3, [r7, #23]
 800af1a:	e014      	b.n	800af46 <validateSubscribeUnsubscribeParams+0x66>
    }
    else
    {
        if( pContext->incomingPublishRecords == NULL )
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d110      	bne.n	800af46 <validateSubscribeUnsubscribeParams+0x66>
        {
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800af24:	2300      	movs	r3, #0
 800af26:	613b      	str	r3, [r7, #16]
 800af28:	e009      	b.n	800af3e <validateSubscribeUnsubscribeParams+0x5e>
            {
                if( pSubscriptionList->qos > MQTTQoS0 )
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d002      	beq.n	800af38 <validateSubscribeUnsubscribeParams+0x58>
                {
                    LogError( ( "The incoming publish record list is not "
                                "initialised for QoS1/QoS2 records. Please call "
                                " MQTT_InitStatefulQoS to enable use of QoS1 and "
                                " QoS2 packets." ) );
                    status = MQTTBadParameter;
 800af32:	2301      	movs	r3, #1
 800af34:	75fb      	strb	r3, [r7, #23]
                    break;
 800af36:	e006      	b.n	800af46 <validateSubscribeUnsubscribeParams+0x66>
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	3301      	adds	r3, #1
 800af3c:	613b      	str	r3, [r7, #16]
 800af3e:	693a      	ldr	r2, [r7, #16]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	429a      	cmp	r2, r3
 800af44:	d3f1      	bcc.n	800af2a <validateSubscribeUnsubscribeParams+0x4a>
                }
            }
        }
    }

    return status;
 800af46:	7dfb      	ldrb	r3, [r7, #23]
}
 800af48:	4618      	mov	r0, r3
 800af4a:	371c      	adds	r7, #28
 800af4c:	46bd      	mov	sp, r7
 800af4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af52:	4770      	bx	lr

0800af54 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serailizedLength[ 2 ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b088      	sub	sp, #32
 800af58:	af00      	add	r7, sp, #0
 800af5a:	60f8      	str	r0, [r7, #12]
 800af5c:	60b9      	str	r1, [r7, #8]
 800af5e:	603b      	str	r3, [r7, #0]
 800af60:	4613      	mov	r3, r2
 800af62:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800af64:	2300      	movs	r3, #0
 800af66:	61fb      	str	r3, [r7, #28]
    const size_t seralizedLengthFieldSize = 2U;
 800af68:	2302      	movs	r3, #2
 800af6a:	617b      	str	r3, [r7, #20]
    TransportOutVector_t * pLocalIterator = iterator;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	613b      	str	r3, [r7, #16]
    /* This function always adds 2 vectors. */
    size_t vectorsAdded = 0U;
 800af70:	2300      	movs	r3, #0
 800af72:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) == ( string != NULL ) );
 800af74:	88fb      	ldrh	r3, [r7, #6]
 800af76:	2b00      	cmp	r3, #0
 800af78:	bf0c      	ite	eq
 800af7a:	2301      	moveq	r3, #1
 800af7c:	2300      	movne	r3, #0
 800af7e:	b2da      	uxtb	r2, r3
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	2b00      	cmp	r3, #0
 800af84:	bf14      	ite	ne
 800af86:	2301      	movne	r3, #1
 800af88:	2300      	moveq	r3, #0
 800af8a:	b2db      	uxtb	r3, r3
 800af8c:	4053      	eors	r3, r2
 800af8e:	b2db      	uxtb	r3, r3
 800af90:	2b00      	cmp	r3, #0
 800af92:	d106      	bne.n	800afa2 <addEncodedStringToVector+0x4e>
 800af94:	4b1e      	ldr	r3, [pc, #120]	; (800b010 <addEncodedStringToVector+0xbc>)
 800af96:	4a1f      	ldr	r2, [pc, #124]	; (800b014 <addEncodedStringToVector+0xc0>)
 800af98:	f240 7139 	movw	r1, #1849	; 0x739
 800af9c:	481e      	ldr	r0, [pc, #120]	; (800b018 <addEncodedStringToVector+0xc4>)
 800af9e:	f005 fea5 	bl	8010cec <__assert_func>

    serailizedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800afa2:	88fb      	ldrh	r3, [r7, #6]
 800afa4:	0a1b      	lsrs	r3, r3, #8
 800afa6:	b29b      	uxth	r3, r3
 800afa8:	b2da      	uxtb	r2, r3
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	701a      	strb	r2, [r3, #0]
    serailizedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3301      	adds	r3, #1
 800afb2:	88fa      	ldrh	r2, [r7, #6]
 800afb4:	b2d2      	uxtb	r2, r2
 800afb6:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serailizedLength;
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	68fa      	ldr	r2, [r7, #12]
 800afbc:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = seralizedLengthFieldSize;
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	697a      	ldr	r2, [r7, #20]
 800afc2:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	3301      	adds	r3, #1
 800afc8:	61bb      	str	r3, [r7, #24]
    packetLength = seralizedLengthFieldSize;
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d011      	beq.n	800aff8 <addEncodedStringToVector+0xa4>
 800afd4:	88fb      	ldrh	r3, [r7, #6]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d00e      	beq.n	800aff8 <addEncodedStringToVector+0xa4>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800afda:	693b      	ldr	r3, [r7, #16]
 800afdc:	3308      	adds	r3, #8
 800afde:	68ba      	ldr	r2, [r7, #8]
 800afe0:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	3308      	adds	r3, #8
 800afe6:	88fa      	ldrh	r2, [r7, #6]
 800afe8:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	3301      	adds	r3, #1
 800afee:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800aff0:	88fb      	ldrh	r3, [r7, #6]
 800aff2:	69fa      	ldr	r2, [r7, #28]
 800aff4:	4413      	add	r3, r2
 800aff6:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800aff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800affa:	681a      	ldr	r2, [r3, #0]
 800affc:	69fb      	ldr	r3, [r7, #28]
 800affe:	441a      	add	r2, r3
 800b000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b002:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800b004:	69bb      	ldr	r3, [r7, #24]
}
 800b006:	4618      	mov	r0, r3
 800b008:	3720      	adds	r7, #32
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}
 800b00e:	bf00      	nop
 800b010:	08014a0c 	.word	0x08014a0c
 800b014:	08015388 	.word	0x08015388
 800b018:	08014728 	.word	0x08014728

0800b01c <sendSubscribeWithoutCopy>:
static MQTTStatus_t sendSubscribeWithoutCopy( MQTTContext_t * pContext,
                                              const MQTTSubscribeInfo_t * pSubscriptionList,
                                              size_t subscriptionCount,
                                              uint16_t packetId,
                                              size_t remainingLength )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b09c      	sub	sp, #112	; 0x70
 800b020:	af02      	add	r7, sp, #8
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
 800b028:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800b02a:	2300      	movs	r3, #0
 800b02c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    uint8_t subscribeheader[ 7 ];
    uint8_t * pIndex;
    TransportOutVector_t pIoVector[ MQTT_SUB_UNSUB_MAX_VECTORS ];
    TransportOutVector_t * pIterator;
    uint8_t serializedTopicFieldLength[ MQTT_SUB_UNSUB_MAX_VECTORS ][ 2 ];
    size_t totalPacketLength = 0U;
 800b030:	2300      	movs	r3, #0
 800b032:	617b      	str	r3, [r7, #20]
    size_t ioVectorLength = 0U;
 800b034:	2300      	movs	r3, #0
 800b036:	65fb      	str	r3, [r7, #92]	; 0x5c
    size_t subscriptionsSent = 0U;
 800b038:	2300      	movs	r3, #0
 800b03a:	65bb      	str	r3, [r7, #88]	; 0x58
    /* For subscribe, only three vector slots are required per topic string. */
    const size_t subscriptionStringVectorSlots = 3U;
 800b03c:	2303      	movs	r3, #3
 800b03e:	653b      	str	r3, [r7, #80]	; 0x50
    size_t vectorsAdded;
    size_t topicFieldLengthIndex;

    /* The vector array should be at least three element long as the topic
     * string needs these many vector elements to be stored. */
    assert( MQTT_SUB_UNSUB_MAX_VECTORS >= subscriptionStringVectorSlots );
 800b040:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b042:	2b04      	cmp	r3, #4
 800b044:	d906      	bls.n	800b054 <sendSubscribeWithoutCopy+0x38>
 800b046:	4b4f      	ldr	r3, [pc, #316]	; (800b184 <sendSubscribeWithoutCopy+0x168>)
 800b048:	4a4f      	ldr	r2, [pc, #316]	; (800b188 <sendSubscribeWithoutCopy+0x16c>)
 800b04a:	f240 716c 	movw	r1, #1900	; 0x76c
 800b04e:	484f      	ldr	r0, [pc, #316]	; (800b18c <sendSubscribeWithoutCopy+0x170>)
 800b050:	f005 fe4c 	bl	8010cec <__assert_func>

    pIndex = subscribeheader;
 800b054:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b058:	64fb      	str	r3, [r7, #76]	; 0x4c
    pIterator = pIoVector;
 800b05a:	f107 0320 	add.w	r3, r7, #32
 800b05e:	663b      	str	r3, [r7, #96]	; 0x60

    pIndex = MQTT_SerializeSubscribeHeader( remainingLength,
 800b060:	887b      	ldrh	r3, [r7, #2]
 800b062:	461a      	mov	r2, r3
 800b064:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b066:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800b068:	f001 fa5e 	bl	800c528 <MQTT_SerializeSubscribeHeader>
 800b06c:	64f8      	str	r0, [r7, #76]	; 0x4c
                                            pIndex,
                                            packetId );

    /* The header is to be sent first. */
    pIterator->iov_base = subscribeheader;
 800b06e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b070:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800b074:	601a      	str	r2, [r3, #0]
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
    /* coverity[misra_c_2012_rule_18_2_violation] */
    /* coverity[misra_c_2012_rule_10_8_violation] */
    pIterator->iov_len = ( size_t ) ( pIndex - subscribeheader );
 800b076:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b07a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b07c:	1ad3      	subs	r3, r2, r3
 800b07e:	461a      	mov	r2, r3
 800b080:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b082:	605a      	str	r2, [r3, #4]
    totalPacketLength += pIterator->iov_len;
 800b084:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b086:	685a      	ldr	r2, [r3, #4]
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	4413      	add	r3, r2
 800b08c:	617b      	str	r3, [r7, #20]
    pIterator++;
 800b08e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b090:	3308      	adds	r3, #8
 800b092:	663b      	str	r3, [r7, #96]	; 0x60
    ioVectorLength++;
 800b094:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b096:	3301      	adds	r3, #1
 800b098:	65fb      	str	r3, [r7, #92]	; 0x5c

    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800b09a:	e065      	b.n	800b168 <sendSubscribeWithoutCopy+0x14c>
    {
        /* Reset the index for next iteration. */
        topicFieldLengthIndex = 0;
 800b09c:	2300      	movs	r3, #0
 800b09e:	657b      	str	r3, [r7, #84]	; 0x54

        /* Check whether the subscription topic (with QoS) will fit in the
         * given vector. */
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - subscriptionStringVectorSlots ) ) &&
 800b0a0:	e043      	b.n	800b12a <sendSubscribeWithoutCopy+0x10e>
               ( subscriptionsSent < subscriptionCount ) )
        {
            /* The topic filter gets sent next. */
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800b0a2:	f107 0218 	add.w	r2, r7, #24
 800b0a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b0a8:	005b      	lsls	r3, r3, #1
 800b0aa:	18d0      	adds	r0, r2, r3
                                                     pSubscriptionList[ subscriptionsSent ].pTopicFilter,
 800b0ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b0ae:	4613      	mov	r3, r2
 800b0b0:	005b      	lsls	r3, r3, #1
 800b0b2:	4413      	add	r3, r2
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	4413      	add	r3, r2
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800b0bc:	6859      	ldr	r1, [r3, #4]
                                                     pSubscriptionList[ subscriptionsSent ].topicFilterLength,
 800b0be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	005b      	lsls	r3, r3, #1
 800b0c4:	4413      	add	r3, r2
 800b0c6:	009b      	lsls	r3, r3, #2
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	4413      	add	r3, r2
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800b0ce:	891a      	ldrh	r2, [r3, #8]
 800b0d0:	f107 0314 	add.w	r3, r7, #20
 800b0d4:	9300      	str	r3, [sp, #0]
 800b0d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b0d8:	f7ff ff3c 	bl	800af54 <addEncodedStringToVector>
 800b0dc:	64b8      	str	r0, [r7, #72]	; 0x48
                                                     pIterator,
                                                     &totalPacketLength );

            /* Update the pointer after the above operation. */
            pIterator = &pIterator[ vectorsAdded ];
 800b0de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0e0:	00db      	lsls	r3, r3, #3
 800b0e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b0e4:	4413      	add	r3, r2
 800b0e6:	663b      	str	r3, [r7, #96]	; 0x60

            /* Lastly, the QoS gets sent. */
            pIterator->iov_base = &( pSubscriptionList[ subscriptionsSent ].qos );
 800b0e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b0ea:	4613      	mov	r3, r2
 800b0ec:	005b      	lsls	r3, r3, #1
 800b0ee:	4413      	add	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	4413      	add	r3, r2
 800b0f8:	461a      	mov	r2, r3
 800b0fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b0fc:	601a      	str	r2, [r3, #0]
            pIterator->iov_len = 1U;
 800b0fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b100:	2201      	movs	r2, #1
 800b102:	605a      	str	r2, [r3, #4]
            totalPacketLength += pIterator->iov_len;
 800b104:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b106:	685a      	ldr	r2, [r3, #4]
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	4413      	add	r3, r2
 800b10c:	617b      	str	r3, [r7, #20]

            /* Increment the pointer. */
            pIterator++;
 800b10e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b110:	3308      	adds	r3, #8
 800b112:	663b      	str	r3, [r7, #96]	; 0x60

            /* Two slots get used by the topic string length and topic string.
             * One slot gets used by the quality of service. */
            ioVectorLength += vectorsAdded + 1U;
 800b114:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b118:	4413      	add	r3, r2
 800b11a:	3301      	adds	r3, #1
 800b11c:	65fb      	str	r3, [r7, #92]	; 0x5c

            subscriptionsSent++;
 800b11e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b120:	3301      	adds	r3, #1
 800b122:	65bb      	str	r3, [r7, #88]	; 0x58

            /* The index needs to be updated for next iteration. */
            topicFieldLengthIndex++;
 800b124:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b126:	3301      	adds	r3, #1
 800b128:	657b      	str	r3, [r7, #84]	; 0x54
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - subscriptionStringVectorSlots ) ) &&
 800b12a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b12c:	f1c3 0304 	rsb	r3, r3, #4
 800b130:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b132:	429a      	cmp	r2, r3
 800b134:	d803      	bhi.n	800b13e <sendSubscribeWithoutCopy+0x122>
 800b136:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	429a      	cmp	r2, r3
 800b13c:	d3b1      	bcc.n	800b0a2 <sendSubscribeWithoutCopy+0x86>
        }

        if( sendMessageVector( pContext,
 800b13e:	f107 0320 	add.w	r3, r7, #32
 800b142:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b144:	4619      	mov	r1, r3
 800b146:	68f8      	ldr	r0, [r7, #12]
 800b148:	f7fe ff3a 	bl	8009fc0 <sendMessageVector>
 800b14c:	4603      	mov	r3, r0
                               pIoVector,
                               ioVectorLength ) != ( int32_t ) totalPacketLength )
 800b14e:	697a      	ldr	r2, [r7, #20]
        if( sendMessageVector( pContext,
 800b150:	4293      	cmp	r3, r2
 800b152:	d002      	beq.n	800b15a <sendSubscribeWithoutCopy+0x13e>
        {
            status = MQTTSendFailed;
 800b154:	2303      	movs	r3, #3
 800b156:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        }

        /* Update the iterator for the next potential loop iteration. */
        pIterator = pIoVector;
 800b15a:	f107 0320 	add.w	r3, r7, #32
 800b15e:	663b      	str	r3, [r7, #96]	; 0x60
        /* Reset the vector length for the next potential loop iteration. */
        ioVectorLength = 0U;
 800b160:	2300      	movs	r3, #0
 800b162:	65fb      	str	r3, [r7, #92]	; 0x5c
        /* Reset the packet length for the next potential loop iteration. */
        totalPacketLength = 0U;
 800b164:	2300      	movs	r3, #0
 800b166:	617b      	str	r3, [r7, #20]
    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800b168:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d103      	bne.n	800b178 <sendSubscribeWithoutCopy+0x15c>
 800b170:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	429a      	cmp	r2, r3
 800b176:	d391      	bcc.n	800b09c <sendSubscribeWithoutCopy+0x80>
    }

    return status;
 800b178:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3768      	adds	r7, #104	; 0x68
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}
 800b184:	08014a34 	.word	0x08014a34
 800b188:	080153a4 	.word	0x080153a4
 800b18c:	08014728 	.word	0x08014728

0800b190 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b0ac      	sub	sp, #176	; 0xb0
 800b194:	af02      	add	r7, sp, #8
 800b196:	60f8      	str	r0, [r7, #12]
 800b198:	60b9      	str	r1, [r7, #8]
 800b19a:	607a      	str	r2, [r7, #4]
 800b19c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b19e:	2300      	movs	r3, #0
 800b1a0:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    size_t totalMessageLength = 0U;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    int32_t bytesSentOrError;

    /* Connect packet header can be of maximum 15 bytes. */
    uint8_t connectPacketHeader[ 15 ];
    uint8_t * pIndex = connectPacketHeader;
 800b1b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b1b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint8_t serializedPayloadLength[ 2 ];
    uint8_t serializedUsernameLength[ 2 ];
    uint8_t serializedPasswordLength[ 2 ];
    size_t vectorsAdded;

    iterator = pIoVector;
 800b1b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b1bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d007      	beq.n	800b1d6 <sendConnectWithoutCopy+0x46>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d103      	bne.n	800b1d6 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800b1d4:	e0ec      	b.n	800b3b0 <sendConnectWithoutCopy+0x220>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	687a      	ldr	r2, [r7, #4]
 800b1da:	68b9      	ldr	r1, [r7, #8]
 800b1dc:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800b1e0:	f001 f894 	bl	800c30c <MQTT_SerializeConnectFixedHeader>
 800b1e4:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( pIndex - connectPacketHeader ) <= 15 );
 800b1e8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b1ec:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b1f0:	1ad3      	subs	r3, r2, r3
 800b1f2:	2b0f      	cmp	r3, #15
 800b1f4:	dd06      	ble.n	800b204 <sendConnectWithoutCopy+0x74>
 800b1f6:	4b71      	ldr	r3, [pc, #452]	; (800b3bc <sendConnectWithoutCopy+0x22c>)
 800b1f8:	4a71      	ldr	r2, [pc, #452]	; (800b3c0 <sendConnectWithoutCopy+0x230>)
 800b1fa:	f640 0172 	movw	r1, #2162	; 0x872
 800b1fe:	4871      	ldr	r0, [pc, #452]	; (800b3c4 <sendConnectWithoutCopy+0x234>)
 800b200:	f005 fd74 	bl	8010cec <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800b204:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b208:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 800b20c:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800b20e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b212:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b216:	1ad3      	subs	r3, r2, r3
 800b218:	461a      	mov	r2, r3
 800b21a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b21e:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800b220:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b224:	685a      	ldr	r2, [r3, #4]
 800b226:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b22a:	4413      	add	r3, r2
 800b22c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        iterator++;
 800b230:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b234:	3308      	adds	r3, #8
 800b236:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength++;
 800b23a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b23e:	3301      	adds	r3, #1
 800b240:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	6859      	ldr	r1, [r3, #4]
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	891a      	ldrh	r2, [r3, #8]
 800b24c:	f107 0020 	add.w	r0, r7, #32
 800b250:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b254:	9300      	str	r3, [sp, #0]
 800b256:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b25a:	f7ff fe7b 	bl	800af54 <addEncodedStringToVector>
 800b25e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                 pConnectInfo->clientIdentifierLength,
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800b262:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b266:	00db      	lsls	r3, r3, #3
 800b268:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b26c:	4413      	add	r3, r2
 800b26e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength += vectorsAdded;
 800b272:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b276:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b27a:	4413      	add	r3, r2
 800b27c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        if( pWillInfo != NULL )
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d03c      	beq.n	800b300 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6859      	ldr	r1, [r3, #4]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	891a      	ldrh	r2, [r3, #8]
 800b28e:	f107 001c 	add.w	r0, r7, #28
 800b292:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b296:	9300      	str	r3, [sp, #0]
 800b298:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b29c:	f7ff fe5a 	bl	800af54 <addEncodedStringToVector>
 800b2a0:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     pWillInfo->topicNameLength,
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800b2a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2a8:	00db      	lsls	r3, r3, #3
 800b2aa:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b2ae:	4413      	add	r3, r2
 800b2b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800b2b4:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b2b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2bc:	4413      	add	r3, r2
 800b2be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800b2ca:	b29a      	uxth	r2, r3
 800b2cc:	f107 0018 	add.w	r0, r7, #24
 800b2d0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b2d4:	9300      	str	r3, [sp, #0]
 800b2d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b2da:	f7ff fe3b 	bl	800af54 <addEncodedStringToVector>
 800b2de:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800b2e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2e6:	00db      	lsls	r3, r3, #3
 800b2e8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b2ec:	4413      	add	r3, r2
 800b2ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800b2f2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b2f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2fa:	4413      	add	r3, r2
 800b2fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d01d      	beq.n	800b344 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	68d9      	ldr	r1, [r3, #12]
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	8a1a      	ldrh	r2, [r3, #16]
 800b310:	f107 0014 	add.w	r0, r7, #20
 800b314:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b318:	9300      	str	r3, [sp, #0]
 800b31a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b31e:	f7ff fe19 	bl	800af54 <addEncodedStringToVector>
 800b322:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     pConnectInfo->userNameLength,
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800b326:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b32a:	00db      	lsls	r3, r3, #3
 800b32c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b330:	4413      	add	r3, r2
 800b332:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800b336:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b33a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b33e:	4413      	add	r3, r2
 800b340:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	695b      	ldr	r3, [r3, #20]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d01d      	beq.n	800b388 <sendConnectWithoutCopy+0x1f8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	6959      	ldr	r1, [r3, #20]
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	8b1a      	ldrh	r2, [r3, #24]
 800b354:	f107 0010 	add.w	r0, r7, #16
 800b358:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b35c:	9300      	str	r3, [sp, #0]
 800b35e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b362:	f7ff fdf7 	bl	800af54 <addEncodedStringToVector>
 800b366:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     pConnectInfo->pPassword,
                                                     pConnectInfo->passwordLength,
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800b36a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b36e:	00db      	lsls	r3, r3, #3
 800b370:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b374:	4413      	add	r3, r2
 800b376:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800b37a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b37e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b382:	4413      	add	r3, r2
 800b384:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800b388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b38c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b390:	4619      	mov	r1, r3
 800b392:	68f8      	ldr	r0, [r7, #12]
 800b394:	f7fe fe14 	bl	8009fc0 <sendMessageVector>
 800b398:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800b39c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b3a0:	461a      	mov	r2, r3
 800b3a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d002      	beq.n	800b3b0 <sendConnectWithoutCopy+0x220>
        {
            status = MQTTSendFailed;
 800b3aa:	2303      	movs	r3, #3
 800b3ac:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        }
    }

    return status;
 800b3b0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	37a8      	adds	r7, #168	; 0xa8
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}
 800b3bc:	08014aac 	.word	0x08014aac
 800b3c0:	080153c0 	.word	0x080153c0
 800b3c4:	08014728 	.word	0x08014728

0800b3c8 <receiveConnack>:
static MQTTStatus_t receiveConnack( const MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b08c      	sub	sp, #48	; 0x30
 800b3cc:	af02      	add	r7, sp, #8
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	60b9      	str	r1, [r7, #8]
 800b3d2:	603b      	str	r3, [r7, #0]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	617b      	str	r3, [r7, #20]
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	623b      	str	r3, [r7, #32]
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d106      	bne.n	800b40a <receiveConnack+0x42>
 800b3fc:	4b4e      	ldr	r3, [pc, #312]	; (800b538 <receiveConnack+0x170>)
 800b3fe:	4a4f      	ldr	r2, [pc, #316]	; (800b53c <receiveConnack+0x174>)
 800b400:	f640 01da 	movw	r1, #2266	; 0x8da
 800b404:	484e      	ldr	r0, [pc, #312]	; (800b540 <receiveConnack+0x178>)
 800b406:	f005 fc71 	bl	8010cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d106      	bne.n	800b41e <receiveConnack+0x56>
 800b410:	4b4c      	ldr	r3, [pc, #304]	; (800b544 <receiveConnack+0x17c>)
 800b412:	4a4a      	ldr	r2, [pc, #296]	; (800b53c <receiveConnack+0x174>)
 800b414:	f640 01db 	movw	r1, #2267	; 0x8db
 800b418:	4849      	ldr	r0, [pc, #292]	; (800b540 <receiveConnack+0x178>)
 800b41a:	f005 fc67 	bl	8010cec <__assert_func>
    assert( pContext->getTime != NULL );
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b422:	2b00      	cmp	r3, #0
 800b424:	d106      	bne.n	800b434 <receiveConnack+0x6c>
 800b426:	4b48      	ldr	r3, [pc, #288]	; (800b548 <receiveConnack+0x180>)
 800b428:	4a44      	ldr	r2, [pc, #272]	; (800b53c <receiveConnack+0x174>)
 800b42a:	f640 01dc 	movw	r1, #2268	; 0x8dc
 800b42e:	4844      	ldr	r0, [pc, #272]	; (800b540 <receiveConnack+0x178>)
 800b430:	f005 fc5c 	bl	8010cec <__assert_func>

    getTimeStamp = pContext->getTime;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b438:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800b43a:	69bb      	ldr	r3, [r7, #24]
 800b43c:	4798      	blx	r3
 800b43e:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6918      	ldr	r0, [r3, #16]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	69db      	ldr	r3, [r3, #28]
 800b448:	683a      	ldr	r2, [r7, #0]
 800b44a:	4619      	mov	r1, r3
 800b44c:	f001 f9cd 	bl	800c7ea <MQTT_GetIncomingPacketTypeAndLength>
 800b450:	4603      	mov	r3, r0
 800b452:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d00e      	beq.n	800b47a <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800b45c:	69bb      	ldr	r3, [r7, #24]
 800b45e:	4798      	blx	r3
 800b460:	4603      	mov	r3, r0
 800b462:	6979      	ldr	r1, [r7, #20]
 800b464:	4618      	mov	r0, r3
 800b466:	f7fe ff1f 	bl	800a2a8 <calculateElapsedTime>
 800b46a:	4602      	mov	r2, r0
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	4293      	cmp	r3, r2
 800b470:	bf94      	ite	ls
 800b472:	2301      	movls	r3, #1
 800b474:	2300      	movhi	r3, #0
 800b476:	77fb      	strb	r3, [r7, #31]
 800b478:	e008      	b.n	800b48c <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800b47a:	8bbb      	ldrh	r3, [r7, #28]
 800b47c:	2b04      	cmp	r3, #4
 800b47e:	bf8c      	ite	hi
 800b480:	2301      	movhi	r3, #1
 800b482:	2300      	movls	r3, #0
 800b484:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800b486:	8bbb      	ldrh	r3, [r7, #28]
 800b488:	3301      	adds	r3, #1
 800b48a:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800b48c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b490:	2b07      	cmp	r3, #7
 800b492:	d105      	bne.n	800b4a0 <receiveConnack+0xd8>
 800b494:	7ffb      	ldrb	r3, [r7, #31]
 800b496:	f083 0301 	eor.w	r3, r3, #1
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d1cf      	bne.n	800b440 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800b4a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d123      	bne.n	800b4f0 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	4798      	blx	r3
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	6979      	ldr	r1, [r7, #20]
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f7fe fef9 	bl	800a2a8 <calculateElapsedTime>
 800b4b6:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800b4b8:	693a      	ldr	r2, [r7, #16]
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d203      	bcs.n	800b4c8 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	1ad3      	subs	r3, r2, r3
 800b4c6:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	781b      	ldrb	r3, [r3, #0]
 800b4cc:	2b20      	cmp	r3, #32
 800b4ce:	d10c      	bne.n	800b4ea <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	6a3a      	ldr	r2, [r7, #32]
 800b4d4:	9201      	str	r2, [sp, #4]
 800b4d6:	68da      	ldr	r2, [r3, #12]
 800b4d8:	9200      	str	r2, [sp, #0]
 800b4da:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b4dc:	68f8      	ldr	r0, [r7, #12]
 800b4de:	f7ff f8df 	bl	800a6a0 <receivePacket>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b4e8:	e002      	b.n	800b4f0 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800b4ea:	2305      	movs	r3, #5
 800b4ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 800b4f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d10b      	bne.n	800b510 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6a1a      	ldr	r2, [r3, #32]
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800b500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b502:	2100      	movs	r1, #0
 800b504:	6838      	ldr	r0, [r7, #0]
 800b506:	f001 f8fd 	bl	800c704 <MQTT_DeserializeAck>
 800b50a:	4603      	mov	r3, r0
 800b50c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800b510:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b514:	2b00      	cmp	r3, #0
 800b516:	d109      	bne.n	800b52c <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800b518:	79fb      	ldrb	r3, [r7, #7]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d006      	beq.n	800b52c <receiveConnack+0x164>
 800b51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d002      	beq.n	800b52c <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800b526:	2305      	movs	r3, #5
 800b528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800b52c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b530:	4618      	mov	r0, r3
 800b532:	3728      	adds	r7, #40	; 0x28
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	08014804 	.word	0x08014804
 800b53c:	080153d8 	.word	0x080153d8
 800b540:	08014728 	.word	0x08014728
 800b544:	080149d4 	.word	0x080149d4
 800b548:	08014828 	.word	0x08014828

0800b54c <handleSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleSessionResumption( MQTTContext_t * pContext,
                                             bool sessionPresent )
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
 800b554:	460b      	mov	r3, r1
 800b556:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800b558:	2300      	movs	r3, #0
 800b55a:	75fb      	strb	r3, [r7, #23]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800b55c:	2300      	movs	r3, #0
 800b55e:	613b      	str	r3, [r7, #16]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800b560:	2300      	movs	r3, #0
 800b562:	82bb      	strh	r3, [r7, #20]
    MQTTPublishState_t state = MQTTStateNull;
 800b564:	2300      	movs	r3, #0
 800b566:	73fb      	strb	r3, [r7, #15]

    assert( pContext != NULL );
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d106      	bne.n	800b57c <handleSessionResumption+0x30>
 800b56e:	4b2c      	ldr	r3, [pc, #176]	; (800b620 <handleSessionResumption+0xd4>)
 800b570:	4a2c      	ldr	r2, [pc, #176]	; (800b624 <handleSessionResumption+0xd8>)
 800b572:	f640 1152 	movw	r1, #2386	; 0x952
 800b576:	482c      	ldr	r0, [pc, #176]	; (800b628 <handleSessionResumption+0xdc>)
 800b578:	f005 fbb8 	bl	8010cec <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2200      	movs	r2, #0
 800b580:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6a18      	ldr	r0, [r3, #32]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b58a:	461a      	mov	r2, r3
 800b58c:	2100      	movs	r1, #0
 800b58e:	f005 fd38 	bl	8011002 <memset>

    if( sessionPresent == true )
 800b592:	78fb      	ldrb	r3, [r7, #3]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d023      	beq.n	800b5e0 <handleSessionResumption+0x94>
    {
        /* Get the next packet ID for which a PUBREL need to be resent. */
        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800b598:	f107 020f 	add.w	r2, r7, #15
 800b59c:	f107 0310 	add.w	r3, r7, #16
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f001 ff03 	bl	800d3ae <MQTT_PubrelToResend>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	82bb      	strh	r3, [r7, #20]

        /* Resend all the PUBREL acks after session is reestablished. */
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800b5ac:	e011      	b.n	800b5d2 <handleSessionResumption+0x86>
               ( status == MQTTSuccess ) )
        {
            status = sendPublishAcks( pContext, packetId, state );
 800b5ae:	7bfa      	ldrb	r2, [r7, #15]
 800b5b0:	8abb      	ldrh	r3, [r7, #20]
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f7ff f8ed 	bl	800a794 <sendPublishAcks>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	75fb      	strb	r3, [r7, #23]

            packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800b5be:	f107 020f 	add.w	r2, r7, #15
 800b5c2:	f107 0310 	add.w	r3, r7, #16
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f001 fef0 	bl	800d3ae <MQTT_PubrelToResend>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	82bb      	strh	r3, [r7, #20]
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800b5d2:	8abb      	ldrh	r3, [r7, #20]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d01d      	beq.n	800b614 <handleSessionResumption+0xc8>
 800b5d8:	7dfb      	ldrb	r3, [r7, #23]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d0e7      	beq.n	800b5ae <handleSessionResumption+0x62>
 800b5de:	e019      	b.n	800b614 <handleSessionResumption+0xc8>
        }
    }
    else
    {
        /* Clear any existing records if a new session is established. */
        if( pContext->outgoingPublishRecordMaxCount > 0U )
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d008      	beq.n	800b5fa <handleSessionResumption+0xae>
        {
            ( void ) memset( pContext->outgoingPublishRecords,
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	6818      	ldr	r0, [r3, #0]
                             0x00,
                             pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	689b      	ldr	r3, [r3, #8]
            ( void ) memset( pContext->outgoingPublishRecords,
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	2100      	movs	r1, #0
 800b5f6:	f005 fd04 	bl	8011002 <memset>
        }

        if( pContext->incomingPublishRecordMaxCount > 0U )
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d008      	beq.n	800b614 <handleSessionResumption+0xc8>
        {
            ( void ) memset( pContext->incomingPublishRecords,
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6858      	ldr	r0, [r3, #4]
                             0x00,
                             pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	68db      	ldr	r3, [r3, #12]
            ( void ) memset( pContext->incomingPublishRecords,
 800b60a:	009b      	lsls	r3, r3, #2
 800b60c:	461a      	mov	r2, r3
 800b60e:	2100      	movs	r1, #0
 800b610:	f005 fcf7 	bl	8011002 <memset>
        }
    }

    return status;
 800b614:	7dfb      	ldrb	r3, [r7, #23]
}
 800b616:	4618      	mov	r0, r3
 800b618:	3718      	adds	r7, #24
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	08014804 	.word	0x08014804
 800b624:	080153e8 	.word	0x080153e8
 800b628:	08014728 	.word	0x08014728

0800b62c <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800b62c:	b590      	push	{r4, r7, lr}
 800b62e:	b087      	sub	sp, #28
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	607a      	str	r2, [r7, #4]
 800b638:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b63a:	2300      	movs	r3, #0
 800b63c:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d005      	beq.n	800b650 <MQTT_Init+0x24>
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d002      	beq.n	800b650 <MQTT_Init+0x24>
 800b64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d102      	bne.n	800b656 <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800b650:	2301      	movs	r3, #1
 800b652:	75fb      	strb	r3, [r7, #23]
 800b654:	e03a      	b.n	800b6cc <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d102      	bne.n	800b662 <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800b65c:	2301      	movs	r3, #1
 800b65e:	75fb      	strb	r3, [r7, #23]
 800b660:	e034      	b.n	800b6cc <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d102      	bne.n	800b66e <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800b668:	2301      	movs	r3, #1
 800b66a:	75fb      	strb	r3, [r7, #23]
 800b66c:	e02e      	b.n	800b6cc <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d102      	bne.n	800b67c <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800b676:	2301      	movs	r3, #1
 800b678:	75fb      	strb	r3, [r7, #23]
 800b67a:	e027      	b.n	800b6cc <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d102      	bne.n	800b68a <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800b684:	2301      	movs	r3, #1
 800b686:	75fb      	strb	r3, [r7, #23]
 800b688:	e020      	b.n	800b6cc <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800b68a:	2250      	movs	r2, #80	; 0x50
 800b68c:	2100      	movs	r1, #0
 800b68e:	68f8      	ldr	r0, [r7, #12]
 800b690:	f005 fcb7 	bl	8011002 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	2200      	movs	r2, #0
 800b698:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        pContext->transportInterface = *pTransportInterface;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	68ba      	ldr	r2, [r7, #8]
 800b6a0:	f103 0410 	add.w	r4, r3, #16
 800b6a4:	4613      	mov	r3, r2
 800b6a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b6a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	687a      	ldr	r2, [r7, #4]
 800b6b0:	62da      	str	r2, [r3, #44]	; 0x2c
        pContext->appCallback = userCallback;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	683a      	ldr	r2, [r7, #0]
 800b6b6:	631a      	str	r2, [r3, #48]	; 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6bc:	3320      	adds	r3, #32
 800b6be:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b6c2:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    return status;
 800b6cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	371c      	adds	r7, #28
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd90      	pop	{r4, r7, pc}

0800b6d6 <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800b6d6:	b580      	push	{r7, lr}
 800b6d8:	b08e      	sub	sp, #56	; 0x38
 800b6da:	af02      	add	r7, sp, #8
 800b6dc:	60f8      	str	r0, [r7, #12]
 800b6de:	60b9      	str	r1, [r7, #8]
 800b6e0:	607a      	str	r2, [r7, #4]
 800b6e2:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	627b      	str	r3, [r7, #36]	; 0x24
    MQTTStatus_t status = MQTTSuccess;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800b6f2:	f107 0314 	add.w	r3, r7, #20
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	601a      	str	r2, [r3, #0]
 800b6fa:	605a      	str	r2, [r3, #4]
 800b6fc:	609a      	str	r2, [r3, #8]
 800b6fe:	60da      	str	r2, [r3, #12]

    incomingPacket.type = ( uint8_t ) 0;
 800b700:	2300      	movs	r3, #0
 800b702:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d005      	beq.n	800b716 <MQTT_Connect+0x40>
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d002      	beq.n	800b716 <MQTT_Connect+0x40>
 800b710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b712:	2b00      	cmp	r3, #0
 800b714:	d102      	bne.n	800b71c <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800b716:	2301      	movs	r3, #1
 800b718:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800b71c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b720:	2b00      	cmp	r3, #0
 800b722:	d10a      	bne.n	800b73a <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800b724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b728:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b72c:	6879      	ldr	r1, [r7, #4]
 800b72e:	68b8      	ldr	r0, [r7, #8]
 800b730:	f000 fe64 	bl	800c3fc <MQTT_GetConnectPacketSize>
 800b734:	4603      	mov	r3, r0
 800b736:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800b73a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d108      	bne.n	800b754 <MQTT_Connect+0x7e>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        status = sendConnectWithoutCopy( pContext,
 800b742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b744:	687a      	ldr	r2, [r7, #4]
 800b746:	68b9      	ldr	r1, [r7, #8]
 800b748:	68f8      	ldr	r0, [r7, #12]
 800b74a:	f7ff fd21 	bl	800b190 <sendConnectWithoutCopy>
 800b74e:	4603      	mov	r3, r0
 800b750:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        MQTT_POST_SEND_HOOK( pContext );
    }

    /* Read CONNACK from transport layer. */
    if( status == MQTTSuccess )
 800b754:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d10d      	bne.n	800b778 <MQTT_Connect+0xa2>
    {
        status = receiveConnack( pContext,
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	781a      	ldrb	r2, [r3, #0]
 800b760:	f107 0114 	add.w	r1, r7, #20
 800b764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b766:	9300      	str	r3, [sp, #0]
 800b768:	460b      	mov	r3, r1
 800b76a:	6839      	ldr	r1, [r7, #0]
 800b76c:	68f8      	ldr	r0, [r7, #12]
 800b76e:	f7ff fe2b 	bl	800b3c8 <receiveConnack>
 800b772:	4603      	mov	r3, r0
 800b774:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                 pConnectInfo->cleanSession,
                                 &incomingPacket,
                                 pSessionPresent );
    }

    if( status == MQTTSuccess )
 800b778:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d108      	bne.n	800b792 <MQTT_Connect+0xbc>
    {
        /* Resend PUBRELs when reestablishing a session, or clear records for new sessions. */
        status = handleSessionResumption( pContext, *pSessionPresent );
 800b780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b782:	781b      	ldrb	r3, [r3, #0]
 800b784:	4619      	mov	r1, r3
 800b786:	68f8      	ldr	r0, [r7, #12]
 800b788:	f7ff fee0 	bl	800b54c <handleSessionResumption>
 800b78c:	4603      	mov	r3, r0
 800b78e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800b792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b796:	2b00      	cmp	r3, #0
 800b798:	d10f      	bne.n	800b7ba <MQTT_Connect+0xe4>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
        pContext->connectStatus = MQTTConnected;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2201      	movs	r2, #1
 800b79e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        /* Initialize keep-alive fields after a successful connection. */
        pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	885a      	ldrh	r2, [r3, #2]
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        pContext->waitingForPingResp = false;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pContext->pingReqSendTimeMs = 0U;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	649a      	str	r2, [r3, #72]	; 0x48
    {
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800b7ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b7be:	4618      	mov	r0, r3
 800b7c0:	3730      	adds	r7, #48	; 0x30
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}

0800b7c6 <MQTT_Subscribe>:

MQTTStatus_t MQTT_Subscribe( MQTTContext_t * pContext,
                             const MQTTSubscribeInfo_t * pSubscriptionList,
                             size_t subscriptionCount,
                             uint16_t packetId )
{
 800b7c6:	b580      	push	{r7, lr}
 800b7c8:	b08a      	sub	sp, #40	; 0x28
 800b7ca:	af02      	add	r7, sp, #8
 800b7cc:	60f8      	str	r0, [r7, #12]
 800b7ce:	60b9      	str	r1, [r7, #8]
 800b7d0:	607a      	str	r2, [r7, #4]
 800b7d2:	807b      	strh	r3, [r7, #2]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	61bb      	str	r3, [r7, #24]
 800b7d8:	2300      	movs	r3, #0
 800b7da:	617b      	str	r3, [r7, #20]

    /* Validate arguments. */
    MQTTStatus_t status = validateSubscribeUnsubscribeParams( pContext,
 800b7dc:	887b      	ldrh	r3, [r7, #2]
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	68b9      	ldr	r1, [r7, #8]
 800b7e2:	68f8      	ldr	r0, [r7, #12]
 800b7e4:	f7ff fb7c 	bl	800aee0 <validateSubscribeUnsubscribeParams>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	77fb      	strb	r3, [r7, #31]
                                                              pSubscriptionList,
                                                              subscriptionCount,
                                                              packetId );

    if( status == MQTTSuccess )
 800b7ec:	7ffb      	ldrb	r3, [r7, #31]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d109      	bne.n	800b806 <MQTT_Subscribe+0x40>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetSubscribePacketSize( pSubscriptionList,
 800b7f2:	f107 0314 	add.w	r3, r7, #20
 800b7f6:	f107 0218 	add.w	r2, r7, #24
 800b7fa:	6879      	ldr	r1, [r7, #4]
 800b7fc:	68b8      	ldr	r0, [r7, #8]
 800b7fe:	f000 fe69 	bl	800c4d4 <MQTT_GetSubscribePacketSize>
 800b802:	4603      	mov	r3, r0
 800b804:	77fb      	strb	r3, [r7, #31]
        LogDebug( ( "SUBSCRIBE packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800b806:	7ffb      	ldrb	r3, [r7, #31]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d10a      	bne.n	800b822 <MQTT_Subscribe+0x5c>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        /* Send MQTT SUBSCRIBE packet. */
        status = sendSubscribeWithoutCopy( pContext,
 800b80c:	69bb      	ldr	r3, [r7, #24]
 800b80e:	887a      	ldrh	r2, [r7, #2]
 800b810:	9300      	str	r3, [sp, #0]
 800b812:	4613      	mov	r3, r2
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	68b9      	ldr	r1, [r7, #8]
 800b818:	68f8      	ldr	r0, [r7, #12]
 800b81a:	f7ff fbff 	bl	800b01c <sendSubscribeWithoutCopy>
 800b81e:	4603      	mov	r3, r0
 800b820:	77fb      	strb	r3, [r7, #31]
                                           remainingLength );

        MQTT_POST_SEND_HOOK( pContext );
    }

    return status;
 800b822:	7ffb      	ldrb	r3, [r7, #31]
}
 800b824:	4618      	mov	r0, r3
 800b826:	3720      	adds	r7, #32
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <MQTT_Ping>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b088      	sub	sp, #32
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800b834:	2300      	movs	r3, #0
 800b836:	61bb      	str	r3, [r7, #24]
    MQTTStatus_t status = MQTTSuccess;
 800b838:	2300      	movs	r3, #0
 800b83a:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0U;
 800b83c:	2300      	movs	r3, #0
 800b83e:	617b      	str	r3, [r7, #20]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;

    localBuffer.pBuffer = pingreqPacket;
 800b840:	f107 0310 	add.w	r3, r7, #16
 800b844:	60bb      	str	r3, [r7, #8]
    localBuffer.size = 2U;
 800b846:	2302      	movs	r3, #2
 800b848:	60fb      	str	r3, [r7, #12]

    if( pContext == NULL )
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d101      	bne.n	800b854 <MQTT_Ping+0x28>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800b850:	2301      	movs	r3, #1
 800b852:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800b854:	7ffb      	ldrb	r3, [r7, #31]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d106      	bne.n	800b868 <MQTT_Ping+0x3c>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800b85a:	f107 0314 	add.w	r3, r7, #20
 800b85e:	4618      	mov	r0, r3
 800b860:	f000 fedc 	bl	800c61c <MQTT_GetPingreqPacketSize>
 800b864:	4603      	mov	r3, r0
 800b866:	77fb      	strb	r3, [r7, #31]
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800b868:	7ffb      	ldrb	r3, [r7, #31]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d106      	bne.n	800b87c <MQTT_Ping+0x50>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800b86e:	f107 0308 	add.w	r3, r7, #8
 800b872:	4618      	mov	r0, r3
 800b874:	f000 fee8 	bl	800c648 <MQTT_SerializePingreq>
 800b878:	4603      	mov	r3, r0
 800b87a:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800b87c:	7ffb      	ldrb	r3, [r7, #31]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d116      	bne.n	800b8b0 <MQTT_Ping+0x84>
        /* Send the serialized PINGREQ packet to transport layer.
         * Here, we do not use the vectored IO approach for efficiency as the
         * Ping packet does not have numerous fields which need to be copied
         * from the user provided buffers. Thus it can be sent directly. */
        sendResult = sendBuffer( pContext,
                                 localBuffer.pBuffer,
 800b882:	68bb      	ldr	r3, [r7, #8]
        sendResult = sendBuffer( pContext,
 800b884:	2202      	movs	r2, #2
 800b886:	4619      	mov	r1, r3
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f7fe fc7f 	bl	800a18c <sendBuffer>
 800b88e:	61b8      	str	r0, [r7, #24]

        /* Give the mutex away. */
        MQTT_POST_SEND_HOOK( pContext );

        /* It is an error to not send the entire PINGREQ packet. */
        if( sendResult < ( int32_t ) packetSize )
 800b890:	697b      	ldr	r3, [r7, #20]
 800b892:	461a      	mov	r2, r3
 800b894:	69bb      	ldr	r3, [r7, #24]
 800b896:	4293      	cmp	r3, r2
 800b898:	da02      	bge.n	800b8a0 <MQTT_Ping+0x74>
        {
            LogError( ( "Transport send failed for PINGREQ packet." ) );
            status = MQTTSendFailed;
 800b89a:	2303      	movs	r3, #3
 800b89c:	77fb      	strb	r3, [r7, #31]
 800b89e:	e007      	b.n	800b8b0 <MQTT_Ping+0x84>
        }
        else
        {
            pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	649a      	str	r2, [r3, #72]	; 0x48
            pContext->waitingForPingResp = true;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            LogDebug( ( "Sent %ld bytes of PINGREQ packet.",
                        ( long int ) sendResult ) );
        }
    }

    return status;
 800b8b0:	7ffb      	ldrb	r3, [r7, #31]
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3720      	adds	r7, #32
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}

0800b8ba <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800b8ba:	b580      	push	{r7, lr}
 800b8bc:	b084      	sub	sp, #16
 800b8be:	af00      	add	r7, sp, #0
 800b8c0:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d011      	beq.n	800b8f0 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d00d      	beq.n	800b8f0 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6a1b      	ldr	r3, [r3, #32]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d009      	beq.n	800b8f0 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        status = receiveSingleIteration( pContext, true );
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f7ff fa0e 	bl	800ad08 <receiveSingleIteration>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3710      	adds	r7, #16
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}

0800b8fa <MQTT_GetPacketId>:
}

/*-----------------------------------------------------------*/

uint16_t MQTT_GetPacketId( MQTTContext_t * pContext )
{
 800b8fa:	b480      	push	{r7}
 800b8fc:	b085      	sub	sp, #20
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	6078      	str	r0, [r7, #4]
    uint16_t packetId = 0U;
 800b902:	2300      	movs	r3, #0
 800b904:	81fb      	strh	r3, [r7, #14]

    if( pContext != NULL )
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d012      	beq.n	800b932 <MQTT_GetPacketId+0x38>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        packetId = pContext->nextPacketId;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b910:	81fb      	strh	r3, [r7, #14]

        /* A packet ID of zero is not a valid packet ID. When the max ID
         * is reached the next one should start at 1. */
        if( pContext->nextPacketId == ( uint16_t ) UINT16_MAX )
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b916:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b91a:	4293      	cmp	r3, r2
 800b91c:	d103      	bne.n	800b926 <MQTT_GetPacketId+0x2c>
        {
            pContext->nextPacketId = 1;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2201      	movs	r2, #1
 800b922:	851a      	strh	r2, [r3, #40]	; 0x28
 800b924:	e005      	b.n	800b932 <MQTT_GetPacketId+0x38>
        }
        else
        {
            pContext->nextPacketId++;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b92a:	3301      	adds	r3, #1
 800b92c:	b29a      	uxth	r2, r3
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	851a      	strh	r2, [r3, #40]	; 0x28
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return packetId;
 800b932:	89fb      	ldrh	r3, [r7, #14]
}
 800b934:	4618      	mov	r0, r3
 800b936:	3714      	adds	r7, #20
 800b938:	46bd      	mov	sp, r7
 800b93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93e:	4770      	bx	lr

0800b940 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800b940:	b480      	push	{r7}
 800b942:	b085      	sub	sp, #20
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2b7f      	cmp	r3, #127	; 0x7f
 800b94c:	d802      	bhi.n	800b954 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800b94e:	2301      	movs	r3, #1
 800b950:	60fb      	str	r3, [r7, #12]
 800b952:	e00f      	b.n	800b974 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b95a:	d202      	bcs.n	800b962 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800b95c:	2302      	movs	r3, #2
 800b95e:	60fb      	str	r3, [r7, #12]
 800b960:	e008      	b.n	800b974 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b968:	d202      	bcs.n	800b970 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800b96a:	2303      	movs	r3, #3
 800b96c:	60fb      	str	r3, [r7, #12]
 800b96e:	e001      	b.n	800b974 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800b970:	2304      	movs	r3, #4
 800b972:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800b974:	68fb      	ldr	r3, [r7, #12]
}
 800b976:	4618      	mov	r0, r3
 800b978:	3714      	adds	r7, #20
 800b97a:	46bd      	mov	sp, r7
 800b97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b980:	4770      	bx	lr
	...

0800b984 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b086      	sub	sp, #24
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800b98e:	2300      	movs	r3, #0
 800b990:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d106      	bne.n	800b9aa <encodeRemainingLength+0x26>
 800b99c:	4b12      	ldr	r3, [pc, #72]	; (800b9e8 <encodeRemainingLength+0x64>)
 800b99e:	4a13      	ldr	r2, [pc, #76]	; (800b9ec <encodeRemainingLength+0x68>)
 800b9a0:	f240 11f1 	movw	r1, #497	; 0x1f1
 800b9a4:	4812      	ldr	r0, [pc, #72]	; (800b9f0 <encodeRemainingLength+0x6c>)
 800b9a6:	f005 f9a1 	bl	8010cec <__assert_func>

    pLengthEnd = pDestination;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9b6:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	09db      	lsrs	r3, r3, #7
 800b9bc:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d003      	beq.n	800b9cc <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800b9c4:	7dfb      	ldrb	r3, [r7, #23]
 800b9c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b9ca:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	7dfa      	ldrb	r2, [r7, #23]
 800b9d0:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1e7      	bne.n	800b9ae <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800b9de:	693b      	ldr	r3, [r7, #16]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3718      	adds	r7, #24
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	08014cac 	.word	0x08014cac
 800b9ec:	08015400 	.word	0x08015400
 800b9f0:	08014cc4 	.word	0x08014cc4

0800b9f4 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b086      	sub	sp, #24
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	60f8      	str	r0, [r7, #12]
 800b9fc:	60b9      	str	r1, [r7, #8]
 800b9fe:	4613      	mov	r3, r2
 800ba00:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800ba02:	2300      	movs	r3, #0
 800ba04:	617b      	str	r3, [r7, #20]

    /* Typecast const char * typed source buffer to const uint8_t *.
     * This is to use same type buffers in memcpy. */
    const uint8_t * pSourceBuffer = ( const uint8_t * ) pSource;
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	613b      	str	r3, [r7, #16]

    assert( pDestination != NULL );
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d106      	bne.n	800ba1e <encodeString+0x2a>
 800ba10:	4b15      	ldr	r3, [pc, #84]	; (800ba68 <encodeString+0x74>)
 800ba12:	4a16      	ldr	r2, [pc, #88]	; (800ba6c <encodeString+0x78>)
 800ba14:	f240 2115 	movw	r1, #533	; 0x215
 800ba18:	4815      	ldr	r0, [pc, #84]	; (800ba70 <encodeString+0x7c>)
 800ba1a:	f005 f967 	bl	8010cec <__assert_func>

    pBuffer = pDestination;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800ba22:	88fb      	ldrh	r3, [r7, #6]
 800ba24:	0a1b      	lsrs	r3, r3, #8
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	b2da      	uxtb	r2, r3
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	3301      	adds	r3, #1
 800ba32:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800ba34:	88fb      	ldrh	r3, [r7, #6]
 800ba36:	b2da      	uxtb	r2, r3
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSourceBuffer != NULL )
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d005      	beq.n	800ba54 <encodeString+0x60>
    {
        ( void ) memcpy( pBuffer, pSourceBuffer, sourceLength );
 800ba48:	88fb      	ldrh	r3, [r7, #6]
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	6939      	ldr	r1, [r7, #16]
 800ba4e:	6978      	ldr	r0, [r7, #20]
 800ba50:	f005 faaf 	bl	8010fb2 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800ba54:	88fb      	ldrh	r3, [r7, #6]
 800ba56:	697a      	ldr	r2, [r7, #20]
 800ba58:	4413      	add	r3, r2
 800ba5a:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800ba5c:	697b      	ldr	r3, [r7, #20]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3718      	adds	r7, #24
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	bf00      	nop
 800ba68:	08014cac 	.word	0x08014cac
 800ba6c:	08015418 	.word	0x08015418
 800ba70:	08014cc4 	.word	0x08014cc4

0800ba74 <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b088      	sub	sp, #32
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	61fb      	str	r3, [r7, #28]
 800ba82:	2301      	movs	r3, #1
 800ba84:	61bb      	str	r3, [r7, #24]
 800ba86:	2300      	movs	r3, #0
 800ba88:	617b      	str	r3, [r7, #20]
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800ba92:	2300      	movs	r3, #0
 800ba94:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800ba96:	69bb      	ldr	r3, [r7, #24]
 800ba98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ba9c:	d903      	bls.n	800baa6 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800ba9e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800baa2:	61fb      	str	r3, [r7, #28]
 800baa4:	e01c      	b.n	800bae0 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800baa6:	f107 010b 	add.w	r1, r7, #11
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2201      	movs	r2, #1
 800baae:	6838      	ldr	r0, [r7, #0]
 800bab0:	4798      	blx	r3
 800bab2:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d10f      	bne.n	800bada <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800baba:	7afb      	ldrb	r3, [r7, #11]
 800babc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bac0:	69ba      	ldr	r2, [r7, #24]
 800bac2:	fb02 f303 	mul.w	r3, r2, r3
 800bac6:	69fa      	ldr	r2, [r7, #28]
 800bac8:	4413      	add	r3, r2
 800baca:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800bacc:	69bb      	ldr	r3, [r7, #24]
 800bace:	01db      	lsls	r3, r3, #7
 800bad0:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	3301      	adds	r3, #1
 800bad6:	617b      	str	r3, [r7, #20]
 800bad8:	e002      	b.n	800bae0 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800bada:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bade:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800bae0:	69fb      	ldr	r3, [r7, #28]
 800bae2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bae6:	d004      	beq.n	800baf2 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800bae8:	7afb      	ldrb	r3, [r7, #11]
 800baea:	b25b      	sxtb	r3, r3
 800baec:	2b00      	cmp	r3, #0
 800baee:	dbd2      	blt.n	800ba96 <getRemainingLength+0x22>
 800baf0:	e000      	b.n	800baf4 <getRemainingLength+0x80>
            break;
 800baf2:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800baf4:	69fb      	ldr	r3, [r7, #28]
 800baf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bafa:	d00a      	beq.n	800bb12 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800bafc:	69f8      	ldr	r0, [r7, #28]
 800bafe:	f7ff ff1f 	bl	800b940 <remainingLengthEncodedSize>
 800bb02:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800bb04:	697a      	ldr	r2, [r7, #20]
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d002      	beq.n	800bb12 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800bb0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb10:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800bb12:	69fb      	ldr	r3, [r7, #28]
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3720      	adds	r7, #32
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b08a      	sub	sp, #40	; 0x28
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	627b      	str	r3, [r7, #36]	; 0x24
    size_t multiplier = 1;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800bb30:	2300      	movs	r3, #0
 800bb32:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800bb34:	2300      	movs	r3, #0
 800bb36:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800bb40:	6a3b      	ldr	r3, [r7, #32]
 800bb42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bb46:	d905      	bls.n	800bb54 <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800bb48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb4c:	627b      	str	r3, [r7, #36]	; 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800bb4e:	2305      	movs	r3, #5
 800bb50:	76bb      	strb	r3, [r7, #26]
 800bb52:	e01d      	b.n	800bb90 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	681a      	ldr	r2, [r3, #0]
 800bb58:	69fb      	ldr	r3, [r7, #28]
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d915      	bls.n	800bb8c <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800bb60:	69fb      	ldr	r3, [r7, #28]
 800bb62:	3301      	adds	r3, #1
 800bb64:	68fa      	ldr	r2, [r7, #12]
 800bb66:	4413      	add	r3, r2
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800bb6c:	7efb      	ldrb	r3, [r7, #27]
 800bb6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb72:	6a3a      	ldr	r2, [r7, #32]
 800bb74:	fb02 f303 	mul.w	r3, r2, r3
 800bb78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb7a:	4413      	add	r3, r2
 800bb7c:	627b      	str	r3, [r7, #36]	; 0x24
                multiplier *= 128U;
 800bb7e:	6a3b      	ldr	r3, [r7, #32]
 800bb80:	01db      	lsls	r3, r3, #7
 800bb82:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	3301      	adds	r3, #1
 800bb88:	61fb      	str	r3, [r7, #28]
 800bb8a:	e001      	b.n	800bb90 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800bb8c:	230b      	movs	r3, #11
 800bb8e:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800bb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb96:	d006      	beq.n	800bba6 <processRemainingLength+0x8a>
 800bb98:	7ebb      	ldrb	r3, [r7, #26]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d103      	bne.n	800bba6 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800bb9e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	dbcc      	blt.n	800bb40 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800bba6:	7ebb      	ldrb	r3, [r7, #26]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d111      	bne.n	800bbd0 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800bbac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bbae:	f7ff fec7 	bl	800b940 <remainingLengthEncodedSize>
 800bbb2:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800bbb4:	69fa      	ldr	r2, [r7, #28]
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d002      	beq.n	800bbc2 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800bbbc:	2305      	movs	r3, #5
 800bbbe:	76bb      	strb	r3, [r7, #26]
 800bbc0:	e006      	b.n	800bbd0 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbc6:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800bbc8:	69fb      	ldr	r3, [r7, #28]
 800bbca:	1c5a      	adds	r2, r3, #1
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800bbd0:	7ebb      	ldrb	r3, [r7, #26]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3728      	adds	r7, #40	; 0x28
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800bbda:	b480      	push	{r7}
 800bbdc:	b085      	sub	sp, #20
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800bbe8:	79fb      	ldrb	r3, [r7, #7]
 800bbea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bbee:	2bd0      	cmp	r3, #208	; 0xd0
 800bbf0:	d01d      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bbf2:	2bd0      	cmp	r3, #208	; 0xd0
 800bbf4:	d826      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bbf6:	2bb0      	cmp	r3, #176	; 0xb0
 800bbf8:	d019      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bbfa:	2bb0      	cmp	r3, #176	; 0xb0
 800bbfc:	d822      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bbfe:	2b90      	cmp	r3, #144	; 0x90
 800bc00:	d015      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bc02:	2b90      	cmp	r3, #144	; 0x90
 800bc04:	d81e      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bc06:	2b70      	cmp	r3, #112	; 0x70
 800bc08:	d011      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bc0a:	2b70      	cmp	r3, #112	; 0x70
 800bc0c:	d81a      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bc0e:	2b60      	cmp	r3, #96	; 0x60
 800bc10:	d010      	beq.n	800bc34 <incomingPacketValid+0x5a>
 800bc12:	2b60      	cmp	r3, #96	; 0x60
 800bc14:	d816      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bc16:	2b50      	cmp	r3, #80	; 0x50
 800bc18:	d009      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bc1a:	2b50      	cmp	r3, #80	; 0x50
 800bc1c:	d812      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bc1e:	2b40      	cmp	r3, #64	; 0x40
 800bc20:	d005      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bc22:	2b40      	cmp	r3, #64	; 0x40
 800bc24:	d80e      	bhi.n	800bc44 <incomingPacketValid+0x6a>
 800bc26:	2b20      	cmp	r3, #32
 800bc28:	d001      	beq.n	800bc2e <incomingPacketValid+0x54>
 800bc2a:	2b30      	cmp	r3, #48	; 0x30
 800bc2c:	d10a      	bne.n	800bc44 <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800bc2e:	2301      	movs	r3, #1
 800bc30:	73fb      	strb	r3, [r7, #15]
            break;
 800bc32:	e00a      	b.n	800bc4a <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800bc34:	79fb      	ldrb	r3, [r7, #7]
 800bc36:	f003 0302 	and.w	r3, r3, #2
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d004      	beq.n	800bc48 <incomingPacketValid+0x6e>
            {
                status = true;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800bc42:	e001      	b.n	800bc48 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800bc44:	bf00      	nop
 800bc46:	e000      	b.n	800bc4a <incomingPacketValid+0x70>
            break;
 800bc48:	bf00      	nop
    }

    return status;
 800bc4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3714      	adds	r7, #20
 800bc50:	46bd      	mov	sp, r7
 800bc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc56:	4770      	bx	lr

0800bc58 <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b087      	sub	sp, #28
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	60f8      	str	r0, [r7, #12]
 800bc60:	460b      	mov	r3, r1
 800bc62:	607a      	str	r2, [r7, #4]
 800bc64:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800bc66:	2300      	movs	r3, #0
 800bc68:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800bc6a:	7afb      	ldrb	r3, [r7, #11]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d106      	bne.n	800bc7e <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800bc70:	68fa      	ldr	r2, [r7, #12]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d209      	bcs.n	800bc8c <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800bc78:	2305      	movs	r3, #5
 800bc7a:	75fb      	strb	r3, [r7, #23]
 800bc7c:	e006      	b.n	800bc8c <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	3302      	adds	r3, #2
 800bc82:	68fa      	ldr	r2, [r7, #12]
 800bc84:	429a      	cmp	r2, r3
 800bc86:	d201      	bcs.n	800bc8c <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800bc88:	2305      	movs	r3, #5
 800bc8a:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800bc8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	371c      	adds	r7, #28
 800bc92:	46bd      	mov	sp, r7
 800bc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc98:	4770      	bx	lr
	...

0800bc9c <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b084      	sub	sp, #16
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	4603      	mov	r3, r0
 800bca4:	6039      	str	r1, [r7, #0]
 800bca6:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d106      	bne.n	800bcc0 <processPublishFlags+0x24>
 800bcb2:	4b20      	ldr	r3, [pc, #128]	; (800bd34 <processPublishFlags+0x98>)
 800bcb4:	4a20      	ldr	r2, [pc, #128]	; (800bd38 <processPublishFlags+0x9c>)
 800bcb6:	f240 31ef 	movw	r1, #1007	; 0x3ef
 800bcba:	4820      	ldr	r0, [pc, #128]	; (800bd3c <processPublishFlags+0xa0>)
 800bcbc:	f005 f816 	bl	8010cec <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800bcc0:	79fb      	ldrb	r3, [r7, #7]
 800bcc2:	f003 0304 	and.w	r3, r3, #4
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d00b      	beq.n	800bce2 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800bcca:	79fb      	ldrb	r3, [r7, #7]
 800bccc:	f003 0302 	and.w	r3, r3, #2
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d002      	beq.n	800bcda <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800bcd4:	2305      	movs	r3, #5
 800bcd6:	73fb      	strb	r3, [r7, #15]
 800bcd8:	e00f      	b.n	800bcfa <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	2202      	movs	r2, #2
 800bcde:	701a      	strb	r2, [r3, #0]
 800bce0:	e00b      	b.n	800bcfa <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800bce2:	79fb      	ldrb	r3, [r7, #7]
 800bce4:	f003 0302 	and.w	r3, r3, #2
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d003      	beq.n	800bcf4 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	2201      	movs	r2, #1
 800bcf0:	701a      	strb	r2, [r3, #0]
 800bcf2:	e002      	b.n	800bcfa <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800bcfa:	7bfb      	ldrb	r3, [r7, #15]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d113      	bne.n	800bd28 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800bd00:	79fb      	ldrb	r3, [r7, #7]
 800bd02:	f003 0301 	and.w	r3, r3, #1
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	bf14      	ite	ne
 800bd0a:	2301      	movne	r3, #1
 800bd0c:	2300      	moveq	r3, #0
 800bd0e:	b2da      	uxtb	r2, r3
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800bd14:	79fb      	ldrb	r3, [r7, #7]
 800bd16:	f003 0308 	and.w	r3, r3, #8
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	bf14      	ite	ne
 800bd1e:	2301      	movne	r3, #1
 800bd20:	2300      	moveq	r3, #0
 800bd22:	b2da      	uxtb	r2, r3
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	08014cf8 	.word	0x08014cf8
 800bd38:	08015428 	.word	0x08015428
 800bd3c:	08014cc4 	.word	0x08014cc4

0800bd40 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800bd40:	b5b0      	push	{r4, r5, r7, lr}
 800bd42:	b088      	sub	sp, #32
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	4603      	mov	r3, r0
 800bd48:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800bd4a:	4b0c      	ldr	r3, [pc, #48]	; (800bd7c <logConnackResponse+0x3c>)
 800bd4c:	f107 0408 	add.w	r4, r7, #8
 800bd50:	461d      	mov	r5, r3
 800bd52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bd56:	e895 0003 	ldmia.w	r5, {r0, r1}
 800bd5a:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800bd5e:	79fb      	ldrb	r3, [r7, #7]
 800bd60:	2b05      	cmp	r3, #5
 800bd62:	d906      	bls.n	800bd72 <logConnackResponse+0x32>
 800bd64:	4b06      	ldr	r3, [pc, #24]	; (800bd80 <logConnackResponse+0x40>)
 800bd66:	4a07      	ldr	r2, [pc, #28]	; (800bd84 <logConnackResponse+0x44>)
 800bd68:	f240 412f 	movw	r1, #1071	; 0x42f
 800bd6c:	4806      	ldr	r0, [pc, #24]	; (800bd88 <logConnackResponse+0x48>)
 800bd6e:	f004 ffbd 	bl	8010cec <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800bd72:	bf00      	nop
 800bd74:	3720      	adds	r7, #32
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bdb0      	pop	{r4, r5, r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	08014e58 	.word	0x08014e58
 800bd80:	08014e44 	.word	0x08014e44
 800bd84:	0801543c 	.word	0x0801543c
 800bd88:	08014cc4 	.word	0x08014cc4

0800bd8c <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b084      	sub	sp, #16
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
 800bd94:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800bd96:	2300      	movs	r3, #0
 800bd98:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d106      	bne.n	800bdb2 <deserializeConnack+0x26>
 800bda4:	4b2a      	ldr	r3, [pc, #168]	; (800be50 <deserializeConnack+0xc4>)
 800bda6:	4a2b      	ldr	r2, [pc, #172]	; (800be54 <deserializeConnack+0xc8>)
 800bda8:	f240 4145 	movw	r1, #1093	; 0x445
 800bdac:	482a      	ldr	r0, [pc, #168]	; (800be58 <deserializeConnack+0xcc>)
 800bdae:	f004 ff9d 	bl	8010cec <__assert_func>
    assert( pSessionPresent != NULL );
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d106      	bne.n	800bdc6 <deserializeConnack+0x3a>
 800bdb8:	4b28      	ldr	r3, [pc, #160]	; (800be5c <deserializeConnack+0xd0>)
 800bdba:	4a26      	ldr	r2, [pc, #152]	; (800be54 <deserializeConnack+0xc8>)
 800bdbc:	f240 4146 	movw	r1, #1094	; 0x446
 800bdc0:	4825      	ldr	r0, [pc, #148]	; (800be58 <deserializeConnack+0xcc>)
 800bdc2:	f004 ff93 	bl	8010cec <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	689b      	ldr	r3, [r3, #8]
 800bdd0:	2b02      	cmp	r3, #2
 800bdd2:	d002      	beq.n	800bdda <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800bdd4:	2305      	movs	r3, #5
 800bdd6:	73fb      	strb	r3, [r7, #15]
 800bdd8:	e01d      	b.n	800be16 <deserializeConnack+0x8a>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	f043 0301 	orr.w	r3, r3, #1
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d002      	beq.n	800bdee <deserializeConnack+0x62>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800bde8:	2305      	movs	r3, #5
 800bdea:	73fb      	strb	r3, [r7, #15]
 800bdec:	e013      	b.n	800be16 <deserializeConnack+0x8a>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d00a      	beq.n	800be10 <deserializeConnack+0x84>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	3301      	adds	r3, #1
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d005      	beq.n	800be16 <deserializeConnack+0x8a>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800be0a:	2305      	movs	r3, #5
 800be0c:	73fb      	strb	r3, [r7, #15]
 800be0e:	e002      	b.n	800be16 <deserializeConnack+0x8a>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	2200      	movs	r2, #0
 800be14:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800be16:	7bfb      	ldrb	r3, [r7, #15]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d114      	bne.n	800be46 <deserializeConnack+0xba>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	3301      	adds	r3, #1
 800be20:	781b      	ldrb	r3, [r3, #0]
 800be22:	2b05      	cmp	r3, #5
 800be24:	d902      	bls.n	800be2c <deserializeConnack+0xa0>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800be26:	2305      	movs	r3, #5
 800be28:	73fb      	strb	r3, [r7, #15]
 800be2a:	e00c      	b.n	800be46 <deserializeConnack+0xba>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	3301      	adds	r3, #1
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	4618      	mov	r0, r3
 800be34:	f7ff ff84 	bl	800bd40 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	3301      	adds	r3, #1
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d001      	beq.n	800be46 <deserializeConnack+0xba>
            {
                status = MQTTServerRefused;
 800be42:	2306      	movs	r3, #6
 800be44:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800be46:	7bfb      	ldrb	r3, [r7, #15]
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3710      	adds	r7, #16
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	08014e70 	.word	0x08014e70
 800be54:	08015450 	.word	0x08015450
 800be58:	08014cc4 	.word	0x08014cc4
 800be5c:	08014e84 	.word	0x08014e84

0800be60 <calculateSubscriptionPacketSize>:
static MQTTStatus_t calculateSubscriptionPacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                                     size_t subscriptionCount,
                                                     size_t * pRemainingLength,
                                                     size_t * pPacketSize,
                                                     MQTTSubscriptionType_t subscriptionType )
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b088      	sub	sp, #32
 800be64:	af00      	add	r7, sp, #0
 800be66:	60f8      	str	r0, [r7, #12]
 800be68:	60b9      	str	r1, [r7, #8]
 800be6a:	607a      	str	r2, [r7, #4]
 800be6c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800be6e:	2300      	movs	r3, #0
 800be70:	77fb      	strb	r3, [r7, #31]
    size_t i = 0, packetSize = 0;
 800be72:	2300      	movs	r3, #0
 800be74:	61bb      	str	r3, [r7, #24]
 800be76:	2300      	movs	r3, #0
 800be78:	617b      	str	r3, [r7, #20]

    assert( pSubscriptionList != NULL );
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d106      	bne.n	800be8e <calculateSubscriptionPacketSize+0x2e>
 800be80:	4b3d      	ldr	r3, [pc, #244]	; (800bf78 <calculateSubscriptionPacketSize+0x118>)
 800be82:	4a3e      	ldr	r2, [pc, #248]	; (800bf7c <calculateSubscriptionPacketSize+0x11c>)
 800be84:	f240 419b 	movw	r1, #1179	; 0x49b
 800be88:	483d      	ldr	r0, [pc, #244]	; (800bf80 <calculateSubscriptionPacketSize+0x120>)
 800be8a:	f004 ff2f 	bl	8010cec <__assert_func>
    assert( subscriptionCount != 0U );
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d106      	bne.n	800bea2 <calculateSubscriptionPacketSize+0x42>
 800be94:	4b3b      	ldr	r3, [pc, #236]	; (800bf84 <calculateSubscriptionPacketSize+0x124>)
 800be96:	4a39      	ldr	r2, [pc, #228]	; (800bf7c <calculateSubscriptionPacketSize+0x11c>)
 800be98:	f240 419c 	movw	r1, #1180	; 0x49c
 800be9c:	4838      	ldr	r0, [pc, #224]	; (800bf80 <calculateSubscriptionPacketSize+0x120>)
 800be9e:	f004 ff25 	bl	8010cec <__assert_func>
    assert( pRemainingLength != NULL );
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d106      	bne.n	800beb6 <calculateSubscriptionPacketSize+0x56>
 800bea8:	4b37      	ldr	r3, [pc, #220]	; (800bf88 <calculateSubscriptionPacketSize+0x128>)
 800beaa:	4a34      	ldr	r2, [pc, #208]	; (800bf7c <calculateSubscriptionPacketSize+0x11c>)
 800beac:	f240 419d 	movw	r1, #1181	; 0x49d
 800beb0:	4833      	ldr	r0, [pc, #204]	; (800bf80 <calculateSubscriptionPacketSize+0x120>)
 800beb2:	f004 ff1b 	bl	8010cec <__assert_func>
    assert( pPacketSize != NULL );
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d106      	bne.n	800beca <calculateSubscriptionPacketSize+0x6a>
 800bebc:	4b33      	ldr	r3, [pc, #204]	; (800bf8c <calculateSubscriptionPacketSize+0x12c>)
 800bebe:	4a2f      	ldr	r2, [pc, #188]	; (800bf7c <calculateSubscriptionPacketSize+0x11c>)
 800bec0:	f240 419e 	movw	r1, #1182	; 0x49e
 800bec4:	482e      	ldr	r0, [pc, #184]	; (800bf80 <calculateSubscriptionPacketSize+0x120>)
 800bec6:	f004 ff11 	bl	8010cec <__assert_func>

    /* The variable header of a subscription packet consists of a 2-byte packet
     * identifier. */
    packetSize += sizeof( uint16_t );
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	3302      	adds	r3, #2
 800bece:	617b      	str	r3, [r7, #20]

    /* Sum the lengths of all subscription topic filters; add 1 byte for each
     * subscription's QoS if type is MQTT_SUBSCRIBE. */
    for( i = 0; i < subscriptionCount; i++ )
 800bed0:	2300      	movs	r3, #0
 800bed2:	61bb      	str	r3, [r7, #24]
 800bed4:	e02f      	b.n	800bf36 <calculateSubscriptionPacketSize+0xd6>
    {
        /* Add the length of the topic filter. MQTT strings are prepended
         * with 2 byte string length field. Hence 2 bytes are added to size. */
        packetSize += pSubscriptionList[ i ].topicFilterLength + sizeof( uint16_t );
 800bed6:	69ba      	ldr	r2, [r7, #24]
 800bed8:	4613      	mov	r3, r2
 800beda:	005b      	lsls	r3, r3, #1
 800bedc:	4413      	add	r3, r2
 800bede:	009b      	lsls	r3, r3, #2
 800bee0:	461a      	mov	r2, r3
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	4413      	add	r3, r2
 800bee6:	891b      	ldrh	r3, [r3, #8]
 800bee8:	461a      	mov	r2, r3
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	4413      	add	r3, r2
 800beee:	3302      	adds	r3, #2
 800bef0:	617b      	str	r3, [r7, #20]

        /* Only SUBSCRIBE packets include the QoS. */
        if( subscriptionType == MQTT_SUBSCRIBE )
 800bef2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d102      	bne.n	800bf00 <calculateSubscriptionPacketSize+0xa0>
        {
            packetSize += 1U;
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	3301      	adds	r3, #1
 800befe:	617b      	str	r3, [r7, #20]
        }

        /* Validate each topic filter. */
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800bf00:	69ba      	ldr	r2, [r7, #24]
 800bf02:	4613      	mov	r3, r2
 800bf04:	005b      	lsls	r3, r3, #1
 800bf06:	4413      	add	r3, r2
 800bf08:	009b      	lsls	r3, r3, #2
 800bf0a:	461a      	mov	r2, r3
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	4413      	add	r3, r2
 800bf10:	891b      	ldrh	r3, [r3, #8]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d00a      	beq.n	800bf2c <calculateSubscriptionPacketSize+0xcc>
            ( pSubscriptionList[ i ].pTopicFilter == NULL ) )
 800bf16:	69ba      	ldr	r2, [r7, #24]
 800bf18:	4613      	mov	r3, r2
 800bf1a:	005b      	lsls	r3, r3, #1
 800bf1c:	4413      	add	r3, r2
 800bf1e:	009b      	lsls	r3, r3, #2
 800bf20:	461a      	mov	r2, r3
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	4413      	add	r3, r2
 800bf26:	685b      	ldr	r3, [r3, #4]
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d101      	bne.n	800bf30 <calculateSubscriptionPacketSize+0xd0>
        {
            status = MQTTBadParameter;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	77fb      	strb	r3, [r7, #31]
    for( i = 0; i < subscriptionCount; i++ )
 800bf30:	69bb      	ldr	r3, [r7, #24]
 800bf32:	3301      	adds	r3, #1
 800bf34:	61bb      	str	r3, [r7, #24]
 800bf36:	69ba      	ldr	r2, [r7, #24]
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d3cb      	bcc.n	800bed6 <calculateSubscriptionPacketSize+0x76>
    }

    /* At this point, the "Remaining length" has been calculated. Return error
     * if the "Remaining length" exceeds what is allowed by MQTT 3.1.1. Otherwise,
     * set the output parameter.*/
    if( packetSize > MQTT_MAX_REMAINING_LENGTH )
 800bf3e:	697b      	ldr	r3, [r7, #20]
 800bf40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bf44:	d301      	bcc.n	800bf4a <calculateSubscriptionPacketSize+0xea>
    {
        LogError( ( "Subscription packet length of %lu exceeds"
                    "the MQTT 3.1.1 maximum packet length of %lu.",
                    ( unsigned long ) packetSize,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = MQTTBadParameter;
 800bf46:	2301      	movs	r3, #1
 800bf48:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800bf4a:	7ffb      	ldrb	r3, [r7, #31]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d10d      	bne.n	800bf6c <calculateSubscriptionPacketSize+0x10c>
    {
        *pRemainingLength = packetSize;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	697a      	ldr	r2, [r7, #20]
 800bf54:	601a      	str	r2, [r3, #0]

        /* Calculate the full size of the subscription packet by adding
         * number of bytes required to encode the "Remaining length" field
         * plus 1 byte for the "Packet type" field. */
        packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800bf56:	6978      	ldr	r0, [r7, #20]
 800bf58:	f7ff fcf2 	bl	800b940 <remainingLengthEncodedSize>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	3301      	adds	r3, #1
 800bf60:	697a      	ldr	r2, [r7, #20]
 800bf62:	4413      	add	r3, r2
 800bf64:	617b      	str	r3, [r7, #20]

        /*Set the pPacketSize output parameter. */
        *pPacketSize = packetSize;
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	697a      	ldr	r2, [r7, #20]
 800bf6a:	601a      	str	r2, [r3, #0]

    LogDebug( ( "Subscription packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );

    return status;
 800bf6c:	7ffb      	ldrb	r3, [r7, #31]
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3720      	adds	r7, #32
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	08014e9c 	.word	0x08014e9c
 800bf7c:	08015464 	.word	0x08015464
 800bf80:	08014cc4 	.word	0x08014cc4
 800bf84:	08014eb8 	.word	0x08014eb8
 800bf88:	08014d10 	.word	0x08014d10
 800bf8c:	08014d2c 	.word	0x08014d2c

0800bf90 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b086      	sub	sp, #24
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d106      	bne.n	800bfba <readSubackStatus+0x2a>
 800bfac:	4b17      	ldr	r3, [pc, #92]	; (800c00c <readSubackStatus+0x7c>)
 800bfae:	4a18      	ldr	r2, [pc, #96]	; (800c010 <readSubackStatus+0x80>)
 800bfb0:	f240 41e7 	movw	r1, #1255	; 0x4e7
 800bfb4:	4817      	ldr	r0, [pc, #92]	; (800c014 <readSubackStatus+0x84>)
 800bfb6:	f004 fe99 	bl	8010cec <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800bfba:	2300      	movs	r3, #0
 800bfbc:	613b      	str	r3, [r7, #16]
 800bfbe:	e019      	b.n	800bff4 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800bfc0:	683a      	ldr	r2, [r7, #0]
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	4413      	add	r3, r2
 800bfc6:	781b      	ldrb	r3, [r3, #0]
 800bfc8:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800bfca:	7bfb      	ldrb	r3, [r7, #15]
 800bfcc:	2b02      	cmp	r3, #2
 800bfce:	dc02      	bgt.n	800bfd6 <readSubackStatus+0x46>
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	da08      	bge.n	800bfe6 <readSubackStatus+0x56>
 800bfd4:	e004      	b.n	800bfe0 <readSubackStatus+0x50>
 800bfd6:	2b80      	cmp	r3, #128	; 0x80
 800bfd8:	d102      	bne.n	800bfe0 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800bfda:	2306      	movs	r3, #6
 800bfdc:	75fb      	strb	r3, [r7, #23]

                break;
 800bfde:	e003      	b.n	800bfe8 <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800bfe0:	2305      	movs	r3, #5
 800bfe2:	75fb      	strb	r3, [r7, #23]

                break;
 800bfe4:	e000      	b.n	800bfe8 <readSubackStatus+0x58>
                break;
 800bfe6:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800bfe8:	7dfb      	ldrb	r3, [r7, #23]
 800bfea:	2b05      	cmp	r3, #5
 800bfec:	d007      	beq.n	800bffe <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	3301      	adds	r3, #1
 800bff2:	613b      	str	r3, [r7, #16]
 800bff4:	693a      	ldr	r2, [r7, #16]
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d3e1      	bcc.n	800bfc0 <readSubackStatus+0x30>
 800bffc:	e000      	b.n	800c000 <readSubackStatus+0x70>
        {
            break;
 800bffe:	bf00      	nop
        }
    }

    return status;
 800c000:	7dfb      	ldrb	r3, [r7, #23]
}
 800c002:	4618      	mov	r0, r3
 800c004:	3718      	adds	r7, #24
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop
 800c00c:	08014ed0 	.word	0x08014ed0
 800c010:	08015484 	.word	0x08015484
 800c014:	08014cc4 	.word	0x08014cc4

0800c018 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b086      	sub	sp, #24
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c022:	2300      	movs	r3, #0
 800c024:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800c026:	2300      	movs	r3, #0
 800c028:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d106      	bne.n	800c03e <deserializeSuback+0x26>
 800c030:	4b1f      	ldr	r3, [pc, #124]	; (800c0b0 <deserializeSuback+0x98>)
 800c032:	4a20      	ldr	r2, [pc, #128]	; (800c0b4 <deserializeSuback+0x9c>)
 800c034:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 800c038:	481f      	ldr	r0, [pc, #124]	; (800c0b8 <deserializeSuback+0xa0>)
 800c03a:	f004 fe57 	bl	8010cec <__assert_func>
    assert( pPacketIdentifier != NULL );
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d106      	bne.n	800c052 <deserializeSuback+0x3a>
 800c044:	4b1d      	ldr	r3, [pc, #116]	; (800c0bc <deserializeSuback+0xa4>)
 800c046:	4a1b      	ldr	r2, [pc, #108]	; (800c0b4 <deserializeSuback+0x9c>)
 800c048:	f240 5121 	movw	r1, #1313	; 0x521
 800c04c:	481a      	ldr	r0, [pc, #104]	; (800c0b8 <deserializeSuback+0xa0>)
 800c04e:	f004 fe4d 	bl	8010cec <__assert_func>

    remainingLength = pSuback->remainingLength;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	689b      	ldr	r3, [r3, #8]
 800c056:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	685b      	ldr	r3, [r3, #4]
 800c05c:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2b02      	cmp	r3, #2
 800c062:	d802      	bhi.n	800c06a <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800c064:	2305      	movs	r3, #5
 800c066:	75fb      	strb	r3, [r7, #23]
 800c068:	e01d      	b.n	800c0a6 <deserializeSuback+0x8e>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	781b      	ldrb	r3, [r3, #0]
 800c06e:	021b      	lsls	r3, r3, #8
 800c070:	b21a      	sxth	r2, r3
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	3301      	adds	r3, #1
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	b21b      	sxth	r3, r3
 800c07a:	4313      	orrs	r3, r2
 800c07c:	b21b      	sxth	r3, r3
 800c07e:	b29a      	uxth	r2, r3
 800c080:	683b      	ldr	r3, [r7, #0]
 800c082:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	881b      	ldrh	r3, [r3, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d102      	bne.n	800c092 <deserializeSuback+0x7a>
        {
            status = MQTTBadResponse;
 800c08c:	2305      	movs	r3, #5
 800c08e:	75fb      	strb	r3, [r7, #23]
 800c090:	e009      	b.n	800c0a6 <deserializeSuback+0x8e>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	1e9a      	subs	r2, r3, #2
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	3302      	adds	r3, #2
 800c09a:	4619      	mov	r1, r3
 800c09c:	4610      	mov	r0, r2
 800c09e:	f7ff ff77 	bl	800bf90 <readSubackStatus>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800c0a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	3718      	adds	r7, #24
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	08014ee8 	.word	0x08014ee8
 800c0b4:	08015498 	.word	0x08015498
 800c0b8:	08014cc4 	.word	0x08014cc4
 800c0bc:	08014ef8 	.word	0x08014ef8

0800c0c0 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b088      	sub	sp, #32
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d106      	bne.n	800c0e8 <deserializePublish+0x28>
 800c0da:	4b53      	ldr	r3, [pc, #332]	; (800c228 <deserializePublish+0x168>)
 800c0dc:	4a53      	ldr	r2, [pc, #332]	; (800c22c <deserializePublish+0x16c>)
 800c0de:	f240 5185 	movw	r1, #1413	; 0x585
 800c0e2:	4853      	ldr	r0, [pc, #332]	; (800c230 <deserializePublish+0x170>)
 800c0e4:	f004 fe02 	bl	8010cec <__assert_func>
    assert( pPacketId != NULL );
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d106      	bne.n	800c0fc <deserializePublish+0x3c>
 800c0ee:	4b51      	ldr	r3, [pc, #324]	; (800c234 <deserializePublish+0x174>)
 800c0f0:	4a4e      	ldr	r2, [pc, #312]	; (800c22c <deserializePublish+0x16c>)
 800c0f2:	f240 5186 	movw	r1, #1414	; 0x586
 800c0f6:	484e      	ldr	r0, [pc, #312]	; (800c230 <deserializePublish+0x170>)
 800c0f8:	f004 fdf8 	bl	8010cec <__assert_func>
    assert( pPublishInfo != NULL );
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d106      	bne.n	800c110 <deserializePublish+0x50>
 800c102:	4b4d      	ldr	r3, [pc, #308]	; (800c238 <deserializePublish+0x178>)
 800c104:	4a49      	ldr	r2, [pc, #292]	; (800c22c <deserializePublish+0x16c>)
 800c106:	f240 5187 	movw	r1, #1415	; 0x587
 800c10a:	4849      	ldr	r0, [pc, #292]	; (800c230 <deserializePublish+0x170>)
 800c10c:	f004 fdee 	bl	8010cec <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d106      	bne.n	800c126 <deserializePublish+0x66>
 800c118:	4b48      	ldr	r3, [pc, #288]	; (800c23c <deserializePublish+0x17c>)
 800c11a:	4a44      	ldr	r2, [pc, #272]	; (800c22c <deserializePublish+0x16c>)
 800c11c:	f44f 61b1 	mov.w	r1, #1416	; 0x588
 800c120:	4843      	ldr	r0, [pc, #268]	; (800c230 <deserializePublish+0x170>)
 800c122:	f004 fde3 	bl	8010cec <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	685b      	ldr	r3, [r3, #4]
 800c12a:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	781b      	ldrb	r3, [r3, #0]
 800c130:	f003 030f 	and.w	r3, r3, #15
 800c134:	b2db      	uxtb	r3, r3
 800c136:	6879      	ldr	r1, [r7, #4]
 800c138:	4618      	mov	r0, r3
 800c13a:	f7ff fdaf 	bl	800bc9c <processPublishFlags>
 800c13e:	4603      	mov	r3, r0
 800c140:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800c142:	7ffb      	ldrb	r3, [r7, #31]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d109      	bne.n	800c15c <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	6898      	ldr	r0, [r3, #8]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	781b      	ldrb	r3, [r3, #0]
 800c150:	2203      	movs	r2, #3
 800c152:	4619      	mov	r1, r3
 800c154:	f7ff fd80 	bl	800bc58 <checkPublishRemainingLength>
 800c158:	4603      	mov	r3, r0
 800c15a:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800c15c:	7ffb      	ldrb	r3, [r7, #31]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d118      	bne.n	800c194 <deserializePublish+0xd4>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800c162:	697b      	ldr	r3, [r7, #20]
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	021b      	lsls	r3, r3, #8
 800c168:	b21a      	sxth	r2, r3
 800c16a:	697b      	ldr	r3, [r7, #20]
 800c16c:	3301      	adds	r3, #1
 800c16e:	781b      	ldrb	r3, [r3, #0]
 800c170:	b21b      	sxth	r3, r3
 800c172:	4313      	orrs	r3, r2
 800c174:	b21b      	sxth	r3, r3
 800c176:	b29a      	uxth	r2, r3
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	6898      	ldr	r0, [r3, #8]
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800c188:	3302      	adds	r3, #2
 800c18a:	461a      	mov	r2, r3
 800c18c:	f7ff fd64 	bl	800bc58 <checkPublishRemainingLength>
 800c190:	4603      	mov	r3, r0
 800c192:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800c194:	7ffb      	ldrb	r3, [r7, #31]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d123      	bne.n	800c1e2 <deserializePublish+0x122>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	1c9a      	adds	r2, r3, #2
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	687a      	ldr	r2, [r7, #4]
 800c1a8:	8912      	ldrh	r2, [r2, #8]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d015      	beq.n	800c1e2 <deserializePublish+0x122>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800c1b6:	69bb      	ldr	r3, [r7, #24]
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	021b      	lsls	r3, r3, #8
 800c1bc:	b21a      	sxth	r2, r3
 800c1be:	69bb      	ldr	r3, [r7, #24]
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	781b      	ldrb	r3, [r3, #0]
 800c1c4:	b21b      	sxth	r3, r3
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	b21b      	sxth	r3, r3
 800c1ca:	b29a      	uxth	r2, r3
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800c1d0:	69bb      	ldr	r3, [r7, #24]
 800c1d2:	3302      	adds	r3, #2
 800c1d4:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	881b      	ldrh	r3, [r3, #0]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d101      	bne.n	800c1e2 <deserializePublish+0x122>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800c1de:	2305      	movs	r3, #5
 800c1e0:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800c1e2:	7ffb      	ldrb	r3, [r7, #31]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d119      	bne.n	800c21c <deserializePublish+0x15c>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	689b      	ldr	r3, [r3, #8]
 800c1ec:	687a      	ldr	r2, [r7, #4]
 800c1ee:	8912      	ldrh	r2, [r2, #8]
 800c1f0:	1a9b      	subs	r3, r3, r2
 800c1f2:	1e9a      	subs	r2, r3, #2
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d004      	beq.n	800c20a <deserializePublish+0x14a>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	691b      	ldr	r3, [r3, #16]
 800c204:	1e9a      	subs	r2, r3, #2
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	691b      	ldr	r3, [r3, #16]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d001      	beq.n	800c216 <deserializePublish+0x156>
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	e000      	b.n	800c218 <deserializePublish+0x158>
 800c216:	2300      	movs	r3, #0
 800c218:	687a      	ldr	r2, [r7, #4]
 800c21a:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800c21c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3720      	adds	r7, #32
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}
 800c226:	bf00      	nop
 800c228:	08014f14 	.word	0x08014f14
 800c22c:	080154ac 	.word	0x080154ac
 800c230:	08014cc4 	.word	0x08014cc4
 800c234:	08014f2c 	.word	0x08014f2c
 800c238:	08014cf8 	.word	0x08014cf8
 800c23c:	08014f40 	.word	0x08014f40

0800c240 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c24a:	2300      	movs	r3, #0
 800c24c:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d106      	bne.n	800c262 <deserializeSimpleAck+0x22>
 800c254:	4b18      	ldr	r3, [pc, #96]	; (800c2b8 <deserializeSimpleAck+0x78>)
 800c256:	4a19      	ldr	r2, [pc, #100]	; (800c2bc <deserializeSimpleAck+0x7c>)
 800c258:	f240 51e1 	movw	r1, #1505	; 0x5e1
 800c25c:	4818      	ldr	r0, [pc, #96]	; (800c2c0 <deserializeSimpleAck+0x80>)
 800c25e:	f004 fd45 	bl	8010cec <__assert_func>
    assert( pPacketIdentifier != NULL );
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d106      	bne.n	800c276 <deserializeSimpleAck+0x36>
 800c268:	4b16      	ldr	r3, [pc, #88]	; (800c2c4 <deserializeSimpleAck+0x84>)
 800c26a:	4a14      	ldr	r2, [pc, #80]	; (800c2bc <deserializeSimpleAck+0x7c>)
 800c26c:	f240 51e2 	movw	r1, #1506	; 0x5e2
 800c270:	4813      	ldr	r0, [pc, #76]	; (800c2c0 <deserializeSimpleAck+0x80>)
 800c272:	f004 fd3b 	bl	8010cec <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	2b02      	cmp	r3, #2
 800c27c:	d002      	beq.n	800c284 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800c27e:	2305      	movs	r3, #5
 800c280:	73fb      	strb	r3, [r7, #15]
 800c282:	e014      	b.n	800c2ae <deserializeSimpleAck+0x6e>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	781b      	ldrb	r3, [r3, #0]
 800c28a:	021b      	lsls	r3, r3, #8
 800c28c:	b21a      	sxth	r2, r3
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	685b      	ldr	r3, [r3, #4]
 800c292:	3301      	adds	r3, #1
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	b21b      	sxth	r3, r3
 800c298:	4313      	orrs	r3, r2
 800c29a:	b21b      	sxth	r3, r3
 800c29c:	b29a      	uxth	r2, r3
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	881b      	ldrh	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d101      	bne.n	800c2ae <deserializeSimpleAck+0x6e>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800c2aa:	2305      	movs	r3, #5
 800c2ac:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800c2ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3710      	adds	r7, #16
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}
 800c2b8:	08014f68 	.word	0x08014f68
 800c2bc:	080154c0 	.word	0x080154c0
 800c2c0:	08014cc4 	.word	0x08014cc4
 800c2c4:	08014ef8 	.word	0x08014ef8

0800c2c8 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b084      	sub	sp, #16
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d106      	bne.n	800c2e8 <deserializePingresp+0x20>
 800c2da:	4b09      	ldr	r3, [pc, #36]	; (800c300 <deserializePingresp+0x38>)
 800c2dc:	4a09      	ldr	r2, [pc, #36]	; (800c304 <deserializePingresp+0x3c>)
 800c2de:	f240 6105 	movw	r1, #1541	; 0x605
 800c2e2:	4809      	ldr	r0, [pc, #36]	; (800c308 <deserializePingresp+0x40>)
 800c2e4:	f004 fd02 	bl	8010cec <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d001      	beq.n	800c2f4 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800c2f0:	2305      	movs	r3, #5
 800c2f2:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800c2f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3710      	adds	r7, #16
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	08014f78 	.word	0x08014f78
 800c304:	080154d8 	.word	0x080154d8
 800c308:	08014cc4 	.word	0x08014cc4

0800c30c <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b086      	sub	sp, #24
 800c310:	af00      	add	r7, sp, #0
 800c312:	60f8      	str	r0, [r7, #12]
 800c314:	60b9      	str	r1, [r7, #8]
 800c316:	607a      	str	r2, [r7, #4]
 800c318:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800c31e:	2300      	movs	r3, #0
 800c320:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	2210      	movs	r2, #16
 800c326:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	3301      	adds	r3, #1
 800c32c:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800c32e:	6839      	ldr	r1, [r7, #0]
 800c330:	6938      	ldr	r0, [r7, #16]
 800c332:	f7ff fb27 	bl	800b984 <encodeRemainingLength>
 800c336:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800c338:	2204      	movs	r2, #4
 800c33a:	492f      	ldr	r1, [pc, #188]	; (800c3f8 <MQTT_SerializeConnectFixedHeader+0xec>)
 800c33c:	6938      	ldr	r0, [r7, #16]
 800c33e:	f7ff fb59 	bl	800b9f4 <encodeString>
 800c342:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	2204      	movs	r2, #4
 800c348:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	3301      	adds	r3, #1
 800c34e:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d003      	beq.n	800c360 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800c358:	7dfb      	ldrb	r3, [r7, #23]
 800c35a:	f043 0302 	orr.w	r3, r3, #2
 800c35e:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d003      	beq.n	800c370 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800c368:	7dfb      	ldrb	r3, [r7, #23]
 800c36a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c36e:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	695b      	ldr	r3, [r3, #20]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d003      	beq.n	800c380 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800c378:	7dfb      	ldrb	r3, [r7, #23]
 800c37a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c37e:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d01c      	beq.n	800c3c0 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800c386:	7dfb      	ldrb	r3, [r7, #23]
 800c388:	f043 0304 	orr.w	r3, r3, #4
 800c38c:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	781b      	ldrb	r3, [r3, #0]
 800c392:	2b01      	cmp	r3, #1
 800c394:	d104      	bne.n	800c3a0 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800c396:	7dfb      	ldrb	r3, [r7, #23]
 800c398:	f043 0308 	orr.w	r3, r3, #8
 800c39c:	75fb      	strb	r3, [r7, #23]
 800c39e:	e007      	b.n	800c3b0 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	2b02      	cmp	r3, #2
 800c3a6:	d103      	bne.n	800c3b0 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800c3a8:	7dfb      	ldrb	r3, [r7, #23]
 800c3aa:	f043 0310 	orr.w	r3, r3, #16
 800c3ae:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	785b      	ldrb	r3, [r3, #1]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d003      	beq.n	800c3c0 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800c3b8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ba:	f043 0320 	orr.w	r3, r3, #32
 800c3be:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	7dfa      	ldrb	r2, [r7, #23]
 800c3c4:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	885b      	ldrh	r3, [r3, #2]
 800c3d0:	0a1b      	lsrs	r3, r3, #8
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	b2da      	uxtb	r2, r3
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	885a      	ldrh	r2, [r3, #2]
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	b2d2      	uxtb	r2, r2
 800c3e4:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	3302      	adds	r3, #2
 800c3ea:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800c3ec:	693b      	ldr	r3, [r7, #16]
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	3718      	adds	r7, #24
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}
 800c3f6:	bf00      	nop
 800c3f8:	08014f8c 	.word	0x08014f8c

0800c3fc <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b088      	sub	sp, #32
 800c400:	af00      	add	r7, sp, #0
 800c402:	60f8      	str	r0, [r7, #12]
 800c404:	60b9      	str	r1, [r7, #8]
 800c406:	607a      	str	r2, [r7, #4]
 800c408:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c40a:	2300      	movs	r3, #0
 800c40c:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800c40e:	230a      	movs	r3, #10
 800c410:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d005      	beq.n	800c424 <MQTT_GetConnectPacketSize+0x28>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d002      	beq.n	800c424 <MQTT_GetConnectPacketSize+0x28>
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d102      	bne.n	800c42a <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800c424:	2301      	movs	r3, #1
 800c426:	77fb      	strb	r3, [r7, #31]
 800c428:	e04f      	b.n	800c4ca <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) || ( pConnectInfo->pClientIdentifier == NULL ) )
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	891b      	ldrh	r3, [r3, #8]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d003      	beq.n	800c43a <MQTT_GetConnectPacketSize+0x3e>
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d102      	bne.n	800c440 <MQTT_GetConnectPacketSize+0x44>
    {
        LogError( ( "Mqtt_GetConnectPacketSize() client identifier must be set." ) );
        status = MQTTBadParameter;
 800c43a:	2301      	movs	r3, #1
 800c43c:	77fb      	strb	r3, [r7, #31]
 800c43e:	e044      	b.n	800c4ca <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d007      	beq.n	800c456 <MQTT_GetConnectPacketSize+0x5a>
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	691b      	ldr	r3, [r3, #16]
 800c44a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c44e:	d302      	bcc.n	800c456 <MQTT_GetConnectPacketSize+0x5a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800c450:	2301      	movs	r3, #1
 800c452:	77fb      	strb	r3, [r7, #31]
 800c454:	e039      	b.n	800c4ca <MQTT_GetConnectPacketSize+0xce>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	891b      	ldrh	r3, [r3, #8]
 800c45a:	461a      	mov	r2, r3
 800c45c:	69bb      	ldr	r3, [r7, #24]
 800c45e:	4413      	add	r3, r2
 800c460:	3302      	adds	r3, #2
 800c462:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d009      	beq.n	800c47e <MQTT_GetConnectPacketSize+0x82>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	891b      	ldrh	r3, [r3, #8]
 800c46e:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800c474:	441a      	add	r2, r3
 800c476:	69bb      	ldr	r3, [r7, #24]
 800c478:	4413      	add	r3, r2
 800c47a:	3304      	adds	r3, #4
 800c47c:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	68db      	ldr	r3, [r3, #12]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d006      	beq.n	800c494 <MQTT_GetConnectPacketSize+0x98>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	8a1b      	ldrh	r3, [r3, #16]
 800c48a:	461a      	mov	r2, r3
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	4413      	add	r3, r2
 800c490:	3302      	adds	r3, #2
 800c492:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	695b      	ldr	r3, [r3, #20]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d006      	beq.n	800c4aa <MQTT_GetConnectPacketSize+0xae>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	8b1b      	ldrh	r3, [r3, #24]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	69bb      	ldr	r3, [r7, #24]
 800c4a4:	4413      	add	r3, r2
 800c4a6:	3302      	adds	r3, #2
 800c4a8:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800c4aa:	69bb      	ldr	r3, [r7, #24]
 800c4ac:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800c4ae:	69b8      	ldr	r0, [r7, #24]
 800c4b0:	f7ff fa46 	bl	800b940 <remainingLengthEncodedSize>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	69ba      	ldr	r2, [r7, #24]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	697a      	ldr	r2, [r7, #20]
 800c4c2:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800c4c4:	683b      	ldr	r3, [r7, #0]
 800c4c6:	69ba      	ldr	r2, [r7, #24]
 800c4c8:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800c4ca:	7ffb      	ldrb	r3, [r7, #31]
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	3720      	adds	r7, #32
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}

0800c4d4 <MQTT_GetSubscribePacketSize>:

MQTTStatus_t MQTT_GetSubscribePacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                          size_t subscriptionCount,
                                          size_t * pRemainingLength,
                                          size_t * pPacketSize )
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b088      	sub	sp, #32
 800c4d8:	af02      	add	r7, sp, #8
 800c4da:	60f8      	str	r0, [r7, #12]
 800c4dc:	60b9      	str	r1, [r7, #8]
 800c4de:	607a      	str	r2, [r7, #4]
 800c4e0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	75fb      	strb	r3, [r7, #23]

    /* Validate parameters. */
    if( ( pSubscriptionList == NULL ) || ( pRemainingLength == NULL ) ||
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d005      	beq.n	800c4f8 <MQTT_GetSubscribePacketSize+0x24>
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d002      	beq.n	800c4f8 <MQTT_GetSubscribePacketSize+0x24>
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d102      	bne.n	800c4fe <MQTT_GetSubscribePacketSize+0x2a>
        LogError( ( "Argument cannot be NULL: pSubscriptionList=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pSubscriptionList,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	75fb      	strb	r3, [r7, #23]
 800c4fc:	e00f      	b.n	800c51e <MQTT_GetSubscribePacketSize+0x4a>
    }
    else if( subscriptionCount == 0U )
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d102      	bne.n	800c50a <MQTT_GetSubscribePacketSize+0x36>
    {
        LogError( ( "subscriptionCount is 0." ) );
        status = MQTTBadParameter;
 800c504:	2301      	movs	r3, #1
 800c506:	75fb      	strb	r3, [r7, #23]
 800c508:	e009      	b.n	800c51e <MQTT_GetSubscribePacketSize+0x4a>
    }
    else
    {
        /* Calculate the MQTT SUBSCRIBE packet size. */
        status = calculateSubscriptionPacketSize( pSubscriptionList,
 800c50a:	2300      	movs	r3, #0
 800c50c:	9300      	str	r3, [sp, #0]
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	687a      	ldr	r2, [r7, #4]
 800c512:	68b9      	ldr	r1, [r7, #8]
 800c514:	68f8      	ldr	r0, [r7, #12]
 800c516:	f7ff fca3 	bl	800be60 <calculateSubscriptionPacketSize>
 800c51a:	4603      	mov	r3, r0
 800c51c:	75fb      	strb	r3, [r7, #23]
                                                  pRemainingLength,
                                                  pPacketSize,
                                                  MQTT_SUBSCRIBE );
    }

    return status;
 800c51e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c520:	4618      	mov	r0, r3
 800c522:	3718      	adds	r7, #24
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}

0800c528 <MQTT_SerializeSubscribeHeader>:
/*-----------------------------------------------------------*/

uint8_t * MQTT_SerializeSubscribeHeader( size_t remainingLength,
                                         uint8_t * pIndex,
                                         uint16_t packetId )
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b086      	sub	sp, #24
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	60f8      	str	r0, [r7, #12]
 800c530:	60b9      	str	r1, [r7, #8]
 800c532:	4613      	mov	r3, r2
 800c534:	80fb      	strh	r3, [r7, #6]
    uint8_t * pIterator = pIndex;
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	617b      	str	r3, [r7, #20]

    /* The first byte in SUBSCRIBE is the packet type. */
    *pIterator = MQTT_PACKET_TYPE_SUBSCRIBE;
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	2282      	movs	r2, #130	; 0x82
 800c53e:	701a      	strb	r2, [r3, #0]
    pIterator++;
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	3301      	adds	r3, #1
 800c544:	617b      	str	r3, [r7, #20]

    /* Encode the "Remaining length" starting from the second byte. */
    pIterator = encodeRemainingLength( pIterator, remainingLength );
 800c546:	68f9      	ldr	r1, [r7, #12]
 800c548:	6978      	ldr	r0, [r7, #20]
 800c54a:	f7ff fa1b 	bl	800b984 <encodeRemainingLength>
 800c54e:	6178      	str	r0, [r7, #20]

    /* Place the packet identifier into the SUBSCRIBE packet. */
    pIterator[ 0 ] = UINT16_HIGH_BYTE( packetId );
 800c550:	88fb      	ldrh	r3, [r7, #6]
 800c552:	0a1b      	lsrs	r3, r3, #8
 800c554:	b29b      	uxth	r3, r3
 800c556:	b2da      	uxtb	r2, r3
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	701a      	strb	r2, [r3, #0]
    pIterator[ 1 ] = UINT16_LOW_BYTE( packetId );
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	3301      	adds	r3, #1
 800c560:	88fa      	ldrh	r2, [r7, #6]
 800c562:	b2d2      	uxtb	r2, r2
 800c564:	701a      	strb	r2, [r3, #0]
    /* Advance the pointer. */
    pIterator = &pIterator[ 2 ];
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	3302      	adds	r3, #2
 800c56a:	617b      	str	r3, [r7, #20]

    return pIterator;
 800c56c:	697b      	ldr	r3, [r7, #20]
}
 800c56e:	4618      	mov	r0, r3
 800c570:	3718      	adds	r7, #24
 800c572:	46bd      	mov	sp, r7
 800c574:	bd80      	pop	{r7, pc}

0800c576 <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800c576:	b480      	push	{r7}
 800c578:	b085      	sub	sp, #20
 800c57a:	af00      	add	r7, sp, #0
 800c57c:	6078      	str	r0, [r7, #4]
 800c57e:	460b      	mov	r3, r1
 800c580:	70fb      	strb	r3, [r7, #3]
 800c582:	4613      	mov	r3, r2
 800c584:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c586:	2300      	movs	r3, #0
 800c588:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d102      	bne.n	800c596 <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800c590:	2301      	movs	r3, #1
 800c592:	73fb      	strb	r3, [r7, #15]
 800c594:	e03b      	b.n	800c60e <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d102      	bne.n	800c5a4 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800c59e:	2301      	movs	r3, #1
 800c5a0:	73fb      	strb	r3, [r7, #15]
 800c5a2:	e034      	b.n	800c60e <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	685b      	ldr	r3, [r3, #4]
 800c5a8:	2b03      	cmp	r3, #3
 800c5aa:	d802      	bhi.n	800c5b2 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800c5ac:	2302      	movs	r3, #2
 800c5ae:	73fb      	strb	r3, [r7, #15]
 800c5b0:	e02d      	b.n	800c60e <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800c5b2:	883b      	ldrh	r3, [r7, #0]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d102      	bne.n	800c5be <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	73fb      	strb	r3, [r7, #15]
 800c5bc:	e027      	b.n	800c60e <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800c5be:	78fb      	ldrb	r3, [r7, #3]
 800c5c0:	2b70      	cmp	r3, #112	; 0x70
 800c5c2:	d009      	beq.n	800c5d8 <MQTT_SerializeAck+0x62>
 800c5c4:	2b70      	cmp	r3, #112	; 0x70
 800c5c6:	dc1f      	bgt.n	800c608 <MQTT_SerializeAck+0x92>
 800c5c8:	2b62      	cmp	r3, #98	; 0x62
 800c5ca:	d005      	beq.n	800c5d8 <MQTT_SerializeAck+0x62>
 800c5cc:	2b62      	cmp	r3, #98	; 0x62
 800c5ce:	dc1b      	bgt.n	800c608 <MQTT_SerializeAck+0x92>
 800c5d0:	2b40      	cmp	r3, #64	; 0x40
 800c5d2:	d001      	beq.n	800c5d8 <MQTT_SerializeAck+0x62>
 800c5d4:	2b50      	cmp	r3, #80	; 0x50
 800c5d6:	d117      	bne.n	800c608 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	78fa      	ldrb	r2, [r7, #3]
 800c5de:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	3301      	adds	r3, #1
 800c5e6:	2202      	movs	r2, #2
 800c5e8:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800c5ea:	883b      	ldrh	r3, [r7, #0]
 800c5ec:	0a1b      	lsrs	r3, r3, #8
 800c5ee:	b29a      	uxth	r2, r3
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	3302      	adds	r3, #2
 800c5f6:	b2d2      	uxtb	r2, r2
 800c5f8:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	3303      	adds	r3, #3
 800c600:	883a      	ldrh	r2, [r7, #0]
 800c602:	b2d2      	uxtb	r2, r2
 800c604:	701a      	strb	r2, [r3, #0]
                break;
 800c606:	e002      	b.n	800c60e <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800c608:	2301      	movs	r3, #1
 800c60a:	73fb      	strb	r3, [r7, #15]
                break;
 800c60c:	bf00      	nop
        }
    }

    return status;
 800c60e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c610:	4618      	mov	r0, r3
 800c612:	3714      	adds	r7, #20
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800c61c:	b480      	push	{r7}
 800c61e:	b085      	sub	sp, #20
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c624:	2300      	movs	r3, #0
 800c626:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d102      	bne.n	800c634 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800c62e:	2301      	movs	r3, #1
 800c630:	73fb      	strb	r3, [r7, #15]
 800c632:	e002      	b.n	800c63a <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2202      	movs	r2, #2
 800c638:	601a      	str	r2, [r3, #0]
    }

    return status;
 800c63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3714      	adds	r7, #20
 800c640:	46bd      	mov	sp, r7
 800c642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c646:	4770      	bx	lr

0800c648 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800c648:	b480      	push	{r7}
 800c64a:	b085      	sub	sp, #20
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c650:	2300      	movs	r3, #0
 800c652:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d102      	bne.n	800c660 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800c65a:	2301      	movs	r3, #1
 800c65c:	73fb      	strb	r3, [r7, #15]
 800c65e:	e005      	b.n	800c66c <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d101      	bne.n	800c66c <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800c668:	2301      	movs	r3, #1
 800c66a:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800c66c:	7bfb      	ldrb	r3, [r7, #15]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d105      	bne.n	800c67e <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	685b      	ldr	r3, [r3, #4]
 800c676:	2b01      	cmp	r3, #1
 800c678:	d801      	bhi.n	800c67e <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800c67a:	2302      	movs	r3, #2
 800c67c:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800c67e:	7bfb      	ldrb	r3, [r7, #15]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d108      	bne.n	800c696 <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	22c0      	movs	r2, #192	; 0xc0
 800c68a:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	3301      	adds	r3, #1
 800c692:	2200      	movs	r2, #0
 800c694:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800c696:	7bfb      	ldrb	r3, [r7, #15]
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3714      	adds	r7, #20
 800c69c:	46bd      	mov	sp, r7
 800c69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a2:	4770      	bx	lr

0800c6a4 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b086      	sub	sp, #24
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	60f8      	str	r0, [r7, #12]
 800c6ac:	60b9      	str	r1, [r7, #8]
 800c6ae:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d005      	beq.n	800c6c6 <MQTT_DeserializePublish+0x22>
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d002      	beq.n	800c6c6 <MQTT_DeserializePublish+0x22>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d102      	bne.n	800c6cc <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800c6c6:	2301      	movs	r3, #1
 800c6c8:	75fb      	strb	r3, [r7, #23]
 800c6ca:	e016      	b.n	800c6fa <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	781b      	ldrb	r3, [r3, #0]
 800c6d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c6d4:	2b30      	cmp	r3, #48	; 0x30
 800c6d6:	d002      	beq.n	800c6de <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800c6d8:	2301      	movs	r3, #1
 800c6da:	75fb      	strb	r3, [r7, #23]
 800c6dc:	e00d      	b.n	800c6fa <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d102      	bne.n	800c6ec <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	75fb      	strb	r3, [r7, #23]
 800c6ea:	e006      	b.n	800c6fa <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	68b9      	ldr	r1, [r7, #8]
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f7ff fce5 	bl	800c0c0 <deserializePublish>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800c6fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3718      	adds	r7, #24
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}

0800c704 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b086      	sub	sp, #24
 800c708:	af00      	add	r7, sp, #0
 800c70a:	60f8      	str	r0, [r7, #12]
 800c70c:	60b9      	str	r1, [r7, #8]
 800c70e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c710:	2300      	movs	r3, #0
 800c712:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d102      	bne.n	800c720 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800c71a:	2301      	movs	r3, #1
 800c71c:	75fb      	strb	r3, [r7, #23]
 800c71e:	e05f      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d10a      	bne.n	800c73c <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800c72a:	2b20      	cmp	r3, #32
 800c72c:	d006      	beq.n	800c73c <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800c732:	2bd0      	cmp	r3, #208	; 0xd0
 800c734:	d002      	beq.n	800c73c <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800c736:	2301      	movs	r3, #1
 800c738:	75fb      	strb	r3, [r7, #23]
 800c73a:	e051      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d106      	bne.n	800c750 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800c746:	2b20      	cmp	r3, #32
 800c748:	d102      	bne.n	800c750 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800c74a:	2301      	movs	r3, #1
 800c74c:	75fb      	strb	r3, [r7, #23]
 800c74e:	e047      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d106      	bne.n	800c766 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800c75c:	2bd0      	cmp	r3, #208	; 0xd0
 800c75e:	d002      	beq.n	800c766 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800c760:	2301      	movs	r3, #1
 800c762:	75fb      	strb	r3, [r7, #23]
 800c764:	e03c      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	2bd0      	cmp	r3, #208	; 0xd0
 800c76c:	d028      	beq.n	800c7c0 <MQTT_DeserializeAck+0xbc>
 800c76e:	2bd0      	cmp	r3, #208	; 0xd0
 800c770:	dc33      	bgt.n	800c7da <MQTT_DeserializeAck+0xd6>
 800c772:	2bb0      	cmp	r3, #176	; 0xb0
 800c774:	d02a      	beq.n	800c7cc <MQTT_DeserializeAck+0xc8>
 800c776:	2bb0      	cmp	r3, #176	; 0xb0
 800c778:	dc2f      	bgt.n	800c7da <MQTT_DeserializeAck+0xd6>
 800c77a:	2b90      	cmp	r3, #144	; 0x90
 800c77c:	d019      	beq.n	800c7b2 <MQTT_DeserializeAck+0xae>
 800c77e:	2b90      	cmp	r3, #144	; 0x90
 800c780:	dc2b      	bgt.n	800c7da <MQTT_DeserializeAck+0xd6>
 800c782:	2b70      	cmp	r3, #112	; 0x70
 800c784:	d022      	beq.n	800c7cc <MQTT_DeserializeAck+0xc8>
 800c786:	2b70      	cmp	r3, #112	; 0x70
 800c788:	dc27      	bgt.n	800c7da <MQTT_DeserializeAck+0xd6>
 800c78a:	2b62      	cmp	r3, #98	; 0x62
 800c78c:	d01e      	beq.n	800c7cc <MQTT_DeserializeAck+0xc8>
 800c78e:	2b62      	cmp	r3, #98	; 0x62
 800c790:	dc23      	bgt.n	800c7da <MQTT_DeserializeAck+0xd6>
 800c792:	2b50      	cmp	r3, #80	; 0x50
 800c794:	d01a      	beq.n	800c7cc <MQTT_DeserializeAck+0xc8>
 800c796:	2b50      	cmp	r3, #80	; 0x50
 800c798:	dc1f      	bgt.n	800c7da <MQTT_DeserializeAck+0xd6>
 800c79a:	2b20      	cmp	r3, #32
 800c79c:	d002      	beq.n	800c7a4 <MQTT_DeserializeAck+0xa0>
 800c79e:	2b40      	cmp	r3, #64	; 0x40
 800c7a0:	d014      	beq.n	800c7cc <MQTT_DeserializeAck+0xc8>
 800c7a2:	e01a      	b.n	800c7da <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800c7a4:	6879      	ldr	r1, [r7, #4]
 800c7a6:	68f8      	ldr	r0, [r7, #12]
 800c7a8:	f7ff faf0 	bl	800bd8c <deserializeConnack>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	75fb      	strb	r3, [r7, #23]
                break;
 800c7b0:	e016      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800c7b2:	68b9      	ldr	r1, [r7, #8]
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	f7ff fc2f 	bl	800c018 <deserializeSuback>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	75fb      	strb	r3, [r7, #23]
                break;
 800c7be:	e00f      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800c7c0:	68f8      	ldr	r0, [r7, #12]
 800c7c2:	f7ff fd81 	bl	800c2c8 <deserializePingresp>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	75fb      	strb	r3, [r7, #23]
                break;
 800c7ca:	e009      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800c7cc:	68b9      	ldr	r1, [r7, #8]
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f7ff fd36 	bl	800c240 <deserializeSimpleAck>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	75fb      	strb	r3, [r7, #23]
                break;
 800c7d8:	e002      	b.n	800c7e0 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800c7da:	2305      	movs	r3, #5
 800c7dc:	75fb      	strb	r3, [r7, #23]
                break;
 800c7de:	bf00      	nop
        }
    }

    return status;
 800c7e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3718      	adds	r7, #24
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bd80      	pop	{r7, pc}

0800c7ea <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800c7ea:	b580      	push	{r7, lr}
 800c7ec:	b086      	sub	sp, #24
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	60f8      	str	r0, [r7, #12]
 800c7f2:	60b9      	str	r1, [r7, #8]
 800c7f4:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d102      	bne.n	800c80a <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800c804:	2301      	movs	r3, #1
 800c806:	75fb      	strb	r3, [r7, #23]
 800c808:	e005      	b.n	800c816 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800c80a:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2201      	movs	r2, #1
 800c810:	68b8      	ldr	r0, [r7, #8]
 800c812:	4798      	blx	r3
 800c814:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	2b01      	cmp	r3, #1
 800c81a:	d119      	bne.n	800c850 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	4618      	mov	r0, r3
 800c822:	f7ff f9da 	bl	800bbda <incomingPacketValid>
 800c826:	4603      	mov	r3, r0
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d00e      	beq.n	800c84a <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800c82c:	68b9      	ldr	r1, [r7, #8]
 800c82e:	68f8      	ldr	r0, [r7, #12]
 800c830:	f7ff f920 	bl	800ba74 <getRemainingLength>
 800c834:	4602      	mov	r2, r0
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	689b      	ldr	r3, [r3, #8]
 800c83e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c842:	d113      	bne.n	800c86c <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800c844:	2305      	movs	r3, #5
 800c846:	75fb      	strb	r3, [r7, #23]
 800c848:	e010      	b.n	800c86c <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800c84a:	2305      	movs	r3, #5
 800c84c:	75fb      	strb	r3, [r7, #23]
 800c84e:	e00d      	b.n	800c86c <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800c850:	7dfb      	ldrb	r3, [r7, #23]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d005      	beq.n	800c862 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d102      	bne.n	800c862 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800c85c:	2307      	movs	r3, #7
 800c85e:	75fb      	strb	r3, [r7, #23]
 800c860:	e004      	b.n	800c86c <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800c862:	7dfb      	ldrb	r3, [r7, #23]
 800c864:	2b01      	cmp	r3, #1
 800c866:	d001      	beq.n	800c86c <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800c868:	2304      	movs	r3, #4
 800c86a:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800c86c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3718      	adds	r7, #24
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b086      	sub	sp, #24
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	60f8      	str	r0, [r7, #12]
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c882:	2300      	movs	r3, #0
 800c884:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d102      	bne.n	800c892 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800c88c:	2301      	movs	r3, #1
 800c88e:	75fb      	strb	r3, [r7, #23]
 800c890:	e016      	b.n	800c8c0 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d102      	bne.n	800c89e <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800c898:	2301      	movs	r3, #1
 800c89a:	75fb      	strb	r3, [r7, #23]
 800c89c:	e010      	b.n	800c8c0 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d102      	bne.n	800c8aa <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800c8a4:	2301      	movs	r3, #1
 800c8a6:	75fb      	strb	r3, [r7, #23]
 800c8a8:	e00a      	b.n	800c8c0 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d102      	bne.n	800c8b8 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800c8b2:	2307      	movs	r3, #7
 800c8b4:	75fb      	strb	r3, [r7, #23]
 800c8b6:	e003      	b.n	800c8c0 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	781a      	ldrb	r2, [r3, #0]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800c8c0:	7dfb      	ldrb	r3, [r7, #23]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d111      	bne.n	800c8ea <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	781b      	ldrb	r3, [r3, #0]
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f7ff f985 	bl	800bbda <incomingPacketValid>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d007      	beq.n	800c8e6 <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	68b9      	ldr	r1, [r7, #8]
 800c8da:	68f8      	ldr	r0, [r7, #12]
 800c8dc:	f7ff f91e 	bl	800bb1c <processRemainingLength>
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	75fb      	strb	r3, [r7, #23]
 800c8e4:	e001      	b.n	800c8ea <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800c8e6:	2305      	movs	r3, #5
 800c8e8:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3718      	adds	r7, #24
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800c8f4:	b490      	push	{r4, r7}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	4611      	mov	r1, r2
 800c900:	461a      	mov	r2, r3
 800c902:	4623      	mov	r3, r4
 800c904:	71fb      	strb	r3, [r7, #7]
 800c906:	4603      	mov	r3, r0
 800c908:	71bb      	strb	r3, [r7, #6]
 800c90a:	460b      	mov	r3, r1
 800c90c:	717b      	strb	r3, [r7, #5]
 800c90e:	4613      	mov	r3, r2
 800c910:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800c912:	2300      	movs	r3, #0
 800c914:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800c916:	79fb      	ldrb	r3, [r7, #7]
 800c918:	2b07      	cmp	r3, #7
 800c91a:	d848      	bhi.n	800c9ae <validateTransitionPublish+0xba>
 800c91c:	a201      	add	r2, pc, #4	; (adr r2, 800c924 <validateTransitionPublish+0x30>)
 800c91e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c922:	bf00      	nop
 800c924:	0800c945 	.word	0x0800c945
 800c928:	0800c969 	.word	0x0800c969
 800c92c:	0800c9af 	.word	0x0800c9af
 800c930:	0800c9af 	.word	0x0800c9af
 800c934:	0800c9af 	.word	0x0800c9af
 800c938:	0800c9af 	.word	0x0800c9af
 800c93c:	0800c993 	.word	0x0800c993
 800c940:	0800c9a1 	.word	0x0800c9a1
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800c944:	797b      	ldrb	r3, [r7, #5]
 800c946:	2b01      	cmp	r3, #1
 800c948:	d133      	bne.n	800c9b2 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800c94a:	79bb      	ldrb	r3, [r7, #6]
 800c94c:	2b02      	cmp	r3, #2
 800c94e:	d002      	beq.n	800c956 <validateTransitionPublish+0x62>
 800c950:	79bb      	ldrb	r3, [r7, #6]
 800c952:	2b03      	cmp	r3, #3
 800c954:	d101      	bne.n	800c95a <validateTransitionPublish+0x66>
 800c956:	2301      	movs	r3, #1
 800c958:	e000      	b.n	800c95c <validateTransitionPublish+0x68>
 800c95a:	2300      	movs	r3, #0
 800c95c:	73fb      	strb	r3, [r7, #15]
 800c95e:	7bfb      	ldrb	r3, [r7, #15]
 800c960:	f003 0301 	and.w	r3, r3, #1
 800c964:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800c966:	e024      	b.n	800c9b2 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800c968:	793b      	ldrb	r3, [r7, #4]
 800c96a:	2b01      	cmp	r3, #1
 800c96c:	d002      	beq.n	800c974 <validateTransitionPublish+0x80>
 800c96e:	2b02      	cmp	r3, #2
 800c970:	d007      	beq.n	800c982 <validateTransitionPublish+0x8e>
                    break;

                case MQTTQoS0:
                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800c972:	e00d      	b.n	800c990 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800c974:	79bb      	ldrb	r3, [r7, #6]
 800c976:	2b06      	cmp	r3, #6
 800c978:	bf0c      	ite	eq
 800c97a:	2301      	moveq	r3, #1
 800c97c:	2300      	movne	r3, #0
 800c97e:	73fb      	strb	r3, [r7, #15]
                    break;
 800c980:	e006      	b.n	800c990 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800c982:	79bb      	ldrb	r3, [r7, #6]
 800c984:	2b07      	cmp	r3, #7
 800c986:	bf0c      	ite	eq
 800c988:	2301      	moveq	r3, #1
 800c98a:	2300      	movne	r3, #0
 800c98c:	73fb      	strb	r3, [r7, #15]
                    break;
 800c98e:	bf00      	nop
            }

            break;
 800c990:	e010      	b.n	800c9b4 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800c992:	79bb      	ldrb	r3, [r7, #6]
 800c994:	2b06      	cmp	r3, #6
 800c996:	bf0c      	ite	eq
 800c998:	2301      	moveq	r3, #1
 800c99a:	2300      	movne	r3, #0
 800c99c:	73fb      	strb	r3, [r7, #15]

            break;
 800c99e:	e009      	b.n	800c9b4 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800c9a0:	79bb      	ldrb	r3, [r7, #6]
 800c9a2:	2b07      	cmp	r3, #7
 800c9a4:	bf0c      	ite	eq
 800c9a6:	2301      	moveq	r3, #1
 800c9a8:	2300      	movne	r3, #0
 800c9aa:	73fb      	strb	r3, [r7, #15]

            break;
 800c9ac:	e002      	b.n	800c9b4 <validateTransitionPublish+0xc0>
        case MQTTPubRelPending:
        case MQTTPubRelSend:
        case MQTTPublishDone:
        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800c9ae:	bf00      	nop
 800c9b0:	e000      	b.n	800c9b4 <validateTransitionPublish+0xc0>
            break;
 800c9b2:	bf00      	nop
    }

    return isValid;
 800c9b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3710      	adds	r7, #16
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bc90      	pop	{r4, r7}
 800c9be:	4770      	bx	lr

0800c9c0 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	460a      	mov	r2, r1
 800c9ca:	71fb      	strb	r3, [r7, #7]
 800c9cc:	4613      	mov	r3, r2
 800c9ce:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800c9d4:	79fb      	ldrb	r3, [r7, #7]
 800c9d6:	3b02      	subs	r3, #2
 800c9d8:	2b07      	cmp	r3, #7
 800c9da:	d85c      	bhi.n	800ca96 <validateTransitionAck+0xd6>
 800c9dc:	a201      	add	r2, pc, #4	; (adr r2, 800c9e4 <validateTransitionAck+0x24>)
 800c9de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e2:	bf00      	nop
 800c9e4:	0800ca05 	.word	0x0800ca05
 800c9e8:	0800ca13 	.word	0x0800ca13
 800c9ec:	0800ca6b 	.word	0x0800ca6b
 800c9f0:	0800ca3f 	.word	0x0800ca3f
 800c9f4:	0800ca05 	.word	0x0800ca05
 800c9f8:	0800ca5d 	.word	0x0800ca5d
 800c9fc:	0800ca21 	.word	0x0800ca21
 800ca00:	0800ca79 	.word	0x0800ca79
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800ca04:	79bb      	ldrb	r3, [r7, #6]
 800ca06:	2b0a      	cmp	r3, #10
 800ca08:	bf0c      	ite	eq
 800ca0a:	2301      	moveq	r3, #1
 800ca0c:	2300      	movne	r3, #0
 800ca0e:	73fb      	strb	r3, [r7, #15]
            break;
 800ca10:	e042      	b.n	800ca98 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800ca12:	79bb      	ldrb	r3, [r7, #6]
 800ca14:	2b08      	cmp	r3, #8
 800ca16:	bf0c      	ite	eq
 800ca18:	2301      	moveq	r3, #1
 800ca1a:	2300      	movne	r3, #0
 800ca1c:	73fb      	strb	r3, [r7, #15]
            break;
 800ca1e:	e03b      	b.n	800ca98 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800ca20:	79bb      	ldrb	r3, [r7, #6]
 800ca22:	2b05      	cmp	r3, #5
 800ca24:	d002      	beq.n	800ca2c <validateTransitionAck+0x6c>
 800ca26:	79bb      	ldrb	r3, [r7, #6]
 800ca28:	2b08      	cmp	r3, #8
 800ca2a:	d101      	bne.n	800ca30 <validateTransitionAck+0x70>
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	e000      	b.n	800ca32 <validateTransitionAck+0x72>
 800ca30:	2300      	movs	r3, #0
 800ca32:	73fb      	strb	r3, [r7, #15]
 800ca34:	7bfb      	ldrb	r3, [r7, #15]
 800ca36:	f003 0301 	and.w	r3, r3, #1
 800ca3a:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800ca3c:	e02c      	b.n	800ca98 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800ca3e:	79bb      	ldrb	r3, [r7, #6]
 800ca40:	2b0a      	cmp	r3, #10
 800ca42:	d002      	beq.n	800ca4a <validateTransitionAck+0x8a>
 800ca44:	79bb      	ldrb	r3, [r7, #6]
 800ca46:	2b05      	cmp	r3, #5
 800ca48:	d101      	bne.n	800ca4e <validateTransitionAck+0x8e>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	e000      	b.n	800ca50 <validateTransitionAck+0x90>
 800ca4e:	2300      	movs	r3, #0
 800ca50:	73fb      	strb	r3, [r7, #15]
 800ca52:	7bfb      	ldrb	r3, [r7, #15]
 800ca54:	f003 0301 	and.w	r3, r3, #1
 800ca58:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800ca5a:	e01d      	b.n	800ca98 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800ca5c:	79bb      	ldrb	r3, [r7, #6]
 800ca5e:	2b04      	cmp	r3, #4
 800ca60:	bf0c      	ite	eq
 800ca62:	2301      	moveq	r3, #1
 800ca64:	2300      	movne	r3, #0
 800ca66:	73fb      	strb	r3, [r7, #15]
            break;
 800ca68:	e016      	b.n	800ca98 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800ca6a:	79bb      	ldrb	r3, [r7, #6]
 800ca6c:	2b09      	cmp	r3, #9
 800ca6e:	bf0c      	ite	eq
 800ca70:	2301      	moveq	r3, #1
 800ca72:	2300      	movne	r3, #0
 800ca74:	73fb      	strb	r3, [r7, #15]
            break;
 800ca76:	e00f      	b.n	800ca98 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800ca78:	79bb      	ldrb	r3, [r7, #6]
 800ca7a:	2b0a      	cmp	r3, #10
 800ca7c:	d002      	beq.n	800ca84 <validateTransitionAck+0xc4>
 800ca7e:	79bb      	ldrb	r3, [r7, #6]
 800ca80:	2b09      	cmp	r3, #9
 800ca82:	d101      	bne.n	800ca88 <validateTransitionAck+0xc8>
 800ca84:	2301      	movs	r3, #1
 800ca86:	e000      	b.n	800ca8a <validateTransitionAck+0xca>
 800ca88:	2300      	movs	r3, #0
 800ca8a:	73fb      	strb	r3, [r7, #15]
 800ca8c:	7bfb      	ldrb	r3, [r7, #15]
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800ca94:	e000      	b.n	800ca98 <validateTransitionAck+0xd8>
        /* If an ack was sent/received we shouldn't have been in this state. */
        case MQTTStateNull:
        /* If an ack was sent/received the record should exist. */
        default:
            /* Invalid. */
            break;
 800ca96:	bf00      	nop
    }

    return isValid;
 800ca98:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	3714      	adds	r7, #20
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa4:	4770      	bx	lr
 800caa6:	bf00      	nop

0800caa8 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800caa8:	b480      	push	{r7}
 800caaa:	b085      	sub	sp, #20
 800caac:	af00      	add	r7, sp, #0
 800caae:	4603      	mov	r3, r0
 800cab0:	460a      	mov	r2, r1
 800cab2:	71fb      	strb	r3, [r7, #7]
 800cab4:	4613      	mov	r3, r2
 800cab6:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800cab8:	2300      	movs	r3, #0
 800caba:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800cabc:	79fb      	ldrb	r3, [r7, #7]
 800cabe:	2b03      	cmp	r3, #3
 800cac0:	d009      	beq.n	800cad6 <isPublishOutgoing+0x2e>
 800cac2:	2b03      	cmp	r3, #3
 800cac4:	dc15      	bgt.n	800caf2 <isPublishOutgoing+0x4a>
 800cac6:	2b01      	cmp	r3, #1
 800cac8:	dc02      	bgt.n	800cad0 <isPublishOutgoing+0x28>
 800caca:	2b00      	cmp	r3, #0
 800cacc:	da03      	bge.n	800cad6 <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800cace:	e010      	b.n	800caf2 <isPublishOutgoing+0x4a>
    switch( packetType )
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	d007      	beq.n	800cae4 <isPublishOutgoing+0x3c>
            break;
 800cad4:	e00d      	b.n	800caf2 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800cad6:	79bb      	ldrb	r3, [r7, #6]
 800cad8:	2b01      	cmp	r3, #1
 800cada:	bf0c      	ite	eq
 800cadc:	2301      	moveq	r3, #1
 800cade:	2300      	movne	r3, #0
 800cae0:	73fb      	strb	r3, [r7, #15]
            break;
 800cae2:	e007      	b.n	800caf4 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800cae4:	79bb      	ldrb	r3, [r7, #6]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	bf0c      	ite	eq
 800caea:	2301      	moveq	r3, #1
 800caec:	2300      	movne	r3, #0
 800caee:	73fb      	strb	r3, [r7, #15]
            break;
 800caf0:	e000      	b.n	800caf4 <isPublishOutgoing+0x4c>
            break;
 800caf2:	bf00      	nop
    }

    return isOutgoing;
 800caf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3714      	adds	r7, #20
 800cafa:	46bd      	mov	sp, r7
 800cafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb00:	4770      	bx	lr
	...

0800cb04 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b086      	sub	sp, #24
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	603b      	str	r3, [r7, #0]
 800cb10:	4613      	mov	r3, r2
 800cb12:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800cb14:	2300      	movs	r3, #0
 800cb16:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800cb18:	88fb      	ldrh	r3, [r7, #6]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d106      	bne.n	800cb2c <findInRecord+0x28>
 800cb1e:	4b1b      	ldr	r3, [pc, #108]	; (800cb8c <findInRecord+0x88>)
 800cb20:	4a1b      	ldr	r2, [pc, #108]	; (800cb90 <findInRecord+0x8c>)
 800cb22:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 800cb26:	481b      	ldr	r0, [pc, #108]	; (800cb94 <findInRecord+0x90>)
 800cb28:	f004 f8e0 	bl	8010cec <__assert_func>

    *pCurrentState = MQTTStateNull;
 800cb2c:	6a3b      	ldr	r3, [r7, #32]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800cb32:	2300      	movs	r3, #0
 800cb34:	617b      	str	r3, [r7, #20]
 800cb36:	e019      	b.n	800cb6c <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	009b      	lsls	r3, r3, #2
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	4413      	add	r3, r2
 800cb40:	881b      	ldrh	r3, [r3, #0]
 800cb42:	88fa      	ldrh	r2, [r7, #6]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d10e      	bne.n	800cb66 <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800cb48:	697b      	ldr	r3, [r7, #20]
 800cb4a:	009b      	lsls	r3, r3, #2
 800cb4c:	68fa      	ldr	r2, [r7, #12]
 800cb4e:	4413      	add	r3, r2
 800cb50:	789a      	ldrb	r2, [r3, #2]
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	009b      	lsls	r3, r3, #2
 800cb5a:	68fa      	ldr	r2, [r7, #12]
 800cb5c:	4413      	add	r3, r2
 800cb5e:	78da      	ldrb	r2, [r3, #3]
 800cb60:	6a3b      	ldr	r3, [r7, #32]
 800cb62:	701a      	strb	r2, [r3, #0]
            break;
 800cb64:	e006      	b.n	800cb74 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800cb66:	697b      	ldr	r3, [r7, #20]
 800cb68:	3301      	adds	r3, #1
 800cb6a:	617b      	str	r3, [r7, #20]
 800cb6c:	697a      	ldr	r2, [r7, #20]
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d3e1      	bcc.n	800cb38 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800cb74:	697a      	ldr	r2, [r7, #20]
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d102      	bne.n	800cb82 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	43db      	mvns	r3, r3
 800cb80:	617b      	str	r3, [r7, #20]
    }

    return index;
 800cb82:	697b      	ldr	r3, [r7, #20]
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	3718      	adds	r7, #24
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	08014fac 	.word	0x08014fac
 800cb90:	080154ec 	.word	0x080154ec
 800cb94:	08014fd0 	.word	0x08014fd0

0800cb98 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b084      	sub	sp, #16
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
 800cba0:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800cba2:	2300      	movs	r3, #0
 800cba4:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800cba6:	2300      	movs	r3, #0
 800cba8:	43db      	mvns	r3, r3
 800cbaa:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d150      	bne.n	800cc54 <compactRecords+0xbc>
 800cbb2:	4b2d      	ldr	r3, [pc, #180]	; (800cc68 <compactRecords+0xd0>)
 800cbb4:	4a2d      	ldr	r2, [pc, #180]	; (800cc6c <compactRecords+0xd4>)
 800cbb6:	f44f 71f3 	mov.w	r1, #486	; 0x1e6
 800cbba:	482d      	ldr	r0, [pc, #180]	; (800cc70 <compactRecords+0xd8>)
 800cbbc:	f004 f896 	bl	8010cec <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	009b      	lsls	r3, r3, #2
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	4413      	add	r3, r2
 800cbc8:	881b      	ldrh	r3, [r3, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d107      	bne.n	800cbde <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800cbce:	2300      	movs	r3, #0
 800cbd0:	43db      	mvns	r3, r3
 800cbd2:	68ba      	ldr	r2, [r7, #8]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d13a      	bne.n	800cc4e <compactRecords+0xb6>
            {
                emptyIndex = index;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	60bb      	str	r3, [r7, #8]
 800cbdc:	e037      	b.n	800cc4e <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800cbde:	2300      	movs	r3, #0
 800cbe0:	43db      	mvns	r3, r3
 800cbe2:	68ba      	ldr	r2, [r7, #8]
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	d032      	beq.n	800cc4e <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	441a      	add	r2, r3
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	009b      	lsls	r3, r3, #2
 800cbf4:	6879      	ldr	r1, [r7, #4]
 800cbf6:	440b      	add	r3, r1
 800cbf8:	8812      	ldrh	r2, [r2, #0]
 800cbfa:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	009b      	lsls	r3, r3, #2
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	441a      	add	r2, r3
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	6879      	ldr	r1, [r7, #4]
 800cc0a:	440b      	add	r3, r1
 800cc0c:	7892      	ldrb	r2, [r2, #2]
 800cc0e:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	009b      	lsls	r3, r3, #2
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	441a      	add	r2, r3
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	6879      	ldr	r1, [r7, #4]
 800cc1e:	440b      	add	r3, r1
 800cc20:	78d2      	ldrb	r2, [r2, #3]
 800cc22:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	687a      	ldr	r2, [r7, #4]
 800cc2a:	4413      	add	r3, r2
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	687a      	ldr	r2, [r7, #4]
 800cc36:	4413      	add	r3, r2
 800cc38:	2200      	movs	r2, #0
 800cc3a:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	009b      	lsls	r3, r3, #2
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	4413      	add	r3, r2
 800cc44:	2200      	movs	r2, #0
 800cc46:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	3301      	adds	r3, #1
 800cc52:	60fb      	str	r3, [r7, #12]
 800cc54:	68fa      	ldr	r2, [r7, #12]
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d3b1      	bcc.n	800cbc0 <compactRecords+0x28>
            }
        }
    }
}
 800cc5c:	bf00      	nop
 800cc5e:	bf00      	nop
 800cc60:	3710      	adds	r7, #16
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}
 800cc66:	bf00      	nop
 800cc68:	08015000 	.word	0x08015000
 800cc6c:	080154fc 	.word	0x080154fc
 800cc70:	08014fd0 	.word	0x08014fd0

0800cc74 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b088      	sub	sp, #32
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	60f8      	str	r0, [r7, #12]
 800cc7c:	60b9      	str	r1, [r7, #8]
 800cc7e:	4611      	mov	r1, r2
 800cc80:	461a      	mov	r2, r3
 800cc82:	460b      	mov	r3, r1
 800cc84:	80fb      	strh	r3, [r7, #6]
 800cc86:	4613      	mov	r3, r2
 800cc88:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800cc8a:	2302      	movs	r3, #2
 800cc8c:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800cc96:	2300      	movs	r3, #0
 800cc98:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800cc9a:	88fb      	ldrh	r3, [r7, #6]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d106      	bne.n	800ccae <addRecord+0x3a>
 800cca0:	4b32      	ldr	r3, [pc, #200]	; (800cd6c <addRecord+0xf8>)
 800cca2:	4a33      	ldr	r2, [pc, #204]	; (800cd70 <addRecord+0xfc>)
 800cca4:	f240 2115 	movw	r1, #533	; 0x215
 800cca8:	4832      	ldr	r0, [pc, #200]	; (800cd74 <addRecord+0x100>)
 800ccaa:	f004 f81f 	bl	8010cec <__assert_func>
    assert( qos != MQTTQoS0 );
 800ccae:	797b      	ldrb	r3, [r7, #5]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d106      	bne.n	800ccc2 <addRecord+0x4e>
 800ccb4:	4b30      	ldr	r3, [pc, #192]	; (800cd78 <addRecord+0x104>)
 800ccb6:	4a2e      	ldr	r2, [pc, #184]	; (800cd70 <addRecord+0xfc>)
 800ccb8:	f240 2116 	movw	r1, #534	; 0x216
 800ccbc:	482d      	ldr	r0, [pc, #180]	; (800cd74 <addRecord+0x100>)
 800ccbe:	f004 f815 	bl	8010cec <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ccc8:	3b01      	subs	r3, #1
 800ccca:	009b      	lsls	r3, r3, #2
 800cccc:	68fa      	ldr	r2, [r7, #12]
 800ccce:	4413      	add	r3, r2
 800ccd0:	881b      	ldrh	r3, [r3, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d003      	beq.n	800ccde <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800ccd6:	68b9      	ldr	r1, [r7, #8]
 800ccd8:	68f8      	ldr	r0, [r7, #12]
 800ccda:	f7ff ff5d 	bl	800cb98 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	3b01      	subs	r3, #1
 800cce2:	61bb      	str	r3, [r7, #24]
 800cce4:	e021      	b.n	800cd2a <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800cce6:	69bb      	ldr	r3, [r7, #24]
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	68fa      	ldr	r2, [r7, #12]
 800ccec:	4413      	add	r3, r2
 800ccee:	881b      	ldrh	r3, [r3, #0]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d108      	bne.n	800cd06 <addRecord+0x92>
        {
            if( validEntryFound == false )
 800ccf4:	7cfb      	ldrb	r3, [r7, #19]
 800ccf6:	f083 0301 	eor.w	r3, r3, #1
 800ccfa:	b2db      	uxtb	r3, r3
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d011      	beq.n	800cd24 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800cd00:	69bb      	ldr	r3, [r7, #24]
 800cd02:	617b      	str	r3, [r7, #20]
 800cd04:	e00e      	b.n	800cd24 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800cd06:	2301      	movs	r3, #1
 800cd08:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800cd0a:	69bb      	ldr	r3, [r7, #24]
 800cd0c:	009b      	lsls	r3, r3, #2
 800cd0e:	68fa      	ldr	r2, [r7, #12]
 800cd10:	4413      	add	r3, r2
 800cd12:	881b      	ldrh	r3, [r3, #0]
 800cd14:	88fa      	ldrh	r2, [r7, #6]
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d104      	bne.n	800cd24 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800cd1a:	2309      	movs	r3, #9
 800cd1c:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	617b      	str	r3, [r7, #20]
                break;
 800cd22:	e005      	b.n	800cd30 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800cd24:	69bb      	ldr	r3, [r7, #24]
 800cd26:	3b01      	subs	r3, #1
 800cd28:	61bb      	str	r3, [r7, #24]
 800cd2a:	69bb      	ldr	r3, [r7, #24]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	dada      	bge.n	800cce6 <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800cd30:	697a      	ldr	r2, [r7, #20]
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d214      	bcs.n	800cd62 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	68fa      	ldr	r2, [r7, #12]
 800cd3e:	4413      	add	r3, r2
 800cd40:	88fa      	ldrh	r2, [r7, #6]
 800cd42:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	68fa      	ldr	r2, [r7, #12]
 800cd4a:	4413      	add	r3, r2
 800cd4c:	797a      	ldrb	r2, [r7, #5]
 800cd4e:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	68fa      	ldr	r2, [r7, #12]
 800cd56:	4413      	add	r3, r2
 800cd58:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800cd5c:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800cd62:	7ffb      	ldrb	r3, [r7, #31]
}
 800cd64:	4618      	mov	r0, r3
 800cd66:	3720      	adds	r7, #32
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}
 800cd6c:	08014fac 	.word	0x08014fac
 800cd70:	0801550c 	.word	0x0801550c
 800cd74:	08014fd0 	.word	0x08014fd0
 800cd78:	08015010 	.word	0x08015010

0800cd7c <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b084      	sub	sp, #16
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	60f8      	str	r0, [r7, #12]
 800cd84:	60b9      	str	r1, [r7, #8]
 800cd86:	4611      	mov	r1, r2
 800cd88:	461a      	mov	r2, r3
 800cd8a:	460b      	mov	r3, r1
 800cd8c:	71fb      	strb	r3, [r7, #7]
 800cd8e:	4613      	mov	r3, r2
 800cd90:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d106      	bne.n	800cda6 <updateRecord+0x2a>
 800cd98:	4b13      	ldr	r3, [pc, #76]	; (800cde8 <updateRecord+0x6c>)
 800cd9a:	4a14      	ldr	r2, [pc, #80]	; (800cdec <updateRecord+0x70>)
 800cd9c:	f240 2152 	movw	r1, #594	; 0x252
 800cda0:	4813      	ldr	r0, [pc, #76]	; (800cdf0 <updateRecord+0x74>)
 800cda2:	f003 ffa3 	bl	8010cec <__assert_func>

    if( shouldDelete == true )
 800cda6:	79bb      	ldrb	r3, [r7, #6]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d012      	beq.n	800cdd2 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	009b      	lsls	r3, r3, #2
 800cdb0:	68fa      	ldr	r2, [r7, #12]
 800cdb2:	4413      	add	r3, r2
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800cdb8:	68bb      	ldr	r3, [r7, #8]
 800cdba:	009b      	lsls	r3, r3, #2
 800cdbc:	68fa      	ldr	r2, [r7, #12]
 800cdbe:	4413      	add	r3, r2
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	68fa      	ldr	r2, [r7, #12]
 800cdca:	4413      	add	r3, r2
 800cdcc:	2200      	movs	r2, #0
 800cdce:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800cdd0:	e005      	b.n	800cdde <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	009b      	lsls	r3, r3, #2
 800cdd6:	68fa      	ldr	r2, [r7, #12]
 800cdd8:	4413      	add	r3, r2
 800cdda:	79fa      	ldrb	r2, [r7, #7]
 800cddc:	70da      	strb	r2, [r3, #3]
}
 800cdde:	bf00      	nop
 800cde0:	3710      	adds	r7, #16
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	08015000 	.word	0x08015000
 800cdec:	08015518 	.word	0x08015518
 800cdf0:	08014fd0 	.word	0x08014fd0

0800cdf4 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b088      	sub	sp, #32
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	60f8      	str	r0, [r7, #12]
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	607a      	str	r2, [r7, #4]
 800ce00:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800ce02:	2300      	movs	r3, #0
 800ce04:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800ce06:	2300      	movs	r3, #0
 800ce08:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d106      	bne.n	800ce26 <stateSelect+0x32>
 800ce18:	4b43      	ldr	r3, [pc, #268]	; (800cf28 <stateSelect+0x134>)
 800ce1a:	4a44      	ldr	r2, [pc, #272]	; (800cf2c <stateSelect+0x138>)
 800ce1c:	f240 216d 	movw	r1, #621	; 0x26d
 800ce20:	4843      	ldr	r0, [pc, #268]	; (800cf30 <stateSelect+0x13c>)
 800ce22:	f003 ff63 	bl	8010cec <__assert_func>
    assert( searchStates != 0U );
 800ce26:	897b      	ldrh	r3, [r7, #10]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d106      	bne.n	800ce3a <stateSelect+0x46>
 800ce2c:	4b41      	ldr	r3, [pc, #260]	; (800cf34 <stateSelect+0x140>)
 800ce2e:	4a3f      	ldr	r2, [pc, #252]	; (800cf2c <stateSelect+0x138>)
 800ce30:	f240 216e 	movw	r1, #622	; 0x26e
 800ce34:	483e      	ldr	r0, [pc, #248]	; (800cf30 <stateSelect+0x13c>)
 800ce36:	f003 ff59 	bl	8010cec <__assert_func>
    assert( pCursor != NULL );
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d106      	bne.n	800ce4e <stateSelect+0x5a>
 800ce40:	4b3d      	ldr	r3, [pc, #244]	; (800cf38 <stateSelect+0x144>)
 800ce42:	4a3a      	ldr	r2, [pc, #232]	; (800cf2c <stateSelect+0x138>)
 800ce44:	f240 216f 	movw	r1, #623	; 0x26f
 800ce48:	4839      	ldr	r0, [pc, #228]	; (800cf30 <stateSelect+0x13c>)
 800ce4a:	f003 ff4f 	bl	8010cec <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800ce4e:	8bbb      	ldrh	r3, [r7, #28]
 800ce50:	f043 0302 	orr.w	r3, r3, #2
 800ce54:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800ce56:	8bbb      	ldrh	r3, [r7, #28]
 800ce58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce5c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800ce5e:	8bbb      	ldrh	r3, [r7, #28]
 800ce60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce64:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800ce66:	8bbb      	ldrh	r3, [r7, #28]
 800ce68:	f043 0310 	orr.w	r3, r3, #16
 800ce6c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800ce6e:	8bbb      	ldrh	r3, [r7, #28]
 800ce70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ce74:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800ce76:	8bba      	ldrh	r2, [r7, #28]
 800ce78:	897b      	ldrh	r3, [r7, #10]
 800ce7a:	4013      	ands	r3, r2
 800ce7c:	b29b      	uxth	r3, r3
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d106      	bne.n	800ce90 <stateSelect+0x9c>
 800ce82:	4b2e      	ldr	r3, [pc, #184]	; (800cf3c <stateSelect+0x148>)
 800ce84:	4a29      	ldr	r2, [pc, #164]	; (800cf2c <stateSelect+0x138>)
 800ce86:	f240 2179 	movw	r1, #633	; 0x279
 800ce8a:	4829      	ldr	r0, [pc, #164]	; (800cf30 <stateSelect+0x13c>)
 800ce8c:	f003 ff2e 	bl	8010cec <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800ce90:	8bbb      	ldrh	r3, [r7, #28]
 800ce92:	43da      	mvns	r2, r3
 800ce94:	897b      	ldrh	r3, [r7, #10]
 800ce96:	4013      	ands	r3, r2
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d006      	beq.n	800ceaa <stateSelect+0xb6>
 800ce9c:	4b28      	ldr	r3, [pc, #160]	; (800cf40 <stateSelect+0x14c>)
 800ce9e:	4a23      	ldr	r2, [pc, #140]	; (800cf2c <stateSelect+0x138>)
 800cea0:	f240 217a 	movw	r1, #634	; 0x27a
 800cea4:	4822      	ldr	r0, [pc, #136]	; (800cf30 <stateSelect+0x13c>)
 800cea6:	f003 ff21 	bl	8010cec <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	689b      	ldr	r3, [r3, #8]
 800ceb4:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800ceb6:	e02d      	b.n	800cf14 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800ceb8:	897a      	ldrh	r2, [r7, #10]
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	009b      	lsls	r3, r3, #2
 800cec0:	69b9      	ldr	r1, [r7, #24]
 800cec2:	440b      	add	r3, r1
 800cec4:	78db      	ldrb	r3, [r3, #3]
 800cec6:	4619      	mov	r1, r3
 800cec8:	2301      	movs	r3, #1
 800ceca:	408b      	lsls	r3, r1
 800cecc:	401a      	ands	r2, r3
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	69b9      	ldr	r1, [r7, #24]
 800ced6:	440b      	add	r3, r1
 800ced8:	78db      	ldrb	r3, [r3, #3]
 800ceda:	4619      	mov	r1, r3
 800cedc:	2301      	movs	r3, #1
 800cede:	408b      	lsls	r3, r1
 800cee0:	429a      	cmp	r2, r3
 800cee2:	bf0c      	ite	eq
 800cee4:	2301      	moveq	r3, #1
 800cee6:	2300      	movne	r3, #0
 800cee8:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800ceea:	7dfb      	ldrb	r3, [r7, #23]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d00c      	beq.n	800cf0a <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	009b      	lsls	r3, r3, #2
 800cef6:	69ba      	ldr	r2, [r7, #24]
 800cef8:	4413      	add	r3, r2
 800cefa:	881b      	ldrh	r3, [r3, #0]
 800cefc:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	1c5a      	adds	r2, r3, #1
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	601a      	str	r2, [r3, #0]
            break;
 800cf08:	e009      	b.n	800cf1e <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	1c5a      	adds	r2, r3, #1
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	693a      	ldr	r2, [r7, #16]
 800cf1a:	429a      	cmp	r2, r3
 800cf1c:	d8cc      	bhi.n	800ceb8 <stateSelect+0xc4>
    }

    return packetId;
 800cf1e:	8bfb      	ldrh	r3, [r7, #30]
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3720      	adds	r7, #32
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}
 800cf28:	08015020 	.word	0x08015020
 800cf2c:	08015528 	.word	0x08015528
 800cf30:	08014fd0 	.word	0x08014fd0
 800cf34:	08015038 	.word	0x08015038
 800cf38:	0801504c 	.word	0x0801504c
 800cf3c:	0801505c 	.word	0x0801505c
 800cf40:	08015084 	.word	0x08015084

0800cf44 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	71fb      	strb	r3, [r7, #7]
 800cf4e:	460b      	mov	r3, r1
 800cf50:	71bb      	strb	r3, [r7, #6]
 800cf52:	4613      	mov	r3, r2
 800cf54:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800cf56:	2300      	movs	r3, #0
 800cf58:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800cf5a:	797b      	ldrb	r3, [r7, #5]
 800cf5c:	2b02      	cmp	r3, #2
 800cf5e:	bf0c      	ite	eq
 800cf60:	2301      	moveq	r3, #1
 800cf62:	2300      	movne	r3, #0
 800cf64:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800cf66:	79fb      	ldrb	r3, [r7, #7]
 800cf68:	2b03      	cmp	r3, #3
 800cf6a:	d827      	bhi.n	800cfbc <MQTT_CalculateStateAck+0x78>
 800cf6c:	a201      	add	r2, pc, #4	; (adr r2, 800cf74 <MQTT_CalculateStateAck+0x30>)
 800cf6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf72:	bf00      	nop
 800cf74:	0800cf85 	.word	0x0800cf85
 800cf78:	0800cf97 	.word	0x0800cf97
 800cf7c:	0800cfa7 	.word	0x0800cfa7
 800cf80:	0800cfb7 	.word	0x0800cfb7
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800cf84:	797b      	ldrb	r3, [r7, #5]
 800cf86:	2b01      	cmp	r3, #1
 800cf88:	bf0c      	ite	eq
 800cf8a:	2301      	moveq	r3, #1
 800cf8c:	2300      	movne	r3, #0
 800cf8e:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800cf90:	230a      	movs	r3, #10
 800cf92:	73fb      	strb	r3, [r7, #15]
            break;
 800cf94:	e013      	b.n	800cfbe <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800cf96:	79bb      	ldrb	r3, [r7, #6]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d101      	bne.n	800cfa0 <MQTT_CalculateStateAck+0x5c>
 800cf9c:	2308      	movs	r3, #8
 800cf9e:	e000      	b.n	800cfa2 <MQTT_CalculateStateAck+0x5e>
 800cfa0:	2304      	movs	r3, #4
 800cfa2:	73fb      	strb	r3, [r7, #15]
            break;
 800cfa4:	e00b      	b.n	800cfbe <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800cfa6:	79bb      	ldrb	r3, [r7, #6]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d101      	bne.n	800cfb0 <MQTT_CalculateStateAck+0x6c>
 800cfac:	2309      	movs	r3, #9
 800cfae:	e000      	b.n	800cfb2 <MQTT_CalculateStateAck+0x6e>
 800cfb0:	2305      	movs	r3, #5
 800cfb2:	73fb      	strb	r3, [r7, #15]
            break;
 800cfb4:	e003      	b.n	800cfbe <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800cfb6:	230a      	movs	r3, #10
 800cfb8:	73fb      	strb	r3, [r7, #15]
            break;
 800cfba:	e000      	b.n	800cfbe <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800cfbc:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800cfbe:	7bbb      	ldrb	r3, [r7, #14]
 800cfc0:	f083 0301 	eor.w	r3, r3, #1
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d001      	beq.n	800cfce <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800cfce:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3714      	adds	r7, #20
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfda:	4770      	bx	lr

0800cfdc <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b088      	sub	sp, #32
 800cfe0:	af02      	add	r7, sp, #8
 800cfe2:	60f8      	str	r0, [r7, #12]
 800cfe4:	60b9      	str	r1, [r7, #8]
 800cfe6:	607a      	str	r2, [r7, #4]
 800cfe8:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800cfea:	2308      	movs	r3, #8
 800cfec:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800cfee:	2300      	movs	r3, #0
 800cff0:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800cff2:	2300      	movs	r3, #0
 800cff4:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d106      	bne.n	800d00a <updateStateAck+0x2e>
 800cffc:	4b22      	ldr	r3, [pc, #136]	; (800d088 <updateStateAck+0xac>)
 800cffe:	4a23      	ldr	r2, [pc, #140]	; (800d08c <updateStateAck+0xb0>)
 800d000:	f240 21cf 	movw	r1, #719	; 0x2cf
 800d004:	4822      	ldr	r0, [pc, #136]	; (800d090 <updateStateAck+0xb4>)
 800d006:	f003 fe71 	bl	8010cec <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800d00a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d00e:	2b0a      	cmp	r3, #10
 800d010:	d003      	beq.n	800d01a <updateStateAck+0x3e>
 800d012:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d016:	2b04      	cmp	r3, #4
 800d018:	d101      	bne.n	800d01e <updateStateAck+0x42>
 800d01a:	2301      	movs	r3, #1
 800d01c:	e000      	b.n	800d020 <updateStateAck+0x44>
 800d01e:	2300      	movs	r3, #0
 800d020:	75bb      	strb	r3, [r7, #22]
 800d022:	7dbb      	ldrb	r3, [r7, #22]
 800d024:	f003 0301 	and.w	r3, r3, #1
 800d028:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800d02a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800d02e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d032:	4611      	mov	r1, r2
 800d034:	4618      	mov	r0, r3
 800d036:	f7ff fcc3 	bl	800c9c0 <validateTransitionAck>
 800d03a:	4603      	mov	r3, r0
 800d03c:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800d03e:	7d7b      	ldrb	r3, [r7, #21]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d01c      	beq.n	800d07e <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800d044:	2300      	movs	r3, #0
 800d046:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800d048:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d04c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d050:	429a      	cmp	r2, r3
 800d052:	d014      	beq.n	800d07e <updateStateAck+0xa2>
        {
            updateRecord( records,
 800d054:	7dbb      	ldrb	r3, [r7, #22]
 800d056:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800d05a:	6879      	ldr	r1, [r7, #4]
 800d05c:	68f8      	ldr	r0, [r7, #12]
 800d05e:	f7ff fe8d 	bl	800cd7c <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800d062:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d066:	2b04      	cmp	r3, #4
 800d068:	d109      	bne.n	800d07e <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800d06a:	887a      	ldrh	r2, [r7, #2]
 800d06c:	2304      	movs	r3, #4
 800d06e:	9300      	str	r3, [sp, #0]
 800d070:	2302      	movs	r3, #2
 800d072:	68b9      	ldr	r1, [r7, #8]
 800d074:	68f8      	ldr	r0, [r7, #12]
 800d076:	f7ff fdfd 	bl	800cc74 <addRecord>
 800d07a:	4603      	mov	r3, r0
 800d07c:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800d07e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d080:	4618      	mov	r0, r3
 800d082:	3718      	adds	r7, #24
 800d084:	46bd      	mov	sp, r7
 800d086:	bd80      	pop	{r7, pc}
 800d088:	08015000 	.word	0x08015000
 800d08c:	08015534 	.word	0x08015534
 800d090:	08014fd0 	.word	0x08014fd0

0800d094 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800d094:	b590      	push	{r4, r7, lr}
 800d096:	b089      	sub	sp, #36	; 0x24
 800d098:	af02      	add	r7, sp, #8
 800d09a:	60f8      	str	r0, [r7, #12]
 800d09c:	60b9      	str	r1, [r7, #8]
 800d09e:	4611      	mov	r1, r2
 800d0a0:	461a      	mov	r2, r3
 800d0a2:	460b      	mov	r3, r1
 800d0a4:	80fb      	strh	r3, [r7, #6]
 800d0a6:	4613      	mov	r3, r2
 800d0a8:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d106      	bne.n	800d0c6 <updateStatePublish+0x32>
 800d0b8:	4b29      	ldr	r3, [pc, #164]	; (800d160 <updateStatePublish+0xcc>)
 800d0ba:	4a2a      	ldr	r2, [pc, #168]	; (800d164 <updateStatePublish+0xd0>)
 800d0bc:	f44f 7143 	mov.w	r1, #780	; 0x30c
 800d0c0:	4829      	ldr	r0, [pc, #164]	; (800d168 <updateStatePublish+0xd4>)
 800d0c2:	f003 fe13 	bl	8010cec <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d0c6:	88fb      	ldrh	r3, [r7, #6]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d106      	bne.n	800d0da <updateStatePublish+0x46>
 800d0cc:	4b27      	ldr	r3, [pc, #156]	; (800d16c <updateStatePublish+0xd8>)
 800d0ce:	4a25      	ldr	r2, [pc, #148]	; (800d164 <updateStatePublish+0xd0>)
 800d0d0:	f240 310d 	movw	r1, #781	; 0x30d
 800d0d4:	4824      	ldr	r0, [pc, #144]	; (800d168 <updateStatePublish+0xd4>)
 800d0d6:	f003 fe09 	bl	8010cec <__assert_func>
    assert( qos != MQTTQoS0 );
 800d0da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d106      	bne.n	800d0f0 <updateStatePublish+0x5c>
 800d0e2:	4b23      	ldr	r3, [pc, #140]	; (800d170 <updateStatePublish+0xdc>)
 800d0e4:	4a1f      	ldr	r2, [pc, #124]	; (800d164 <updateStatePublish+0xd0>)
 800d0e6:	f240 310e 	movw	r1, #782	; 0x30e
 800d0ea:	481f      	ldr	r0, [pc, #124]	; (800d168 <updateStatePublish+0xd4>)
 800d0ec:	f003 fdfe 	bl	8010cec <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800d0f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d0f4:	797a      	ldrb	r2, [r7, #5]
 800d0f6:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 800d0fa:	f897 002c 	ldrb.w	r0, [r7, #44]	; 0x2c
 800d0fe:	f7ff fbf9 	bl	800c8f4 <validateTransitionPublish>
 800d102:	4603      	mov	r3, r0
 800d104:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800d106:	7dbb      	ldrb	r3, [r7, #22]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d021      	beq.n	800d150 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800d10c:	797b      	ldrb	r3, [r7, #5]
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d10f      	bne.n	800d132 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	6858      	ldr	r0, [r3, #4]
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	68d9      	ldr	r1, [r3, #12]
 800d11a:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800d11e:	88fa      	ldrh	r2, [r7, #6]
 800d120:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800d124:	9300      	str	r3, [sp, #0]
 800d126:	4623      	mov	r3, r4
 800d128:	f7ff fda4 	bl	800cc74 <addRecord>
 800d12c:	4603      	mov	r3, r0
 800d12e:	75fb      	strb	r3, [r7, #23]
 800d130:	e010      	b.n	800d154 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800d132:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800d136:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d00a      	beq.n	800d154 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	6818      	ldr	r0, [r3, #0]
 800d142:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800d146:	2300      	movs	r3, #0
 800d148:	68b9      	ldr	r1, [r7, #8]
 800d14a:	f7ff fe17 	bl	800cd7c <updateRecord>
 800d14e:	e001      	b.n	800d154 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800d150:	2308      	movs	r3, #8
 800d152:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800d154:	7dfb      	ldrb	r3, [r7, #23]
}
 800d156:	4618      	mov	r0, r3
 800d158:	371c      	adds	r7, #28
 800d15a:	46bd      	mov	sp, r7
 800d15c:	bd90      	pop	{r4, r7, pc}
 800d15e:	bf00      	nop
 800d160:	08015020 	.word	0x08015020
 800d164:	08015544 	.word	0x08015544
 800d168:	08014fd0 	.word	0x08014fd0
 800d16c:	08014fac 	.word	0x08014fac
 800d170:	08015010 	.word	0x08015010

0800d174 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800d174:	b480      	push	{r7}
 800d176:	b085      	sub	sp, #20
 800d178:	af00      	add	r7, sp, #0
 800d17a:	4603      	mov	r3, r0
 800d17c:	460a      	mov	r2, r1
 800d17e:	71fb      	strb	r3, [r7, #7]
 800d180:	4613      	mov	r3, r2
 800d182:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800d184:	2300      	movs	r3, #0
 800d186:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800d188:	79bb      	ldrb	r3, [r7, #6]
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	d011      	beq.n	800d1b2 <MQTT_CalculateStatePublish+0x3e>
 800d18e:	2b02      	cmp	r3, #2
 800d190:	dc17      	bgt.n	800d1c2 <MQTT_CalculateStatePublish+0x4e>
 800d192:	2b00      	cmp	r3, #0
 800d194:	d002      	beq.n	800d19c <MQTT_CalculateStatePublish+0x28>
 800d196:	2b01      	cmp	r3, #1
 800d198:	d003      	beq.n	800d1a2 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800d19a:	e012      	b.n	800d1c2 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800d19c:	230a      	movs	r3, #10
 800d19e:	73fb      	strb	r3, [r7, #15]
            break;
 800d1a0:	e010      	b.n	800d1c4 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800d1a2:	79fb      	ldrb	r3, [r7, #7]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d101      	bne.n	800d1ac <MQTT_CalculateStatePublish+0x38>
 800d1a8:	2306      	movs	r3, #6
 800d1aa:	e000      	b.n	800d1ae <MQTT_CalculateStatePublish+0x3a>
 800d1ac:	2302      	movs	r3, #2
 800d1ae:	73fb      	strb	r3, [r7, #15]
            break;
 800d1b0:	e008      	b.n	800d1c4 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800d1b2:	79fb      	ldrb	r3, [r7, #7]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d101      	bne.n	800d1bc <MQTT_CalculateStatePublish+0x48>
 800d1b8:	2307      	movs	r3, #7
 800d1ba:	e000      	b.n	800d1be <MQTT_CalculateStatePublish+0x4a>
 800d1bc:	2303      	movs	r3, #3
 800d1be:	73fb      	strb	r3, [r7, #15]
            break;
 800d1c0:	e000      	b.n	800d1c4 <MQTT_CalculateStatePublish+0x50>
            break;
 800d1c2:	bf00      	nop
    }

    return calculatedState;
 800d1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	3714      	adds	r7, #20
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d0:	4770      	bx	lr

0800d1d2 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800d1d2:	b590      	push	{r4, r7, lr}
 800d1d4:	b08b      	sub	sp, #44	; 0x2c
 800d1d6:	af04      	add	r7, sp, #16
 800d1d8:	6078      	str	r0, [r7, #4]
 800d1da:	4608      	mov	r0, r1
 800d1dc:	4611      	mov	r1, r2
 800d1de:	461a      	mov	r2, r3
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	807b      	strh	r3, [r7, #2]
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	707b      	strb	r3, [r7, #1]
 800d1e8:	4613      	mov	r3, r2
 800d1ea:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	43db      	mvns	r3, r3
 800d1fc:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800d1fe:	2300      	movs	r3, #0
 800d200:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d002      	beq.n	800d20e <MQTT_UpdateStatePublish+0x3c>
 800d208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d102      	bne.n	800d214 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800d20e:	2301      	movs	r3, #1
 800d210:	75fb      	strb	r3, [r7, #23]
 800d212:	e028      	b.n	800d266 <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800d214:	783b      	ldrb	r3, [r7, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d103      	bne.n	800d222 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800d21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d21c:	220a      	movs	r2, #10
 800d21e:	701a      	strb	r2, [r3, #0]
 800d220:	e021      	b.n	800d266 <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800d222:	887b      	ldrh	r3, [r7, #2]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d102      	bne.n	800d22e <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800d228:	2301      	movs	r3, #1
 800d22a:	75fb      	strb	r3, [r7, #23]
 800d22c:	e01b      	b.n	800d266 <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800d22e:	787b      	ldrb	r3, [r7, #1]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d118      	bne.n	800d266 <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6818      	ldr	r0, [r3, #0]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6899      	ldr	r1, [r3, #8]
 800d23c:	f107 040d 	add.w	r4, r7, #13
 800d240:	887a      	ldrh	r2, [r7, #2]
 800d242:	f107 030e 	add.w	r3, r7, #14
 800d246:	9300      	str	r3, [sp, #0]
 800d248:	4623      	mov	r3, r4
 800d24a:	f7ff fc5b 	bl	800cb04 <findInRecord>
 800d24e:	6138      	str	r0, [r7, #16]
                                    pMqttContext->outgoingPublishRecordMaxCount,
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800d250:	2300      	movs	r3, #0
 800d252:	43db      	mvns	r3, r3
 800d254:	693a      	ldr	r2, [r7, #16]
 800d256:	429a      	cmp	r2, r3
 800d258:	d003      	beq.n	800d262 <MQTT_UpdateStatePublish+0x90>
 800d25a:	7b7b      	ldrb	r3, [r7, #13]
 800d25c:	783a      	ldrb	r2, [r7, #0]
 800d25e:	429a      	cmp	r2, r3
 800d260:	d001      	beq.n	800d266 <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800d262:	2301      	movs	r3, #1
 800d264:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800d266:	783b      	ldrb	r3, [r7, #0]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d020      	beq.n	800d2ae <MQTT_UpdateStatePublish+0xdc>
 800d26c:	7dfb      	ldrb	r3, [r7, #23]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d11d      	bne.n	800d2ae <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800d272:	783a      	ldrb	r2, [r7, #0]
 800d274:	787b      	ldrb	r3, [r7, #1]
 800d276:	4611      	mov	r1, r2
 800d278:	4618      	mov	r0, r3
 800d27a:	f7ff ff7b 	bl	800d174 <MQTT_CalculateStatePublish>
 800d27e:	4603      	mov	r3, r0
 800d280:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800d282:	7bbb      	ldrb	r3, [r7, #14]
 800d284:	7878      	ldrb	r0, [r7, #1]
 800d286:	8879      	ldrh	r1, [r7, #2]
 800d288:	7bfa      	ldrb	r2, [r7, #15]
 800d28a:	9202      	str	r2, [sp, #8]
 800d28c:	9301      	str	r3, [sp, #4]
 800d28e:	783b      	ldrb	r3, [r7, #0]
 800d290:	9300      	str	r3, [sp, #0]
 800d292:	4603      	mov	r3, r0
 800d294:	460a      	mov	r2, r1
 800d296:	6939      	ldr	r1, [r7, #16]
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f7ff fefb 	bl	800d094 <updateStatePublish>
 800d29e:	4603      	mov	r3, r0
 800d2a0:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800d2a2:	7dfb      	ldrb	r3, [r7, #23]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d102      	bne.n	800d2ae <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800d2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2aa:	7bfa      	ldrb	r2, [r7, #15]
 800d2ac:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800d2ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	371c      	adds	r7, #28
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	bd90      	pop	{r4, r7, pc}

0800d2b8 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b08a      	sub	sp, #40	; 0x28
 800d2bc:	af02      	add	r7, sp, #8
 800d2be:	6078      	str	r0, [r7, #4]
 800d2c0:	4608      	mov	r0, r1
 800d2c2:	4611      	mov	r1, r2
 800d2c4:	461a      	mov	r2, r3
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	807b      	strh	r3, [r7, #2]
 800d2ca:	460b      	mov	r3, r1
 800d2cc:	707b      	strb	r3, [r7, #1]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800d2da:	783a      	ldrb	r2, [r7, #0]
 800d2dc:	787b      	ldrb	r3, [r7, #1]
 800d2de:	4611      	mov	r1, r2
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	f7ff fbe1 	bl	800caa8 <isPublishOutgoing>
 800d2e6:	4603      	mov	r3, r0
 800d2e8:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	43db      	mvns	r3, r3
 800d2f2:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	43db      	mvns	r3, r3
 800d2f8:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800d2fe:	2305      	movs	r3, #5
 800d300:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d002      	beq.n	800d30e <MQTT_UpdateStateAck+0x56>
 800d308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d102      	bne.n	800d314 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800d30e:	2301      	movs	r3, #1
 800d310:	74fb      	strb	r3, [r7, #19]
 800d312:	e027      	b.n	800d364 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800d314:	887b      	ldrh	r3, [r7, #2]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d102      	bne.n	800d320 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800d31a:	2301      	movs	r3, #1
 800d31c:	74fb      	strb	r3, [r7, #19]
 800d31e:	e021      	b.n	800d364 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800d320:	787b      	ldrb	r3, [r7, #1]
 800d322:	2b03      	cmp	r3, #3
 800d324:	d902      	bls.n	800d32c <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800d326:	2301      	movs	r3, #1
 800d328:	74fb      	strb	r3, [r7, #19]
 800d32a:	e01b      	b.n	800d364 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800d32c:	7c7b      	ldrb	r3, [r7, #17]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d006      	beq.n	800d340 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	689b      	ldr	r3, [r3, #8]
 800d33c:	61fb      	str	r3, [r7, #28]
 800d33e:	e005      	b.n	800d34c <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	685b      	ldr	r3, [r3, #4]
 800d344:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	68db      	ldr	r3, [r3, #12]
 800d34a:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800d34c:	f107 010f 	add.w	r1, r7, #15
 800d350:	887a      	ldrh	r2, [r7, #2]
 800d352:	f107 0310 	add.w	r3, r7, #16
 800d356:	9300      	str	r3, [sp, #0]
 800d358:	460b      	mov	r3, r1
 800d35a:	69f9      	ldr	r1, [r7, #28]
 800d35c:	6978      	ldr	r0, [r7, #20]
 800d35e:	f7ff fbd1 	bl	800cb04 <findInRecord>
 800d362:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800d364:	2300      	movs	r3, #0
 800d366:	43db      	mvns	r3, r3
 800d368:	69ba      	ldr	r2, [r7, #24]
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d01a      	beq.n	800d3a4 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800d36e:	7bfa      	ldrb	r2, [r7, #15]
 800d370:	7839      	ldrb	r1, [r7, #0]
 800d372:	787b      	ldrb	r3, [r7, #1]
 800d374:	4618      	mov	r0, r3
 800d376:	f7ff fde5 	bl	800cf44 <MQTT_CalculateStateAck>
 800d37a:	4603      	mov	r3, r0
 800d37c:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800d37e:	7c3b      	ldrb	r3, [r7, #16]
 800d380:	8879      	ldrh	r1, [r7, #2]
 800d382:	7cba      	ldrb	r2, [r7, #18]
 800d384:	9201      	str	r2, [sp, #4]
 800d386:	9300      	str	r3, [sp, #0]
 800d388:	460b      	mov	r3, r1
 800d38a:	69ba      	ldr	r2, [r7, #24]
 800d38c:	69f9      	ldr	r1, [r7, #28]
 800d38e:	6978      	ldr	r0, [r7, #20]
 800d390:	f7ff fe24 	bl	800cfdc <updateStateAck>
 800d394:	4603      	mov	r3, r0
 800d396:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800d398:	7cfb      	ldrb	r3, [r7, #19]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d102      	bne.n	800d3a4 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800d39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3a0:	7cba      	ldrb	r2, [r7, #18]
 800d3a2:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800d3a4:	7cfb      	ldrb	r3, [r7, #19]
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3720      	adds	r7, #32
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}

0800d3ae <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800d3ae:	b580      	push	{r7, lr}
 800d3b0:	b086      	sub	sp, #24
 800d3b2:	af00      	add	r7, sp, #0
 800d3b4:	60f8      	str	r0, [r7, #12]
 800d3b6:	60b9      	str	r1, [r7, #8]
 800d3b8:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d01b      	beq.n	800d400 <MQTT_PubrelToResend+0x52>
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d018      	beq.n	800d400 <MQTT_PubrelToResend+0x52>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d015      	beq.n	800d400 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800d3d4:	8abb      	ldrh	r3, [r7, #20]
 800d3d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d3da:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800d3dc:	8abb      	ldrh	r3, [r7, #20]
 800d3de:	f043 0310 	orr.w	r3, r3, #16
 800d3e2:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800d3e4:	8abb      	ldrh	r3, [r7, #20]
 800d3e6:	68ba      	ldr	r2, [r7, #8]
 800d3e8:	4619      	mov	r1, r3
 800d3ea:	68f8      	ldr	r0, [r7, #12]
 800d3ec:	f7ff fd02 	bl	800cdf4 <stateSelect>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800d3f4:	8afb      	ldrh	r3, [r7, #22]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d002      	beq.n	800d400 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2204      	movs	r2, #4
 800d3fe:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800d400:	8afb      	ldrh	r3, [r7, #22]
}
 800d402:	4618      	mov	r0, r3
 800d404:	3718      	adds	r7, #24
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}
	...

0800d40c <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	f5ad 6d87 	sub.w	sp, sp, #1080	; 0x438
 800d412:	af02      	add	r7, sp, #8
 800d414:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d418:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d41c:	6018      	str	r0, [r3, #0]
 800d41e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d422:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 800d426:	6019      	str	r1, [r3, #0]
 800d428:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d42c:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800d430:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800d432:	2301      	movs	r3, #1
 800d434:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800d438:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d43c:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	781a      	ldrb	r2, [r3, #0]
 800d444:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d448:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d44c:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800d44e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d452:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	88da      	ldrh	r2, [r3, #6]
 800d45a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d45e:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d462:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800d464:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d468:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d46c:	2200      	movs	r2, #0
 800d46e:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800d470:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d474:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d478:	2200      	movs	r2, #0
 800d47a:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800d47c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d480:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	789a      	ldrb	r2, [r3, #2]
 800d488:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d48c:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d490:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800d492:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d496:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	78da      	ldrb	r2, [r3, #3]
 800d49e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d4a2:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d4a6:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800d4a8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d4ac:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	791a      	ldrb	r2, [r3, #4]
 800d4b4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d4b8:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d4bc:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800d4be:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d4c2:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	795a      	ldrb	r2, [r3, #5]
 800d4ca:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d4ce:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800d4d2:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800d4d4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d4d8:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	785b      	ldrb	r3, [r3, #1]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d115      	bne.n	800d510 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800d4e4:	f107 0314 	add.w	r3, r7, #20
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	482a      	ldr	r0, [pc, #168]	; (800d594 <transport_recv+0x188>)
 800d4ec:	f7fb feb4 	bl	8009258 <ES_WIFI_StartClientConnection>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800d4f6:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d001      	beq.n	800d502 <transport_recv+0xf6>
			return 0;
 800d4fe:	2300      	movs	r3, #0
 800d500:	e042      	b.n	800d588 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800d502:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d506:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	2201      	movs	r2, #1
 800d50e:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800d510:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d514:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	7819      	ldrb	r1, [r3, #0]
 800d51c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d520:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	b298      	uxth	r0, r3
 800d528:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d52c:	f5a3 6285 	sub.w	r2, r3, #1064	; 0x428
 800d530:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d534:	9301      	str	r3, [sp, #4]
 800d536:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800d53a:	9300      	str	r3, [sp, #0]
 800d53c:	4603      	mov	r3, r0
 800d53e:	6812      	ldr	r2, [r2, #0]
 800d540:	4814      	ldr	r0, [pc, #80]	; (800d594 <transport_recv+0x188>)
 800d542:	f7fc f82f 	bl	80095a4 <ES_WIFI_ReceiveData>
 800d546:	4603      	mov	r3, r0
 800d548:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800d54c:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800d550:	2b00      	cmp	r3, #0
 800d552:	d00a      	beq.n	800d56a <transport_recv+0x15e>
		socketStatus=0;
 800d554:	2300      	movs	r3, #0
 800d556:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
		pNetworkContext->socket_open=0;
 800d55a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d55e:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	2200      	movs	r2, #0
 800d566:	705a      	strb	r2, [r3, #1]
 800d568:	e00c      	b.n	800d584 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800d56a:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800d56e:	461a      	mov	r2, r3
 800d570:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800d574:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 800d578:	2100      	movs	r1, #0
 800d57a:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800d57c:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800d580:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
	}

    return socketStatus;
 800d584:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
}
 800d588:	4618      	mov	r0, r3
 800d58a:	f507 6786 	add.w	r7, r7, #1072	; 0x430
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop
 800d594:	20000dc4 	.word	0x20000dc4

0800d598 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b08e      	sub	sp, #56	; 0x38
 800d59c:	af02      	add	r7, sp, #8
 800d59e:	60f8      	str	r0, [r7, #12]
 800d5a0:	60b9      	str	r1, [r7, #8]
 800d5a2:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	781b      	ldrb	r3, [r3, #0]
 800d5ac:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	88db      	ldrh	r3, [r3, #6]
 800d5b2:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	789b      	ldrb	r3, [r3, #2]
 800d5c0:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	78db      	ldrb	r3, [r3, #3]
 800d5c6:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	791b      	ldrb	r3, [r3, #4]
 800d5cc:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	795b      	ldrb	r3, [r3, #5]
 800d5d2:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	785b      	ldrb	r3, [r3, #1]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d111      	bne.n	800d600 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800d5dc:	f107 0314 	add.w	r3, r7, #20
 800d5e0:	4619      	mov	r1, r3
 800d5e2:	481c      	ldr	r0, [pc, #112]	; (800d654 <transport_send+0xbc>)
 800d5e4:	f7fb fe38 	bl	8009258 <ES_WIFI_StartClientConnection>
 800d5e8:	4603      	mov	r3, r0
 800d5ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800d5ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d001      	beq.n	800d5fa <transport_send+0x62>
			return 0;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	e027      	b.n	800d64a <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	7819      	ldrb	r1, [r3, #0]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	b29a      	uxth	r2, r3
 800d608:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d60c:	9301      	str	r3, [sp, #4]
 800d60e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d612:	9300      	str	r3, [sp, #0]
 800d614:	4613      	mov	r3, r2
 800d616:	68ba      	ldr	r2, [r7, #8]
 800d618:	480e      	ldr	r0, [pc, #56]	; (800d654 <transport_send+0xbc>)
 800d61a:	f7fb ff07 	bl	800942c <ES_WIFI_SendData>
 800d61e:	4603      	mov	r3, r0
 800d620:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800d624:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d00a      	beq.n	800d642 <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	2200      	movs	r2, #0
 800d630:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800d632:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d636:	4619      	mov	r1, r3
 800d638:	4807      	ldr	r0, [pc, #28]	; (800d658 <transport_send+0xc0>)
 800d63a:	f004 fb43 	bl	8011cc4 <iprintf>
		return 0;
 800d63e:	2300      	movs	r3, #0
 800d640:	e003      	b.n	800d64a <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800d642:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800d646:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

    return socketStatus;
 800d648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	3730      	adds	r7, #48	; 0x30
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}
 800d652:	bf00      	nop
 800d654:	20000dc4 	.word	0x20000dc4
 800d658:	08015184 	.word	0x08015184

0800d65c <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800d65c:	b480      	push	{r7}
 800d65e:	b085      	sub	sp, #20
 800d660:	af00      	add	r7, sp, #0
 800d662:	60ba      	str	r2, [r7, #8]
 800d664:	607b      	str	r3, [r7, #4]
 800d666:	4603      	mov	r3, r0
 800d668:	73fb      	strb	r3, [r7, #15]
 800d66a:	460b      	mov	r3, r1
 800d66c:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	7bfa      	ldrb	r2, [r7, #15]
 800d672:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800d674:	68bb      	ldr	r3, [r7, #8]
 800d676:	7bba      	ldrb	r2, [r7, #14]
 800d678:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	4a08      	ldr	r2, [pc, #32]	; (800d6a0 <init_transport_from_socket+0x44>)
 800d67e:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	4a08      	ldr	r2, [pc, #32]	; (800d6a4 <init_transport_from_socket+0x48>)
 800d684:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2200      	movs	r2, #0
 800d68a:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	68ba      	ldr	r2, [r7, #8]
 800d690:	60da      	str	r2, [r3, #12]
}
 800d692:	bf00      	nop
 800d694:	3714      	adds	r7, #20
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	0800d40d 	.word	0x0800d40d
 800d6a4:	0800d599 	.word	0x0800d599

0800d6a8 <__NVIC_SetPriority>:
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b083      	sub	sp, #12
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	6039      	str	r1, [r7, #0]
 800d6b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d6b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	db0a      	blt.n	800d6d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	b2da      	uxtb	r2, r3
 800d6c0:	490c      	ldr	r1, [pc, #48]	; (800d6f4 <__NVIC_SetPriority+0x4c>)
 800d6c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6c6:	0112      	lsls	r2, r2, #4
 800d6c8:	b2d2      	uxtb	r2, r2
 800d6ca:	440b      	add	r3, r1
 800d6cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d6d0:	e00a      	b.n	800d6e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	b2da      	uxtb	r2, r3
 800d6d6:	4908      	ldr	r1, [pc, #32]	; (800d6f8 <__NVIC_SetPriority+0x50>)
 800d6d8:	79fb      	ldrb	r3, [r7, #7]
 800d6da:	f003 030f 	and.w	r3, r3, #15
 800d6de:	3b04      	subs	r3, #4
 800d6e0:	0112      	lsls	r2, r2, #4
 800d6e2:	b2d2      	uxtb	r2, r2
 800d6e4:	440b      	add	r3, r1
 800d6e6:	761a      	strb	r2, [r3, #24]
}
 800d6e8:	bf00      	nop
 800d6ea:	370c      	adds	r7, #12
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr
 800d6f4:	e000e100 	.word	0xe000e100
 800d6f8:	e000ed00 	.word	0xe000ed00

0800d6fc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d700:	4b05      	ldr	r3, [pc, #20]	; (800d718 <SysTick_Handler+0x1c>)
 800d702:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d704:	f002 f886 	bl	800f814 <xTaskGetSchedulerState>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b01      	cmp	r3, #1
 800d70c:	d001      	beq.n	800d712 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d70e:	f003 f873 	bl	80107f8 <xPortSysTickHandler>
  }
}
 800d712:	bf00      	nop
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	e000e010 	.word	0xe000e010

0800d71c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d71c:	b580      	push	{r7, lr}
 800d71e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d720:	2100      	movs	r1, #0
 800d722:	f06f 0004 	mvn.w	r0, #4
 800d726:	f7ff ffbf 	bl	800d6a8 <__NVIC_SetPriority>
#endif
}
 800d72a:	bf00      	nop
 800d72c:	bd80      	pop	{r7, pc}
	...

0800d730 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d736:	f3ef 8305 	mrs	r3, IPSR
 800d73a:	603b      	str	r3, [r7, #0]
  return(result);
 800d73c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d003      	beq.n	800d74a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d742:	f06f 0305 	mvn.w	r3, #5
 800d746:	607b      	str	r3, [r7, #4]
 800d748:	e00c      	b.n	800d764 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d74a:	4b0a      	ldr	r3, [pc, #40]	; (800d774 <osKernelInitialize+0x44>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d105      	bne.n	800d75e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d752:	4b08      	ldr	r3, [pc, #32]	; (800d774 <osKernelInitialize+0x44>)
 800d754:	2201      	movs	r2, #1
 800d756:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d758:	2300      	movs	r3, #0
 800d75a:	607b      	str	r3, [r7, #4]
 800d75c:	e002      	b.n	800d764 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d75e:	f04f 33ff 	mov.w	r3, #4294967295
 800d762:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d764:	687b      	ldr	r3, [r7, #4]
}
 800d766:	4618      	mov	r0, r3
 800d768:	370c      	adds	r7, #12
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr
 800d772:	bf00      	nop
 800d774:	200016c4 	.word	0x200016c4

0800d778 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d778:	b580      	push	{r7, lr}
 800d77a:	b082      	sub	sp, #8
 800d77c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d77e:	f3ef 8305 	mrs	r3, IPSR
 800d782:	603b      	str	r3, [r7, #0]
  return(result);
 800d784:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d786:	2b00      	cmp	r3, #0
 800d788:	d003      	beq.n	800d792 <osKernelStart+0x1a>
    stat = osErrorISR;
 800d78a:	f06f 0305 	mvn.w	r3, #5
 800d78e:	607b      	str	r3, [r7, #4]
 800d790:	e010      	b.n	800d7b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d792:	4b0b      	ldr	r3, [pc, #44]	; (800d7c0 <osKernelStart+0x48>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	2b01      	cmp	r3, #1
 800d798:	d109      	bne.n	800d7ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d79a:	f7ff ffbf 	bl	800d71c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d79e:	4b08      	ldr	r3, [pc, #32]	; (800d7c0 <osKernelStart+0x48>)
 800d7a0:	2202      	movs	r2, #2
 800d7a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d7a4:	f001 fbc8 	bl	800ef38 <vTaskStartScheduler>
      stat = osOK;
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	607b      	str	r3, [r7, #4]
 800d7ac:	e002      	b.n	800d7b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d7ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d7b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d7b4:	687b      	ldr	r3, [r7, #4]
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3708      	adds	r7, #8
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}
 800d7be:	bf00      	nop
 800d7c0:	200016c4 	.word	0x200016c4

0800d7c4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b082      	sub	sp, #8
 800d7c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7ca:	f3ef 8305 	mrs	r3, IPSR
 800d7ce:	603b      	str	r3, [r7, #0]
  return(result);
 800d7d0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d003      	beq.n	800d7de <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800d7d6:	f001 fcdb 	bl	800f190 <xTaskGetTickCountFromISR>
 800d7da:	6078      	str	r0, [r7, #4]
 800d7dc:	e002      	b.n	800d7e4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800d7de:	f001 fcc7 	bl	800f170 <xTaskGetTickCount>
 800d7e2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800d7e4:	687b      	ldr	r3, [r7, #4]
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3708      	adds	r7, #8
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}

0800d7ee <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d7ee:	b580      	push	{r7, lr}
 800d7f0:	b08e      	sub	sp, #56	; 0x38
 800d7f2:	af04      	add	r7, sp, #16
 800d7f4:	60f8      	str	r0, [r7, #12]
 800d7f6:	60b9      	str	r1, [r7, #8]
 800d7f8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7fe:	f3ef 8305 	mrs	r3, IPSR
 800d802:	617b      	str	r3, [r7, #20]
  return(result);
 800d804:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d806:	2b00      	cmp	r3, #0
 800d808:	d17e      	bne.n	800d908 <osThreadNew+0x11a>
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d07b      	beq.n	800d908 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d810:	2380      	movs	r3, #128	; 0x80
 800d812:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d814:	2318      	movs	r3, #24
 800d816:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d818:	2300      	movs	r3, #0
 800d81a:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800d81c:	f04f 33ff 	mov.w	r3, #4294967295
 800d820:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d045      	beq.n	800d8b4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d002      	beq.n	800d836 <osThreadNew+0x48>
        name = attr->name;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	699b      	ldr	r3, [r3, #24]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d002      	beq.n	800d844 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	699b      	ldr	r3, [r3, #24]
 800d842:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d844:	69fb      	ldr	r3, [r7, #28]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d008      	beq.n	800d85c <osThreadNew+0x6e>
 800d84a:	69fb      	ldr	r3, [r7, #28]
 800d84c:	2b38      	cmp	r3, #56	; 0x38
 800d84e:	d805      	bhi.n	800d85c <osThreadNew+0x6e>
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	f003 0301 	and.w	r3, r3, #1
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d001      	beq.n	800d860 <osThreadNew+0x72>
        return (NULL);
 800d85c:	2300      	movs	r3, #0
 800d85e:	e054      	b.n	800d90a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	695b      	ldr	r3, [r3, #20]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d003      	beq.n	800d870 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	695b      	ldr	r3, [r3, #20]
 800d86c:	089b      	lsrs	r3, r3, #2
 800d86e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	689b      	ldr	r3, [r3, #8]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d00e      	beq.n	800d896 <osThreadNew+0xa8>
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	68db      	ldr	r3, [r3, #12]
 800d87c:	2bbb      	cmp	r3, #187	; 0xbb
 800d87e:	d90a      	bls.n	800d896 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d884:	2b00      	cmp	r3, #0
 800d886:	d006      	beq.n	800d896 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	695b      	ldr	r3, [r3, #20]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d002      	beq.n	800d896 <osThreadNew+0xa8>
        mem = 1;
 800d890:	2301      	movs	r3, #1
 800d892:	61bb      	str	r3, [r7, #24]
 800d894:	e010      	b.n	800d8b8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	689b      	ldr	r3, [r3, #8]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d10c      	bne.n	800d8b8 <osThreadNew+0xca>
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	68db      	ldr	r3, [r3, #12]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d108      	bne.n	800d8b8 <osThreadNew+0xca>
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	691b      	ldr	r3, [r3, #16]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d104      	bne.n	800d8b8 <osThreadNew+0xca>
          mem = 0;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	61bb      	str	r3, [r7, #24]
 800d8b2:	e001      	b.n	800d8b8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d8b8:	69bb      	ldr	r3, [r7, #24]
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d110      	bne.n	800d8e0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d8c6:	9202      	str	r2, [sp, #8]
 800d8c8:	9301      	str	r3, [sp, #4]
 800d8ca:	69fb      	ldr	r3, [r7, #28]
 800d8cc:	9300      	str	r3, [sp, #0]
 800d8ce:	68bb      	ldr	r3, [r7, #8]
 800d8d0:	6a3a      	ldr	r2, [r7, #32]
 800d8d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d8d4:	68f8      	ldr	r0, [r7, #12]
 800d8d6:	f001 f943 	bl	800eb60 <xTaskCreateStatic>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	613b      	str	r3, [r7, #16]
 800d8de:	e013      	b.n	800d908 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d8e0:	69bb      	ldr	r3, [r7, #24]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d110      	bne.n	800d908 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d8e6:	6a3b      	ldr	r3, [r7, #32]
 800d8e8:	b29a      	uxth	r2, r3
 800d8ea:	f107 0310 	add.w	r3, r7, #16
 800d8ee:	9301      	str	r3, [sp, #4]
 800d8f0:	69fb      	ldr	r3, [r7, #28]
 800d8f2:	9300      	str	r3, [sp, #0]
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d8f8:	68f8      	ldr	r0, [r7, #12]
 800d8fa:	f001 f98e 	bl	800ec1a <xTaskCreate>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b01      	cmp	r3, #1
 800d902:	d001      	beq.n	800d908 <osThreadNew+0x11a>
            hTask = NULL;
 800d904:	2300      	movs	r3, #0
 800d906:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d908:	693b      	ldr	r3, [r7, #16]
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3728      	adds	r7, #40	; 0x28
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}
	...

0800d914 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800d914:	b580      	push	{r7, lr}
 800d916:	b088      	sub	sp, #32
 800d918:	af02      	add	r7, sp, #8
 800d91a:	6078      	str	r0, [r7, #4]
 800d91c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d002      	beq.n	800d92e <osThreadFlagsSet+0x1a>
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	da03      	bge.n	800d936 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800d92e:	f06f 0303 	mvn.w	r3, #3
 800d932:	60fb      	str	r3, [r7, #12]
 800d934:	e035      	b.n	800d9a2 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800d936:	f04f 33ff 	mov.w	r3, #4294967295
 800d93a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d93c:	f3ef 8305 	mrs	r3, IPSR
 800d940:	613b      	str	r3, [r7, #16]
  return(result);
 800d942:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800d944:	2b00      	cmp	r3, #0
 800d946:	d01f      	beq.n	800d988 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800d948:	2300      	movs	r3, #0
 800d94a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800d94c:	f107 0308 	add.w	r3, r7, #8
 800d950:	9300      	str	r3, [sp, #0]
 800d952:	2300      	movs	r3, #0
 800d954:	2201      	movs	r2, #1
 800d956:	6839      	ldr	r1, [r7, #0]
 800d958:	6978      	ldr	r0, [r7, #20]
 800d95a:	f002 f905 	bl	800fb68 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800d95e:	f107 030c 	add.w	r3, r7, #12
 800d962:	2200      	movs	r2, #0
 800d964:	9200      	str	r2, [sp, #0]
 800d966:	2200      	movs	r2, #0
 800d968:	2100      	movs	r1, #0
 800d96a:	6978      	ldr	r0, [r7, #20]
 800d96c:	f002 f8fc 	bl	800fb68 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d015      	beq.n	800d9a2 <osThreadFlagsSet+0x8e>
 800d976:	4b0d      	ldr	r3, [pc, #52]	; (800d9ac <osThreadFlagsSet+0x98>)
 800d978:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d97c:	601a      	str	r2, [r3, #0]
 800d97e:	f3bf 8f4f 	dsb	sy
 800d982:	f3bf 8f6f 	isb	sy
 800d986:	e00c      	b.n	800d9a2 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800d988:	2300      	movs	r3, #0
 800d98a:	2201      	movs	r2, #1
 800d98c:	6839      	ldr	r1, [r7, #0]
 800d98e:	6978      	ldr	r0, [r7, #20]
 800d990:	f002 f82c 	bl	800f9ec <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800d994:	f107 030c 	add.w	r3, r7, #12
 800d998:	2200      	movs	r2, #0
 800d99a:	2100      	movs	r1, #0
 800d99c:	6978      	ldr	r0, [r7, #20]
 800d99e:	f002 f825 	bl	800f9ec <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800d9a2:	68fb      	ldr	r3, [r7, #12]
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3718      	adds	r7, #24
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	e000ed04 	.word	0xe000ed04

0800d9b0 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b08c      	sub	sp, #48	; 0x30
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	60f8      	str	r0, [r7, #12]
 800d9b8:	60b9      	str	r1, [r7, #8]
 800d9ba:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d9bc:	f3ef 8305 	mrs	r3, IPSR
 800d9c0:	617b      	str	r3, [r7, #20]
  return(result);
 800d9c2:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d003      	beq.n	800d9d0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800d9c8:	f06f 0305 	mvn.w	r3, #5
 800d9cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9ce:	e06b      	b.n	800daa8 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	da03      	bge.n	800d9de <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800d9d6:	f06f 0303 	mvn.w	r3, #3
 800d9da:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9dc:	e064      	b.n	800daa8 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	f003 0302 	and.w	r3, r3, #2
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d002      	beq.n	800d9ee <osThreadFlagsWait+0x3e>
      clear = 0U;
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	62bb      	str	r3, [r7, #40]	; 0x28
 800d9ec:	e001      	b.n	800d9f2 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800d9fa:	f001 fbb9 	bl	800f170 <xTaskGetTickCount>
 800d9fe:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800da00:	f107 0210 	add.w	r2, r7, #16
 800da04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da08:	2000      	movs	r0, #0
 800da0a:	f001 ff8f 	bl	800f92c <xTaskNotifyWait>
 800da0e:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800da10:	69fb      	ldr	r3, [r7, #28]
 800da12:	2b01      	cmp	r3, #1
 800da14:	d137      	bne.n	800da86 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800da16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	4013      	ands	r3, r2
 800da1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da22:	4313      	orrs	r3, r2
 800da24:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	f003 0301 	and.w	r3, r3, #1
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d00c      	beq.n	800da4a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800da30:	68fa      	ldr	r2, [r7, #12]
 800da32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da34:	4013      	ands	r3, r2
 800da36:	68fa      	ldr	r2, [r7, #12]
 800da38:	429a      	cmp	r2, r3
 800da3a:	d032      	beq.n	800daa2 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d10f      	bne.n	800da62 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800da42:	f06f 0302 	mvn.w	r3, #2
 800da46:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800da48:	e02e      	b.n	800daa8 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800da4a:	68fa      	ldr	r2, [r7, #12]
 800da4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da4e:	4013      	ands	r3, r2
 800da50:	2b00      	cmp	r3, #0
 800da52:	d128      	bne.n	800daa6 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d103      	bne.n	800da62 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800da5a:	f06f 0302 	mvn.w	r3, #2
 800da5e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800da60:	e022      	b.n	800daa8 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800da62:	f001 fb85 	bl	800f170 <xTaskGetTickCount>
 800da66:	4602      	mov	r2, r0
 800da68:	6a3b      	ldr	r3, [r7, #32]
 800da6a:	1ad3      	subs	r3, r2, r3
 800da6c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800da6e:	69ba      	ldr	r2, [r7, #24]
 800da70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da72:	429a      	cmp	r2, r3
 800da74:	d902      	bls.n	800da7c <osThreadFlagsWait+0xcc>
          tout  = 0;
 800da76:	2300      	movs	r3, #0
 800da78:	627b      	str	r3, [r7, #36]	; 0x24
 800da7a:	e00e      	b.n	800da9a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800da7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800da7e:	69bb      	ldr	r3, [r7, #24]
 800da80:	1ad3      	subs	r3, r2, r3
 800da82:	627b      	str	r3, [r7, #36]	; 0x24
 800da84:	e009      	b.n	800da9a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d103      	bne.n	800da94 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800da8c:	f06f 0302 	mvn.w	r3, #2
 800da90:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da92:	e002      	b.n	800da9a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800da94:	f06f 0301 	mvn.w	r3, #1
 800da98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800da9a:	69fb      	ldr	r3, [r7, #28]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d1af      	bne.n	800da00 <osThreadFlagsWait+0x50>
 800daa0:	e002      	b.n	800daa8 <osThreadFlagsWait+0xf8>
            break;
 800daa2:	bf00      	nop
 800daa4:	e000      	b.n	800daa8 <osThreadFlagsWait+0xf8>
            break;
 800daa6:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800daa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800daaa:	4618      	mov	r0, r3
 800daac:	3730      	adds	r7, #48	; 0x30
 800daae:	46bd      	mov	sp, r7
 800dab0:	bd80      	pop	{r7, pc}

0800dab2 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800dab2:	b580      	push	{r7, lr}
 800dab4:	b084      	sub	sp, #16
 800dab6:	af00      	add	r7, sp, #0
 800dab8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800daba:	f3ef 8305 	mrs	r3, IPSR
 800dabe:	60bb      	str	r3, [r7, #8]
  return(result);
 800dac0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d003      	beq.n	800dace <osDelay+0x1c>
    stat = osErrorISR;
 800dac6:	f06f 0305 	mvn.w	r3, #5
 800daca:	60fb      	str	r3, [r7, #12]
 800dacc:	e007      	b.n	800dade <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800dace:	2300      	movs	r3, #0
 800dad0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d002      	beq.n	800dade <osDelay+0x2c>
      vTaskDelay(ticks);
 800dad8:	6878      	ldr	r0, [r7, #4]
 800dada:	f001 f9f9 	bl	800eed0 <vTaskDelay>
    }
  }

  return (stat);
 800dade:	68fb      	ldr	r3, [r7, #12]
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3710      	adds	r7, #16
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800dae8:	b580      	push	{r7, lr}
 800daea:	b08a      	sub	sp, #40	; 0x28
 800daec:	af02      	add	r7, sp, #8
 800daee:	60f8      	str	r0, [r7, #12]
 800daf0:	60b9      	str	r1, [r7, #8]
 800daf2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800daf4:	2300      	movs	r3, #0
 800daf6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800daf8:	f3ef 8305 	mrs	r3, IPSR
 800dafc:	613b      	str	r3, [r7, #16]
  return(result);
 800dafe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800db00:	2b00      	cmp	r3, #0
 800db02:	d15f      	bne.n	800dbc4 <osMessageQueueNew+0xdc>
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d05c      	beq.n	800dbc4 <osMessageQueueNew+0xdc>
 800db0a:	68bb      	ldr	r3, [r7, #8]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d059      	beq.n	800dbc4 <osMessageQueueNew+0xdc>
    mem = -1;
 800db10:	f04f 33ff 	mov.w	r3, #4294967295
 800db14:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d029      	beq.n	800db70 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	689b      	ldr	r3, [r3, #8]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d012      	beq.n	800db4a <osMessageQueueNew+0x62>
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	68db      	ldr	r3, [r3, #12]
 800db28:	2b4f      	cmp	r3, #79	; 0x4f
 800db2a:	d90e      	bls.n	800db4a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800db30:	2b00      	cmp	r3, #0
 800db32:	d00a      	beq.n	800db4a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	695a      	ldr	r2, [r3, #20]
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	68b9      	ldr	r1, [r7, #8]
 800db3c:	fb01 f303 	mul.w	r3, r1, r3
 800db40:	429a      	cmp	r2, r3
 800db42:	d302      	bcc.n	800db4a <osMessageQueueNew+0x62>
        mem = 1;
 800db44:	2301      	movs	r3, #1
 800db46:	61bb      	str	r3, [r7, #24]
 800db48:	e014      	b.n	800db74 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d110      	bne.n	800db74 <osMessageQueueNew+0x8c>
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	68db      	ldr	r3, [r3, #12]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d10c      	bne.n	800db74 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d108      	bne.n	800db74 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	695b      	ldr	r3, [r3, #20]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d104      	bne.n	800db74 <osMessageQueueNew+0x8c>
          mem = 0;
 800db6a:	2300      	movs	r3, #0
 800db6c:	61bb      	str	r3, [r7, #24]
 800db6e:	e001      	b.n	800db74 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800db70:	2300      	movs	r3, #0
 800db72:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800db74:	69bb      	ldr	r3, [r7, #24]
 800db76:	2b01      	cmp	r3, #1
 800db78:	d10b      	bne.n	800db92 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	691a      	ldr	r2, [r3, #16]
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	689b      	ldr	r3, [r3, #8]
 800db82:	2100      	movs	r1, #0
 800db84:	9100      	str	r1, [sp, #0]
 800db86:	68b9      	ldr	r1, [r7, #8]
 800db88:	68f8      	ldr	r0, [r7, #12]
 800db8a:	f000 fa87 	bl	800e09c <xQueueGenericCreateStatic>
 800db8e:	61f8      	str	r0, [r7, #28]
 800db90:	e008      	b.n	800dba4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800db92:	69bb      	ldr	r3, [r7, #24]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d105      	bne.n	800dba4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800db98:	2200      	movs	r2, #0
 800db9a:	68b9      	ldr	r1, [r7, #8]
 800db9c:	68f8      	ldr	r0, [r7, #12]
 800db9e:	f000 faf5 	bl	800e18c <xQueueGenericCreate>
 800dba2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800dba4:	69fb      	ldr	r3, [r7, #28]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d00c      	beq.n	800dbc4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d003      	beq.n	800dbb8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	617b      	str	r3, [r7, #20]
 800dbb6:	e001      	b.n	800dbbc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800dbbc:	6979      	ldr	r1, [r7, #20]
 800dbbe:	69f8      	ldr	r0, [r7, #28]
 800dbc0:	f000 ff70 	bl	800eaa4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800dbc4:	69fb      	ldr	r3, [r7, #28]
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3720      	adds	r7, #32
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}
	...

0800dbd0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b088      	sub	sp, #32
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	60f8      	str	r0, [r7, #12]
 800dbd8:	60b9      	str	r1, [r7, #8]
 800dbda:	603b      	str	r3, [r7, #0]
 800dbdc:	4613      	mov	r3, r2
 800dbde:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dbe8:	f3ef 8305 	mrs	r3, IPSR
 800dbec:	617b      	str	r3, [r7, #20]
  return(result);
 800dbee:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d028      	beq.n	800dc46 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dbf4:	69bb      	ldr	r3, [r7, #24]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d005      	beq.n	800dc06 <osMessageQueuePut+0x36>
 800dbfa:	68bb      	ldr	r3, [r7, #8]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d002      	beq.n	800dc06 <osMessageQueuePut+0x36>
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d003      	beq.n	800dc0e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800dc06:	f06f 0303 	mvn.w	r3, #3
 800dc0a:	61fb      	str	r3, [r7, #28]
 800dc0c:	e038      	b.n	800dc80 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800dc12:	f107 0210 	add.w	r2, r7, #16
 800dc16:	2300      	movs	r3, #0
 800dc18:	68b9      	ldr	r1, [r7, #8]
 800dc1a:	69b8      	ldr	r0, [r7, #24]
 800dc1c:	f000 fc12 	bl	800e444 <xQueueGenericSendFromISR>
 800dc20:	4603      	mov	r3, r0
 800dc22:	2b01      	cmp	r3, #1
 800dc24:	d003      	beq.n	800dc2e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800dc26:	f06f 0302 	mvn.w	r3, #2
 800dc2a:	61fb      	str	r3, [r7, #28]
 800dc2c:	e028      	b.n	800dc80 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800dc2e:	693b      	ldr	r3, [r7, #16]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d025      	beq.n	800dc80 <osMessageQueuePut+0xb0>
 800dc34:	4b15      	ldr	r3, [pc, #84]	; (800dc8c <osMessageQueuePut+0xbc>)
 800dc36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc3a:	601a      	str	r2, [r3, #0]
 800dc3c:	f3bf 8f4f 	dsb	sy
 800dc40:	f3bf 8f6f 	isb	sy
 800dc44:	e01c      	b.n	800dc80 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800dc46:	69bb      	ldr	r3, [r7, #24]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d002      	beq.n	800dc52 <osMessageQueuePut+0x82>
 800dc4c:	68bb      	ldr	r3, [r7, #8]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d103      	bne.n	800dc5a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800dc52:	f06f 0303 	mvn.w	r3, #3
 800dc56:	61fb      	str	r3, [r7, #28]
 800dc58:	e012      	b.n	800dc80 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	683a      	ldr	r2, [r7, #0]
 800dc5e:	68b9      	ldr	r1, [r7, #8]
 800dc60:	69b8      	ldr	r0, [r7, #24]
 800dc62:	f000 faf1 	bl	800e248 <xQueueGenericSend>
 800dc66:	4603      	mov	r3, r0
 800dc68:	2b01      	cmp	r3, #1
 800dc6a:	d009      	beq.n	800dc80 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d003      	beq.n	800dc7a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800dc72:	f06f 0301 	mvn.w	r3, #1
 800dc76:	61fb      	str	r3, [r7, #28]
 800dc78:	e002      	b.n	800dc80 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800dc7a:	f06f 0302 	mvn.w	r3, #2
 800dc7e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800dc80:	69fb      	ldr	r3, [r7, #28]
}
 800dc82:	4618      	mov	r0, r3
 800dc84:	3720      	adds	r7, #32
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bd80      	pop	{r7, pc}
 800dc8a:	bf00      	nop
 800dc8c:	e000ed04 	.word	0xe000ed04

0800dc90 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b088      	sub	sp, #32
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	60f8      	str	r0, [r7, #12]
 800dc98:	60b9      	str	r1, [r7, #8]
 800dc9a:	607a      	str	r2, [r7, #4]
 800dc9c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dca2:	2300      	movs	r3, #0
 800dca4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dca6:	f3ef 8305 	mrs	r3, IPSR
 800dcaa:	617b      	str	r3, [r7, #20]
  return(result);
 800dcac:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d028      	beq.n	800dd04 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dcb2:	69bb      	ldr	r3, [r7, #24]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d005      	beq.n	800dcc4 <osMessageQueueGet+0x34>
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d002      	beq.n	800dcc4 <osMessageQueueGet+0x34>
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d003      	beq.n	800dccc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800dcc4:	f06f 0303 	mvn.w	r3, #3
 800dcc8:	61fb      	str	r3, [r7, #28]
 800dcca:	e037      	b.n	800dd3c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800dccc:	2300      	movs	r3, #0
 800dcce:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800dcd0:	f107 0310 	add.w	r3, r7, #16
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	68b9      	ldr	r1, [r7, #8]
 800dcd8:	69b8      	ldr	r0, [r7, #24]
 800dcda:	f000 fd2f 	bl	800e73c <xQueueReceiveFromISR>
 800dcde:	4603      	mov	r3, r0
 800dce0:	2b01      	cmp	r3, #1
 800dce2:	d003      	beq.n	800dcec <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800dce4:	f06f 0302 	mvn.w	r3, #2
 800dce8:	61fb      	str	r3, [r7, #28]
 800dcea:	e027      	b.n	800dd3c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800dcec:	693b      	ldr	r3, [r7, #16]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d024      	beq.n	800dd3c <osMessageQueueGet+0xac>
 800dcf2:	4b15      	ldr	r3, [pc, #84]	; (800dd48 <osMessageQueueGet+0xb8>)
 800dcf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dcf8:	601a      	str	r2, [r3, #0]
 800dcfa:	f3bf 8f4f 	dsb	sy
 800dcfe:	f3bf 8f6f 	isb	sy
 800dd02:	e01b      	b.n	800dd3c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800dd04:	69bb      	ldr	r3, [r7, #24]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d002      	beq.n	800dd10 <osMessageQueueGet+0x80>
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d103      	bne.n	800dd18 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800dd10:	f06f 0303 	mvn.w	r3, #3
 800dd14:	61fb      	str	r3, [r7, #28]
 800dd16:	e011      	b.n	800dd3c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dd18:	683a      	ldr	r2, [r7, #0]
 800dd1a:	68b9      	ldr	r1, [r7, #8]
 800dd1c:	69b8      	ldr	r0, [r7, #24]
 800dd1e:	f000 fc2d 	bl	800e57c <xQueueReceive>
 800dd22:	4603      	mov	r3, r0
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d009      	beq.n	800dd3c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d003      	beq.n	800dd36 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800dd2e:	f06f 0301 	mvn.w	r3, #1
 800dd32:	61fb      	str	r3, [r7, #28]
 800dd34:	e002      	b.n	800dd3c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800dd36:	f06f 0302 	mvn.w	r3, #2
 800dd3a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800dd3c:	69fb      	ldr	r3, [r7, #28]
}
 800dd3e:	4618      	mov	r0, r3
 800dd40:	3720      	adds	r7, #32
 800dd42:	46bd      	mov	sp, r7
 800dd44:	bd80      	pop	{r7, pc}
 800dd46:	bf00      	nop
 800dd48:	e000ed04 	.word	0xe000ed04

0800dd4c <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b08a      	sub	sp, #40	; 0x28
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800dd58:	6a3b      	ldr	r3, [r7, #32]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d102      	bne.n	800dd64 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	627b      	str	r3, [r7, #36]	; 0x24
 800dd62:	e023      	b.n	800ddac <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dd64:	f3ef 8305 	mrs	r3, IPSR
 800dd68:	61bb      	str	r3, [r7, #24]
  return(result);
 800dd6a:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d019      	beq.n	800dda4 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800dd70:	f3ef 8211 	mrs	r2, BASEPRI
 800dd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd78:	f383 8811 	msr	BASEPRI, r3
 800dd7c:	f3bf 8f6f 	isb	sy
 800dd80:	f3bf 8f4f 	dsb	sy
 800dd84:	613a      	str	r2, [r7, #16]
 800dd86:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800dd88:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800dd8a:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800dd8c:	6a3b      	ldr	r3, [r7, #32]
 800dd8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd90:	6a3b      	ldr	r3, [r7, #32]
 800dd92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd94:	1ad3      	subs	r3, r2, r3
 800dd96:	627b      	str	r3, [r7, #36]	; 0x24
 800dd98:	69fb      	ldr	r3, [r7, #28]
 800dd9a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800dda2:	e003      	b.n	800ddac <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800dda4:	6a38      	ldr	r0, [r7, #32]
 800dda6:	f000 fd49 	bl	800e83c <uxQueueSpacesAvailable>
 800ddaa:	6278      	str	r0, [r7, #36]	; 0x24
  }

  return (space);
 800ddac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ddae:	4618      	mov	r0, r3
 800ddb0:	3728      	adds	r7, #40	; 0x28
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}

0800ddb6 <osMessageQueueReset>:

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 800ddb6:	b580      	push	{r7, lr}
 800ddb8:	b086      	sub	sp, #24
 800ddba:	af00      	add	r7, sp, #0
 800ddbc:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ddc2:	f3ef 8305 	mrs	r3, IPSR
 800ddc6:	60fb      	str	r3, [r7, #12]
  return(result);
 800ddc8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d003      	beq.n	800ddd6 <osMessageQueueReset+0x20>
    stat = osErrorISR;
 800ddce:	f06f 0305 	mvn.w	r3, #5
 800ddd2:	617b      	str	r3, [r7, #20]
 800ddd4:	e00c      	b.n	800ddf0 <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d103      	bne.n	800dde4 <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 800dddc:	f06f 0303 	mvn.w	r3, #3
 800dde0:	617b      	str	r3, [r7, #20]
 800dde2:	e005      	b.n	800ddf0 <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 800dde4:	2300      	movs	r3, #0
 800dde6:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 800dde8:	2100      	movs	r1, #0
 800ddea:	6938      	ldr	r0, [r7, #16]
 800ddec:	f000 f8ee 	bl	800dfcc <xQueueGenericReset>
  }

  return (stat);
 800ddf0:	697b      	ldr	r3, [r7, #20]
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3718      	adds	r7, #24
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}
	...

0800ddfc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ddfc:	b480      	push	{r7}
 800ddfe:	b085      	sub	sp, #20
 800de00:	af00      	add	r7, sp, #0
 800de02:	60f8      	str	r0, [r7, #12]
 800de04:	60b9      	str	r1, [r7, #8]
 800de06:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	4a07      	ldr	r2, [pc, #28]	; (800de28 <vApplicationGetIdleTaskMemory+0x2c>)
 800de0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800de0e:	68bb      	ldr	r3, [r7, #8]
 800de10:	4a06      	ldr	r2, [pc, #24]	; (800de2c <vApplicationGetIdleTaskMemory+0x30>)
 800de12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	2280      	movs	r2, #128	; 0x80
 800de18:	601a      	str	r2, [r3, #0]
}
 800de1a:	bf00      	nop
 800de1c:	3714      	adds	r7, #20
 800de1e:	46bd      	mov	sp, r7
 800de20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de24:	4770      	bx	lr
 800de26:	bf00      	nop
 800de28:	200016c8 	.word	0x200016c8
 800de2c:	20001784 	.word	0x20001784

0800de30 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800de30:	b480      	push	{r7}
 800de32:	b085      	sub	sp, #20
 800de34:	af00      	add	r7, sp, #0
 800de36:	60f8      	str	r0, [r7, #12]
 800de38:	60b9      	str	r1, [r7, #8]
 800de3a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	4a07      	ldr	r2, [pc, #28]	; (800de5c <vApplicationGetTimerTaskMemory+0x2c>)
 800de40:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800de42:	68bb      	ldr	r3, [r7, #8]
 800de44:	4a06      	ldr	r2, [pc, #24]	; (800de60 <vApplicationGetTimerTaskMemory+0x30>)
 800de46:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800de4e:	601a      	str	r2, [r3, #0]
}
 800de50:	bf00      	nop
 800de52:	3714      	adds	r7, #20
 800de54:	46bd      	mov	sp, r7
 800de56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5a:	4770      	bx	lr
 800de5c:	20001984 	.word	0x20001984
 800de60:	20001a40 	.word	0x20001a40

0800de64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800de64:	b480      	push	{r7}
 800de66:	b083      	sub	sp, #12
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f103 0208 	add.w	r2, r3, #8
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f04f 32ff 	mov.w	r2, #4294967295
 800de7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	f103 0208 	add.w	r2, r3, #8
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	f103 0208 	add.w	r2, r3, #8
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	2200      	movs	r2, #0
 800de96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800de98:	bf00      	nop
 800de9a:	370c      	adds	r7, #12
 800de9c:	46bd      	mov	sp, r7
 800de9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea2:	4770      	bx	lr

0800dea4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dea4:	b480      	push	{r7}
 800dea6:	b083      	sub	sp, #12
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2200      	movs	r2, #0
 800deb0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800deb2:	bf00      	nop
 800deb4:	370c      	adds	r7, #12
 800deb6:	46bd      	mov	sp, r7
 800deb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800debc:	4770      	bx	lr

0800debe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800debe:	b480      	push	{r7}
 800dec0:	b085      	sub	sp, #20
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	6078      	str	r0, [r7, #4]
 800dec6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	68fa      	ldr	r2, [r7, #12]
 800ded2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	689a      	ldr	r2, [r3, #8]
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	683a      	ldr	r2, [r7, #0]
 800dee2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	683a      	ldr	r2, [r7, #0]
 800dee8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	687a      	ldr	r2, [r7, #4]
 800deee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	1c5a      	adds	r2, r3, #1
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	601a      	str	r2, [r3, #0]
}
 800defa:	bf00      	nop
 800defc:	3714      	adds	r7, #20
 800defe:	46bd      	mov	sp, r7
 800df00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df04:	4770      	bx	lr

0800df06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800df06:	b480      	push	{r7}
 800df08:	b085      	sub	sp, #20
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	6078      	str	r0, [r7, #4]
 800df0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df1c:	d103      	bne.n	800df26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	691b      	ldr	r3, [r3, #16]
 800df22:	60fb      	str	r3, [r7, #12]
 800df24:	e00c      	b.n	800df40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	3308      	adds	r3, #8
 800df2a:	60fb      	str	r3, [r7, #12]
 800df2c:	e002      	b.n	800df34 <vListInsert+0x2e>
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	685b      	ldr	r3, [r3, #4]
 800df32:	60fb      	str	r3, [r7, #12]
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	685b      	ldr	r3, [r3, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	68ba      	ldr	r2, [r7, #8]
 800df3c:	429a      	cmp	r2, r3
 800df3e:	d2f6      	bcs.n	800df2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	685a      	ldr	r2, [r3, #4]
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800df48:	683b      	ldr	r3, [r7, #0]
 800df4a:	685b      	ldr	r3, [r3, #4]
 800df4c:	683a      	ldr	r2, [r7, #0]
 800df4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	68fa      	ldr	r2, [r7, #12]
 800df54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	683a      	ldr	r2, [r7, #0]
 800df5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	687a      	ldr	r2, [r7, #4]
 800df60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	1c5a      	adds	r2, r3, #1
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	601a      	str	r2, [r3, #0]
}
 800df6c:	bf00      	nop
 800df6e:	3714      	adds	r7, #20
 800df70:	46bd      	mov	sp, r7
 800df72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df76:	4770      	bx	lr

0800df78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800df78:	b480      	push	{r7}
 800df7a:	b085      	sub	sp, #20
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	691b      	ldr	r3, [r3, #16]
 800df84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	687a      	ldr	r2, [r7, #4]
 800df8c:	6892      	ldr	r2, [r2, #8]
 800df8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	689b      	ldr	r3, [r3, #8]
 800df94:	687a      	ldr	r2, [r7, #4]
 800df96:	6852      	ldr	r2, [r2, #4]
 800df98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	687a      	ldr	r2, [r7, #4]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d103      	bne.n	800dfac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	689a      	ldr	r2, [r3, #8]
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2200      	movs	r2, #0
 800dfb0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	1e5a      	subs	r2, r3, #1
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	681b      	ldr	r3, [r3, #0]
}
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	3714      	adds	r7, #20
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfca:	4770      	bx	lr

0800dfcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b084      	sub	sp, #16
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
 800dfd4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d10a      	bne.n	800dff6 <xQueueGenericReset+0x2a>
	__asm volatile
 800dfe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfe4:	f383 8811 	msr	BASEPRI, r3
 800dfe8:	f3bf 8f6f 	isb	sy
 800dfec:	f3bf 8f4f 	dsb	sy
 800dff0:	60bb      	str	r3, [r7, #8]
}
 800dff2:	bf00      	nop
 800dff4:	e7fe      	b.n	800dff4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800dff6:	f002 fb6d 	bl	80106d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	681a      	ldr	r2, [r3, #0]
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e002:	68f9      	ldr	r1, [r7, #12]
 800e004:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e006:	fb01 f303 	mul.w	r3, r1, r3
 800e00a:	441a      	add	r2, r3
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	2200      	movs	r2, #0
 800e014:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681a      	ldr	r2, [r3, #0]
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	681a      	ldr	r2, [r3, #0]
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e026:	3b01      	subs	r3, #1
 800e028:	68f9      	ldr	r1, [r7, #12]
 800e02a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e02c:	fb01 f303 	mul.w	r3, r1, r3
 800e030:	441a      	add	r2, r3
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	22ff      	movs	r2, #255	; 0xff
 800e03a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	22ff      	movs	r2, #255	; 0xff
 800e042:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d114      	bne.n	800e076 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	691b      	ldr	r3, [r3, #16]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d01a      	beq.n	800e08a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	3310      	adds	r3, #16
 800e058:	4618      	mov	r0, r3
 800e05a:	f001 fa19 	bl	800f490 <xTaskRemoveFromEventList>
 800e05e:	4603      	mov	r3, r0
 800e060:	2b00      	cmp	r3, #0
 800e062:	d012      	beq.n	800e08a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e064:	4b0c      	ldr	r3, [pc, #48]	; (800e098 <xQueueGenericReset+0xcc>)
 800e066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e06a:	601a      	str	r2, [r3, #0]
 800e06c:	f3bf 8f4f 	dsb	sy
 800e070:	f3bf 8f6f 	isb	sy
 800e074:	e009      	b.n	800e08a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	3310      	adds	r3, #16
 800e07a:	4618      	mov	r0, r3
 800e07c:	f7ff fef2 	bl	800de64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	3324      	adds	r3, #36	; 0x24
 800e084:	4618      	mov	r0, r3
 800e086:	f7ff feed 	bl	800de64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e08a:	f002 fb53 	bl	8010734 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e08e:	2301      	movs	r3, #1
}
 800e090:	4618      	mov	r0, r3
 800e092:	3710      	adds	r7, #16
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	e000ed04 	.word	0xe000ed04

0800e09c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b08e      	sub	sp, #56	; 0x38
 800e0a0:	af02      	add	r7, sp, #8
 800e0a2:	60f8      	str	r0, [r7, #12]
 800e0a4:	60b9      	str	r1, [r7, #8]
 800e0a6:	607a      	str	r2, [r7, #4]
 800e0a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d10a      	bne.n	800e0c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800e0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0b4:	f383 8811 	msr	BASEPRI, r3
 800e0b8:	f3bf 8f6f 	isb	sy
 800e0bc:	f3bf 8f4f 	dsb	sy
 800e0c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e0c2:	bf00      	nop
 800e0c4:	e7fe      	b.n	800e0c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d10a      	bne.n	800e0e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800e0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0d0:	f383 8811 	msr	BASEPRI, r3
 800e0d4:	f3bf 8f6f 	isb	sy
 800e0d8:	f3bf 8f4f 	dsb	sy
 800e0dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e0de:	bf00      	nop
 800e0e0:	e7fe      	b.n	800e0e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d002      	beq.n	800e0ee <xQueueGenericCreateStatic+0x52>
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d001      	beq.n	800e0f2 <xQueueGenericCreateStatic+0x56>
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	e000      	b.n	800e0f4 <xQueueGenericCreateStatic+0x58>
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d10a      	bne.n	800e10e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800e0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0fc:	f383 8811 	msr	BASEPRI, r3
 800e100:	f3bf 8f6f 	isb	sy
 800e104:	f3bf 8f4f 	dsb	sy
 800e108:	623b      	str	r3, [r7, #32]
}
 800e10a:	bf00      	nop
 800e10c:	e7fe      	b.n	800e10c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d102      	bne.n	800e11a <xQueueGenericCreateStatic+0x7e>
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d101      	bne.n	800e11e <xQueueGenericCreateStatic+0x82>
 800e11a:	2301      	movs	r3, #1
 800e11c:	e000      	b.n	800e120 <xQueueGenericCreateStatic+0x84>
 800e11e:	2300      	movs	r3, #0
 800e120:	2b00      	cmp	r3, #0
 800e122:	d10a      	bne.n	800e13a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800e124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e128:	f383 8811 	msr	BASEPRI, r3
 800e12c:	f3bf 8f6f 	isb	sy
 800e130:	f3bf 8f4f 	dsb	sy
 800e134:	61fb      	str	r3, [r7, #28]
}
 800e136:	bf00      	nop
 800e138:	e7fe      	b.n	800e138 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e13a:	2350      	movs	r3, #80	; 0x50
 800e13c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	2b50      	cmp	r3, #80	; 0x50
 800e142:	d00a      	beq.n	800e15a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800e144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e148:	f383 8811 	msr	BASEPRI, r3
 800e14c:	f3bf 8f6f 	isb	sy
 800e150:	f3bf 8f4f 	dsb	sy
 800e154:	61bb      	str	r3, [r7, #24]
}
 800e156:	bf00      	nop
 800e158:	e7fe      	b.n	800e158 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e15a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e162:	2b00      	cmp	r3, #0
 800e164:	d00d      	beq.n	800e182 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e168:	2201      	movs	r2, #1
 800e16a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e16e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e174:	9300      	str	r3, [sp, #0]
 800e176:	4613      	mov	r3, r2
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	68b9      	ldr	r1, [r7, #8]
 800e17c:	68f8      	ldr	r0, [r7, #12]
 800e17e:	f000 f83f 	bl	800e200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e184:	4618      	mov	r0, r3
 800e186:	3730      	adds	r7, #48	; 0x30
 800e188:	46bd      	mov	sp, r7
 800e18a:	bd80      	pop	{r7, pc}

0800e18c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b08a      	sub	sp, #40	; 0x28
 800e190:	af02      	add	r7, sp, #8
 800e192:	60f8      	str	r0, [r7, #12]
 800e194:	60b9      	str	r1, [r7, #8]
 800e196:	4613      	mov	r3, r2
 800e198:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d10a      	bne.n	800e1b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800e1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a4:	f383 8811 	msr	BASEPRI, r3
 800e1a8:	f3bf 8f6f 	isb	sy
 800e1ac:	f3bf 8f4f 	dsb	sy
 800e1b0:	613b      	str	r3, [r7, #16]
}
 800e1b2:	bf00      	nop
 800e1b4:	e7fe      	b.n	800e1b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	68ba      	ldr	r2, [r7, #8]
 800e1ba:	fb02 f303 	mul.w	r3, r2, r3
 800e1be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e1c0:	69fb      	ldr	r3, [r7, #28]
 800e1c2:	3350      	adds	r3, #80	; 0x50
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	f002 fba7 	bl	8010918 <pvPortMalloc>
 800e1ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e1cc:	69bb      	ldr	r3, [r7, #24]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d011      	beq.n	800e1f6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e1d2:	69bb      	ldr	r3, [r7, #24]
 800e1d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	3350      	adds	r3, #80	; 0x50
 800e1da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e1dc:	69bb      	ldr	r3, [r7, #24]
 800e1de:	2200      	movs	r2, #0
 800e1e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e1e4:	79fa      	ldrb	r2, [r7, #7]
 800e1e6:	69bb      	ldr	r3, [r7, #24]
 800e1e8:	9300      	str	r3, [sp, #0]
 800e1ea:	4613      	mov	r3, r2
 800e1ec:	697a      	ldr	r2, [r7, #20]
 800e1ee:	68b9      	ldr	r1, [r7, #8]
 800e1f0:	68f8      	ldr	r0, [r7, #12]
 800e1f2:	f000 f805 	bl	800e200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e1f6:	69bb      	ldr	r3, [r7, #24]
	}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	3720      	adds	r7, #32
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b084      	sub	sp, #16
 800e204:	af00      	add	r7, sp, #0
 800e206:	60f8      	str	r0, [r7, #12]
 800e208:	60b9      	str	r1, [r7, #8]
 800e20a:	607a      	str	r2, [r7, #4]
 800e20c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e20e:	68bb      	ldr	r3, [r7, #8]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d103      	bne.n	800e21c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e214:	69bb      	ldr	r3, [r7, #24]
 800e216:	69ba      	ldr	r2, [r7, #24]
 800e218:	601a      	str	r2, [r3, #0]
 800e21a:	e002      	b.n	800e222 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e21c:	69bb      	ldr	r3, [r7, #24]
 800e21e:	687a      	ldr	r2, [r7, #4]
 800e220:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e222:	69bb      	ldr	r3, [r7, #24]
 800e224:	68fa      	ldr	r2, [r7, #12]
 800e226:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e228:	69bb      	ldr	r3, [r7, #24]
 800e22a:	68ba      	ldr	r2, [r7, #8]
 800e22c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e22e:	2101      	movs	r1, #1
 800e230:	69b8      	ldr	r0, [r7, #24]
 800e232:	f7ff fecb 	bl	800dfcc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e236:	69bb      	ldr	r3, [r7, #24]
 800e238:	78fa      	ldrb	r2, [r7, #3]
 800e23a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e23e:	bf00      	nop
 800e240:	3710      	adds	r7, #16
 800e242:	46bd      	mov	sp, r7
 800e244:	bd80      	pop	{r7, pc}
	...

0800e248 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b08e      	sub	sp, #56	; 0x38
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	60f8      	str	r0, [r7, #12]
 800e250:	60b9      	str	r1, [r7, #8]
 800e252:	607a      	str	r2, [r7, #4]
 800e254:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e256:	2300      	movs	r3, #0
 800e258:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e260:	2b00      	cmp	r3, #0
 800e262:	d10a      	bne.n	800e27a <xQueueGenericSend+0x32>
	__asm volatile
 800e264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e268:	f383 8811 	msr	BASEPRI, r3
 800e26c:	f3bf 8f6f 	isb	sy
 800e270:	f3bf 8f4f 	dsb	sy
 800e274:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e276:	bf00      	nop
 800e278:	e7fe      	b.n	800e278 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d103      	bne.n	800e288 <xQueueGenericSend+0x40>
 800e280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e284:	2b00      	cmp	r3, #0
 800e286:	d101      	bne.n	800e28c <xQueueGenericSend+0x44>
 800e288:	2301      	movs	r3, #1
 800e28a:	e000      	b.n	800e28e <xQueueGenericSend+0x46>
 800e28c:	2300      	movs	r3, #0
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d10a      	bne.n	800e2a8 <xQueueGenericSend+0x60>
	__asm volatile
 800e292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e296:	f383 8811 	msr	BASEPRI, r3
 800e29a:	f3bf 8f6f 	isb	sy
 800e29e:	f3bf 8f4f 	dsb	sy
 800e2a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e2a4:	bf00      	nop
 800e2a6:	e7fe      	b.n	800e2a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	2b02      	cmp	r3, #2
 800e2ac:	d103      	bne.n	800e2b6 <xQueueGenericSend+0x6e>
 800e2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2b2:	2b01      	cmp	r3, #1
 800e2b4:	d101      	bne.n	800e2ba <xQueueGenericSend+0x72>
 800e2b6:	2301      	movs	r3, #1
 800e2b8:	e000      	b.n	800e2bc <xQueueGenericSend+0x74>
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d10a      	bne.n	800e2d6 <xQueueGenericSend+0x8e>
	__asm volatile
 800e2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2c4:	f383 8811 	msr	BASEPRI, r3
 800e2c8:	f3bf 8f6f 	isb	sy
 800e2cc:	f3bf 8f4f 	dsb	sy
 800e2d0:	623b      	str	r3, [r7, #32]
}
 800e2d2:	bf00      	nop
 800e2d4:	e7fe      	b.n	800e2d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e2d6:	f001 fa9d 	bl	800f814 <xTaskGetSchedulerState>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d102      	bne.n	800e2e6 <xQueueGenericSend+0x9e>
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d101      	bne.n	800e2ea <xQueueGenericSend+0xa2>
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	e000      	b.n	800e2ec <xQueueGenericSend+0xa4>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d10a      	bne.n	800e306 <xQueueGenericSend+0xbe>
	__asm volatile
 800e2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2f4:	f383 8811 	msr	BASEPRI, r3
 800e2f8:	f3bf 8f6f 	isb	sy
 800e2fc:	f3bf 8f4f 	dsb	sy
 800e300:	61fb      	str	r3, [r7, #28]
}
 800e302:	bf00      	nop
 800e304:	e7fe      	b.n	800e304 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e306:	f002 f9e5 	bl	80106d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e30a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e30c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e312:	429a      	cmp	r2, r3
 800e314:	d302      	bcc.n	800e31c <xQueueGenericSend+0xd4>
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	2b02      	cmp	r3, #2
 800e31a:	d129      	bne.n	800e370 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e31c:	683a      	ldr	r2, [r7, #0]
 800e31e:	68b9      	ldr	r1, [r7, #8]
 800e320:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e322:	f000 faae 	bl	800e882 <prvCopyDataToQueue>
 800e326:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e32a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d010      	beq.n	800e352 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e332:	3324      	adds	r3, #36	; 0x24
 800e334:	4618      	mov	r0, r3
 800e336:	f001 f8ab 	bl	800f490 <xTaskRemoveFromEventList>
 800e33a:	4603      	mov	r3, r0
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d013      	beq.n	800e368 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e340:	4b3f      	ldr	r3, [pc, #252]	; (800e440 <xQueueGenericSend+0x1f8>)
 800e342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e346:	601a      	str	r2, [r3, #0]
 800e348:	f3bf 8f4f 	dsb	sy
 800e34c:	f3bf 8f6f 	isb	sy
 800e350:	e00a      	b.n	800e368 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e354:	2b00      	cmp	r3, #0
 800e356:	d007      	beq.n	800e368 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e358:	4b39      	ldr	r3, [pc, #228]	; (800e440 <xQueueGenericSend+0x1f8>)
 800e35a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e35e:	601a      	str	r2, [r3, #0]
 800e360:	f3bf 8f4f 	dsb	sy
 800e364:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e368:	f002 f9e4 	bl	8010734 <vPortExitCritical>
				return pdPASS;
 800e36c:	2301      	movs	r3, #1
 800e36e:	e063      	b.n	800e438 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d103      	bne.n	800e37e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e376:	f002 f9dd 	bl	8010734 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e37a:	2300      	movs	r3, #0
 800e37c:	e05c      	b.n	800e438 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e37e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e380:	2b00      	cmp	r3, #0
 800e382:	d106      	bne.n	800e392 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e384:	f107 0314 	add.w	r3, r7, #20
 800e388:	4618      	mov	r0, r3
 800e38a:	f001 f8e5 	bl	800f558 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e38e:	2301      	movs	r3, #1
 800e390:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e392:	f002 f9cf 	bl	8010734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e396:	f000 fe3f 	bl	800f018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e39a:	f002 f99b 	bl	80106d4 <vPortEnterCritical>
 800e39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e3a4:	b25b      	sxtb	r3, r3
 800e3a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3aa:	d103      	bne.n	800e3b4 <xQueueGenericSend+0x16c>
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e3ba:	b25b      	sxtb	r3, r3
 800e3bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3c0:	d103      	bne.n	800e3ca <xQueueGenericSend+0x182>
 800e3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e3ca:	f002 f9b3 	bl	8010734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e3ce:	1d3a      	adds	r2, r7, #4
 800e3d0:	f107 0314 	add.w	r3, r7, #20
 800e3d4:	4611      	mov	r1, r2
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f001 f8d4 	bl	800f584 <xTaskCheckForTimeOut>
 800e3dc:	4603      	mov	r3, r0
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d124      	bne.n	800e42c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e3e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e3e4:	f000 fb45 	bl	800ea72 <prvIsQueueFull>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d018      	beq.n	800e420 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3f0:	3310      	adds	r3, #16
 800e3f2:	687a      	ldr	r2, [r7, #4]
 800e3f4:	4611      	mov	r1, r2
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f000 fffa 	bl	800f3f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e3fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e3fe:	f000 fad0 	bl	800e9a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e402:	f000 fe17 	bl	800f034 <xTaskResumeAll>
 800e406:	4603      	mov	r3, r0
 800e408:	2b00      	cmp	r3, #0
 800e40a:	f47f af7c 	bne.w	800e306 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e40e:	4b0c      	ldr	r3, [pc, #48]	; (800e440 <xQueueGenericSend+0x1f8>)
 800e410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e414:	601a      	str	r2, [r3, #0]
 800e416:	f3bf 8f4f 	dsb	sy
 800e41a:	f3bf 8f6f 	isb	sy
 800e41e:	e772      	b.n	800e306 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e422:	f000 fabe 	bl	800e9a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e426:	f000 fe05 	bl	800f034 <xTaskResumeAll>
 800e42a:	e76c      	b.n	800e306 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e42c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e42e:	f000 fab8 	bl	800e9a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e432:	f000 fdff 	bl	800f034 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e436:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e438:	4618      	mov	r0, r3
 800e43a:	3738      	adds	r7, #56	; 0x38
 800e43c:	46bd      	mov	sp, r7
 800e43e:	bd80      	pop	{r7, pc}
 800e440:	e000ed04 	.word	0xe000ed04

0800e444 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e444:	b580      	push	{r7, lr}
 800e446:	b090      	sub	sp, #64	; 0x40
 800e448:	af00      	add	r7, sp, #0
 800e44a:	60f8      	str	r0, [r7, #12]
 800e44c:	60b9      	str	r1, [r7, #8]
 800e44e:	607a      	str	r2, [r7, #4]
 800e450:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800e456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d10a      	bne.n	800e472 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800e45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e460:	f383 8811 	msr	BASEPRI, r3
 800e464:	f3bf 8f6f 	isb	sy
 800e468:	f3bf 8f4f 	dsb	sy
 800e46c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e46e:	bf00      	nop
 800e470:	e7fe      	b.n	800e470 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d103      	bne.n	800e480 <xQueueGenericSendFromISR+0x3c>
 800e478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e47a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d101      	bne.n	800e484 <xQueueGenericSendFromISR+0x40>
 800e480:	2301      	movs	r3, #1
 800e482:	e000      	b.n	800e486 <xQueueGenericSendFromISR+0x42>
 800e484:	2300      	movs	r3, #0
 800e486:	2b00      	cmp	r3, #0
 800e488:	d10a      	bne.n	800e4a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800e48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e48e:	f383 8811 	msr	BASEPRI, r3
 800e492:	f3bf 8f6f 	isb	sy
 800e496:	f3bf 8f4f 	dsb	sy
 800e49a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e49c:	bf00      	nop
 800e49e:	e7fe      	b.n	800e49e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	2b02      	cmp	r3, #2
 800e4a4:	d103      	bne.n	800e4ae <xQueueGenericSendFromISR+0x6a>
 800e4a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4aa:	2b01      	cmp	r3, #1
 800e4ac:	d101      	bne.n	800e4b2 <xQueueGenericSendFromISR+0x6e>
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	e000      	b.n	800e4b4 <xQueueGenericSendFromISR+0x70>
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d10a      	bne.n	800e4ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800e4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4bc:	f383 8811 	msr	BASEPRI, r3
 800e4c0:	f3bf 8f6f 	isb	sy
 800e4c4:	f3bf 8f4f 	dsb	sy
 800e4c8:	623b      	str	r3, [r7, #32]
}
 800e4ca:	bf00      	nop
 800e4cc:	e7fe      	b.n	800e4cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e4ce:	f002 f9e3 	bl	8010898 <vPortValidateInterruptPriority>
	__asm volatile
 800e4d2:	f3ef 8211 	mrs	r2, BASEPRI
 800e4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4da:	f383 8811 	msr	BASEPRI, r3
 800e4de:	f3bf 8f6f 	isb	sy
 800e4e2:	f3bf 8f4f 	dsb	sy
 800e4e6:	61fa      	str	r2, [r7, #28]
 800e4e8:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800e4ea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e4ec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d302      	bcc.n	800e500 <xQueueGenericSendFromISR+0xbc>
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	2b02      	cmp	r3, #2
 800e4fe:	d12f      	bne.n	800e560 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e502:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e50e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e510:	683a      	ldr	r2, [r7, #0]
 800e512:	68b9      	ldr	r1, [r7, #8]
 800e514:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e516:	f000 f9b4 	bl	800e882 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e51a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800e51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e522:	d112      	bne.n	800e54a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d016      	beq.n	800e55a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e52e:	3324      	adds	r3, #36	; 0x24
 800e530:	4618      	mov	r0, r3
 800e532:	f000 ffad 	bl	800f490 <xTaskRemoveFromEventList>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d00e      	beq.n	800e55a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d00b      	beq.n	800e55a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	2201      	movs	r2, #1
 800e546:	601a      	str	r2, [r3, #0]
 800e548:	e007      	b.n	800e55a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e54a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e54e:	3301      	adds	r3, #1
 800e550:	b2db      	uxtb	r3, r3
 800e552:	b25a      	sxtb	r2, r3
 800e554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e55a:	2301      	movs	r3, #1
 800e55c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800e55e:	e001      	b.n	800e564 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e560:	2300      	movs	r3, #0
 800e562:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e566:	617b      	str	r3, [r7, #20]
	__asm volatile
 800e568:	697b      	ldr	r3, [r7, #20]
 800e56a:	f383 8811 	msr	BASEPRI, r3
}
 800e56e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800e572:	4618      	mov	r0, r3
 800e574:	3740      	adds	r7, #64	; 0x40
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
	...

0800e57c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b08c      	sub	sp, #48	; 0x30
 800e580:	af00      	add	r7, sp, #0
 800e582:	60f8      	str	r0, [r7, #12]
 800e584:	60b9      	str	r1, [r7, #8]
 800e586:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e588:	2300      	movs	r3, #0
 800e58a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e592:	2b00      	cmp	r3, #0
 800e594:	d10a      	bne.n	800e5ac <xQueueReceive+0x30>
	__asm volatile
 800e596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e59a:	f383 8811 	msr	BASEPRI, r3
 800e59e:	f3bf 8f6f 	isb	sy
 800e5a2:	f3bf 8f4f 	dsb	sy
 800e5a6:	623b      	str	r3, [r7, #32]
}
 800e5a8:	bf00      	nop
 800e5aa:	e7fe      	b.n	800e5aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d103      	bne.n	800e5ba <xQueueReceive+0x3e>
 800e5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d101      	bne.n	800e5be <xQueueReceive+0x42>
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	e000      	b.n	800e5c0 <xQueueReceive+0x44>
 800e5be:	2300      	movs	r3, #0
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d10a      	bne.n	800e5da <xQueueReceive+0x5e>
	__asm volatile
 800e5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5c8:	f383 8811 	msr	BASEPRI, r3
 800e5cc:	f3bf 8f6f 	isb	sy
 800e5d0:	f3bf 8f4f 	dsb	sy
 800e5d4:	61fb      	str	r3, [r7, #28]
}
 800e5d6:	bf00      	nop
 800e5d8:	e7fe      	b.n	800e5d8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e5da:	f001 f91b 	bl	800f814 <xTaskGetSchedulerState>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d102      	bne.n	800e5ea <xQueueReceive+0x6e>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d101      	bne.n	800e5ee <xQueueReceive+0x72>
 800e5ea:	2301      	movs	r3, #1
 800e5ec:	e000      	b.n	800e5f0 <xQueueReceive+0x74>
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d10a      	bne.n	800e60a <xQueueReceive+0x8e>
	__asm volatile
 800e5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5f8:	f383 8811 	msr	BASEPRI, r3
 800e5fc:	f3bf 8f6f 	isb	sy
 800e600:	f3bf 8f4f 	dsb	sy
 800e604:	61bb      	str	r3, [r7, #24]
}
 800e606:	bf00      	nop
 800e608:	e7fe      	b.n	800e608 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e60a:	f002 f863 	bl	80106d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e612:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e616:	2b00      	cmp	r3, #0
 800e618:	d01f      	beq.n	800e65a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e61a:	68b9      	ldr	r1, [r7, #8]
 800e61c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e61e:	f000 f99a 	bl	800e956 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e624:	1e5a      	subs	r2, r3, #1
 800e626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e628:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e62a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e62c:	691b      	ldr	r3, [r3, #16]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d00f      	beq.n	800e652 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e634:	3310      	adds	r3, #16
 800e636:	4618      	mov	r0, r3
 800e638:	f000 ff2a 	bl	800f490 <xTaskRemoveFromEventList>
 800e63c:	4603      	mov	r3, r0
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d007      	beq.n	800e652 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e642:	4b3d      	ldr	r3, [pc, #244]	; (800e738 <xQueueReceive+0x1bc>)
 800e644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e648:	601a      	str	r2, [r3, #0]
 800e64a:	f3bf 8f4f 	dsb	sy
 800e64e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e652:	f002 f86f 	bl	8010734 <vPortExitCritical>
				return pdPASS;
 800e656:	2301      	movs	r3, #1
 800e658:	e069      	b.n	800e72e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d103      	bne.n	800e668 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e660:	f002 f868 	bl	8010734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e664:	2300      	movs	r3, #0
 800e666:	e062      	b.n	800e72e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d106      	bne.n	800e67c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e66e:	f107 0310 	add.w	r3, r7, #16
 800e672:	4618      	mov	r0, r3
 800e674:	f000 ff70 	bl	800f558 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e678:	2301      	movs	r3, #1
 800e67a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e67c:	f002 f85a 	bl	8010734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e680:	f000 fcca 	bl	800f018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e684:	f002 f826 	bl	80106d4 <vPortEnterCritical>
 800e688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e68e:	b25b      	sxtb	r3, r3
 800e690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e694:	d103      	bne.n	800e69e <xQueueReceive+0x122>
 800e696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e698:	2200      	movs	r2, #0
 800e69a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e6a4:	b25b      	sxtb	r3, r3
 800e6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6aa:	d103      	bne.n	800e6b4 <xQueueReceive+0x138>
 800e6ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e6b4:	f002 f83e 	bl	8010734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e6b8:	1d3a      	adds	r2, r7, #4
 800e6ba:	f107 0310 	add.w	r3, r7, #16
 800e6be:	4611      	mov	r1, r2
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f000 ff5f 	bl	800f584 <xTaskCheckForTimeOut>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d123      	bne.n	800e714 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e6cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6ce:	f000 f9ba 	bl	800ea46 <prvIsQueueEmpty>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d017      	beq.n	800e708 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e6d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6da:	3324      	adds	r3, #36	; 0x24
 800e6dc:	687a      	ldr	r2, [r7, #4]
 800e6de:	4611      	mov	r1, r2
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	f000 fe85 	bl	800f3f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e6e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6e8:	f000 f95b 	bl	800e9a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e6ec:	f000 fca2 	bl	800f034 <xTaskResumeAll>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d189      	bne.n	800e60a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800e6f6:	4b10      	ldr	r3, [pc, #64]	; (800e738 <xQueueReceive+0x1bc>)
 800e6f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6fc:	601a      	str	r2, [r3, #0]
 800e6fe:	f3bf 8f4f 	dsb	sy
 800e702:	f3bf 8f6f 	isb	sy
 800e706:	e780      	b.n	800e60a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e70a:	f000 f94a 	bl	800e9a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e70e:	f000 fc91 	bl	800f034 <xTaskResumeAll>
 800e712:	e77a      	b.n	800e60a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e716:	f000 f944 	bl	800e9a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e71a:	f000 fc8b 	bl	800f034 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e71e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e720:	f000 f991 	bl	800ea46 <prvIsQueueEmpty>
 800e724:	4603      	mov	r3, r0
 800e726:	2b00      	cmp	r3, #0
 800e728:	f43f af6f 	beq.w	800e60a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e72c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e72e:	4618      	mov	r0, r3
 800e730:	3730      	adds	r7, #48	; 0x30
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}
 800e736:	bf00      	nop
 800e738:	e000ed04 	.word	0xe000ed04

0800e73c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b08e      	sub	sp, #56	; 0x38
 800e740:	af00      	add	r7, sp, #0
 800e742:	60f8      	str	r0, [r7, #12]
 800e744:	60b9      	str	r1, [r7, #8]
 800e746:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d10a      	bne.n	800e768 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800e752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e756:	f383 8811 	msr	BASEPRI, r3
 800e75a:	f3bf 8f6f 	isb	sy
 800e75e:	f3bf 8f4f 	dsb	sy
 800e762:	623b      	str	r3, [r7, #32]
}
 800e764:	bf00      	nop
 800e766:	e7fe      	b.n	800e766 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d103      	bne.n	800e776 <xQueueReceiveFromISR+0x3a>
 800e76e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e772:	2b00      	cmp	r3, #0
 800e774:	d101      	bne.n	800e77a <xQueueReceiveFromISR+0x3e>
 800e776:	2301      	movs	r3, #1
 800e778:	e000      	b.n	800e77c <xQueueReceiveFromISR+0x40>
 800e77a:	2300      	movs	r3, #0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d10a      	bne.n	800e796 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800e780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e784:	f383 8811 	msr	BASEPRI, r3
 800e788:	f3bf 8f6f 	isb	sy
 800e78c:	f3bf 8f4f 	dsb	sy
 800e790:	61fb      	str	r3, [r7, #28]
}
 800e792:	bf00      	nop
 800e794:	e7fe      	b.n	800e794 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e796:	f002 f87f 	bl	8010898 <vPortValidateInterruptPriority>
	__asm volatile
 800e79a:	f3ef 8211 	mrs	r2, BASEPRI
 800e79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7a2:	f383 8811 	msr	BASEPRI, r3
 800e7a6:	f3bf 8f6f 	isb	sy
 800e7aa:	f3bf 8f4f 	dsb	sy
 800e7ae:	61ba      	str	r2, [r7, #24]
 800e7b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e7b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e7b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d02f      	beq.n	800e822 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e7c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e7cc:	68b9      	ldr	r1, [r7, #8]
 800e7ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e7d0:	f000 f8c1 	bl	800e956 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7d6:	1e5a      	subs	r2, r3, #1
 800e7d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7da:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e7dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e7e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7e4:	d112      	bne.n	800e80c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7e8:	691b      	ldr	r3, [r3, #16]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d016      	beq.n	800e81c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7f0:	3310      	adds	r3, #16
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	f000 fe4c 	bl	800f490 <xTaskRemoveFromEventList>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d00e      	beq.n	800e81c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d00b      	beq.n	800e81c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2201      	movs	r2, #1
 800e808:	601a      	str	r2, [r3, #0]
 800e80a:	e007      	b.n	800e81c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e80c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e810:	3301      	adds	r3, #1
 800e812:	b2db      	uxtb	r3, r3
 800e814:	b25a      	sxtb	r2, r3
 800e816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e81c:	2301      	movs	r3, #1
 800e81e:	637b      	str	r3, [r7, #52]	; 0x34
 800e820:	e001      	b.n	800e826 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800e822:	2300      	movs	r3, #0
 800e824:	637b      	str	r3, [r7, #52]	; 0x34
 800e826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e828:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e82a:	693b      	ldr	r3, [r7, #16]
 800e82c:	f383 8811 	msr	BASEPRI, r3
}
 800e830:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e834:	4618      	mov	r0, r3
 800e836:	3738      	adds	r7, #56	; 0x38
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}

0800e83c <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b086      	sub	sp, #24
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d10a      	bne.n	800e864 <uxQueueSpacesAvailable+0x28>
	__asm volatile
 800e84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e852:	f383 8811 	msr	BASEPRI, r3
 800e856:	f3bf 8f6f 	isb	sy
 800e85a:	f3bf 8f4f 	dsb	sy
 800e85e:	60fb      	str	r3, [r7, #12]
}
 800e860:	bf00      	nop
 800e862:	e7fe      	b.n	800e862 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800e864:	f001 ff36 	bl	80106d4 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800e868:	697b      	ldr	r3, [r7, #20]
 800e86a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e86c:	697b      	ldr	r3, [r7, #20]
 800e86e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e870:	1ad3      	subs	r3, r2, r3
 800e872:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800e874:	f001 ff5e 	bl	8010734 <vPortExitCritical>

	return uxReturn;
 800e878:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800e87a:	4618      	mov	r0, r3
 800e87c:	3718      	adds	r7, #24
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}

0800e882 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e882:	b580      	push	{r7, lr}
 800e884:	b086      	sub	sp, #24
 800e886:	af00      	add	r7, sp, #0
 800e888:	60f8      	str	r0, [r7, #12]
 800e88a:	60b9      	str	r1, [r7, #8]
 800e88c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e88e:	2300      	movs	r3, #0
 800e890:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e896:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d10d      	bne.n	800e8bc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d14d      	bne.n	800e944 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	689b      	ldr	r3, [r3, #8]
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	f000 ffcf 	bl	800f850 <xTaskPriorityDisinherit>
 800e8b2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	609a      	str	r2, [r3, #8]
 800e8ba:	e043      	b.n	800e944 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d119      	bne.n	800e8f6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	6858      	ldr	r0, [r3, #4]
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	68b9      	ldr	r1, [r7, #8]
 800e8ce:	f002 fb70 	bl	8010fb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	685a      	ldr	r2, [r3, #4]
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8da:	441a      	add	r2, r3
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	685a      	ldr	r2, [r3, #4]
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	689b      	ldr	r3, [r3, #8]
 800e8e8:	429a      	cmp	r2, r3
 800e8ea:	d32b      	bcc.n	800e944 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	681a      	ldr	r2, [r3, #0]
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	605a      	str	r2, [r3, #4]
 800e8f4:	e026      	b.n	800e944 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	68d8      	ldr	r0, [r3, #12]
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8fe:	461a      	mov	r2, r3
 800e900:	68b9      	ldr	r1, [r7, #8]
 800e902:	f002 fb56 	bl	8010fb2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	68da      	ldr	r2, [r3, #12]
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e90e:	425b      	negs	r3, r3
 800e910:	441a      	add	r2, r3
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	68da      	ldr	r2, [r3, #12]
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	429a      	cmp	r2, r3
 800e920:	d207      	bcs.n	800e932 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	689a      	ldr	r2, [r3, #8]
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e92a:	425b      	negs	r3, r3
 800e92c:	441a      	add	r2, r3
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2b02      	cmp	r3, #2
 800e936:	d105      	bne.n	800e944 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e938:	693b      	ldr	r3, [r7, #16]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d002      	beq.n	800e944 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	3b01      	subs	r3, #1
 800e942:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e944:	693b      	ldr	r3, [r7, #16]
 800e946:	1c5a      	adds	r2, r3, #1
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e94c:	697b      	ldr	r3, [r7, #20]
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3718      	adds	r7, #24
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}

0800e956 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e956:	b580      	push	{r7, lr}
 800e958:	b082      	sub	sp, #8
 800e95a:	af00      	add	r7, sp, #0
 800e95c:	6078      	str	r0, [r7, #4]
 800e95e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e964:	2b00      	cmp	r3, #0
 800e966:	d018      	beq.n	800e99a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	68da      	ldr	r2, [r3, #12]
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e970:	441a      	add	r2, r3
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	68da      	ldr	r2, [r3, #12]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	689b      	ldr	r3, [r3, #8]
 800e97e:	429a      	cmp	r2, r3
 800e980:	d303      	bcc.n	800e98a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681a      	ldr	r2, [r3, #0]
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	68d9      	ldr	r1, [r3, #12]
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e992:	461a      	mov	r2, r3
 800e994:	6838      	ldr	r0, [r7, #0]
 800e996:	f002 fb0c 	bl	8010fb2 <memcpy>
	}
}
 800e99a:	bf00      	nop
 800e99c:	3708      	adds	r7, #8
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}

0800e9a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e9a2:	b580      	push	{r7, lr}
 800e9a4:	b084      	sub	sp, #16
 800e9a6:	af00      	add	r7, sp, #0
 800e9a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e9aa:	f001 fe93 	bl	80106d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9b4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e9b6:	e011      	b.n	800e9dc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d012      	beq.n	800e9e6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	3324      	adds	r3, #36	; 0x24
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f000 fd63 	bl	800f490 <xTaskRemoveFromEventList>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d001      	beq.n	800e9d4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e9d0:	f000 fe3a 	bl	800f648 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e9d4:	7bfb      	ldrb	r3, [r7, #15]
 800e9d6:	3b01      	subs	r3, #1
 800e9d8:	b2db      	uxtb	r3, r3
 800e9da:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e9dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	dce9      	bgt.n	800e9b8 <prvUnlockQueue+0x16>
 800e9e4:	e000      	b.n	800e9e8 <prvUnlockQueue+0x46>
					break;
 800e9e6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	22ff      	movs	r2, #255	; 0xff
 800e9ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e9f0:	f001 fea0 	bl	8010734 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e9f4:	f001 fe6e 	bl	80106d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9fe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ea00:	e011      	b.n	800ea26 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	691b      	ldr	r3, [r3, #16]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d012      	beq.n	800ea30 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	3310      	adds	r3, #16
 800ea0e:	4618      	mov	r0, r3
 800ea10:	f000 fd3e 	bl	800f490 <xTaskRemoveFromEventList>
 800ea14:	4603      	mov	r3, r0
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d001      	beq.n	800ea1e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ea1a:	f000 fe15 	bl	800f648 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ea1e:	7bbb      	ldrb	r3, [r7, #14]
 800ea20:	3b01      	subs	r3, #1
 800ea22:	b2db      	uxtb	r3, r3
 800ea24:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ea26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	dce9      	bgt.n	800ea02 <prvUnlockQueue+0x60>
 800ea2e:	e000      	b.n	800ea32 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ea30:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	22ff      	movs	r2, #255	; 0xff
 800ea36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ea3a:	f001 fe7b 	bl	8010734 <vPortExitCritical>
}
 800ea3e:	bf00      	nop
 800ea40:	3710      	adds	r7, #16
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}

0800ea46 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ea46:	b580      	push	{r7, lr}
 800ea48:	b084      	sub	sp, #16
 800ea4a:	af00      	add	r7, sp, #0
 800ea4c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ea4e:	f001 fe41 	bl	80106d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d102      	bne.n	800ea60 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	60fb      	str	r3, [r7, #12]
 800ea5e:	e001      	b.n	800ea64 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ea60:	2300      	movs	r3, #0
 800ea62:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea64:	f001 fe66 	bl	8010734 <vPortExitCritical>

	return xReturn;
 800ea68:	68fb      	ldr	r3, [r7, #12]
}
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	3710      	adds	r7, #16
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	bd80      	pop	{r7, pc}

0800ea72 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ea72:	b580      	push	{r7, lr}
 800ea74:	b084      	sub	sp, #16
 800ea76:	af00      	add	r7, sp, #0
 800ea78:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ea7a:	f001 fe2b 	bl	80106d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea86:	429a      	cmp	r2, r3
 800ea88:	d102      	bne.n	800ea90 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	60fb      	str	r3, [r7, #12]
 800ea8e:	e001      	b.n	800ea94 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ea90:	2300      	movs	r3, #0
 800ea92:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea94:	f001 fe4e 	bl	8010734 <vPortExitCritical>

	return xReturn;
 800ea98:	68fb      	ldr	r3, [r7, #12]
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3710      	adds	r7, #16
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}
	...

0800eaa4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800eaa4:	b480      	push	{r7}
 800eaa6:	b085      	sub	sp, #20
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800eaae:	2300      	movs	r3, #0
 800eab0:	60fb      	str	r3, [r7, #12]
 800eab2:	e014      	b.n	800eade <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800eab4:	4a0f      	ldr	r2, [pc, #60]	; (800eaf4 <vQueueAddToRegistry+0x50>)
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d10b      	bne.n	800ead8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800eac0:	490c      	ldr	r1, [pc, #48]	; (800eaf4 <vQueueAddToRegistry+0x50>)
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	683a      	ldr	r2, [r7, #0]
 800eac6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800eaca:	4a0a      	ldr	r2, [pc, #40]	; (800eaf4 <vQueueAddToRegistry+0x50>)
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	00db      	lsls	r3, r3, #3
 800ead0:	4413      	add	r3, r2
 800ead2:	687a      	ldr	r2, [r7, #4]
 800ead4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ead6:	e006      	b.n	800eae6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	3301      	adds	r3, #1
 800eadc:	60fb      	str	r3, [r7, #12]
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	2b07      	cmp	r3, #7
 800eae2:	d9e7      	bls.n	800eab4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800eae4:	bf00      	nop
 800eae6:	bf00      	nop
 800eae8:	3714      	adds	r7, #20
 800eaea:	46bd      	mov	sp, r7
 800eaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf0:	4770      	bx	lr
 800eaf2:	bf00      	nop
 800eaf4:	20001e40 	.word	0x20001e40

0800eaf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b086      	sub	sp, #24
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	60f8      	str	r0, [r7, #12]
 800eb00:	60b9      	str	r1, [r7, #8]
 800eb02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800eb08:	f001 fde4 	bl	80106d4 <vPortEnterCritical>
 800eb0c:	697b      	ldr	r3, [r7, #20]
 800eb0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800eb12:	b25b      	sxtb	r3, r3
 800eb14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb18:	d103      	bne.n	800eb22 <vQueueWaitForMessageRestricted+0x2a>
 800eb1a:	697b      	ldr	r3, [r7, #20]
 800eb1c:	2200      	movs	r2, #0
 800eb1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eb28:	b25b      	sxtb	r3, r3
 800eb2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb2e:	d103      	bne.n	800eb38 <vQueueWaitForMessageRestricted+0x40>
 800eb30:	697b      	ldr	r3, [r7, #20]
 800eb32:	2200      	movs	r2, #0
 800eb34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eb38:	f001 fdfc 	bl	8010734 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800eb3c:	697b      	ldr	r3, [r7, #20]
 800eb3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d106      	bne.n	800eb52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	3324      	adds	r3, #36	; 0x24
 800eb48:	687a      	ldr	r2, [r7, #4]
 800eb4a:	68b9      	ldr	r1, [r7, #8]
 800eb4c:	4618      	mov	r0, r3
 800eb4e:	f000 fc73 	bl	800f438 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800eb52:	6978      	ldr	r0, [r7, #20]
 800eb54:	f7ff ff25 	bl	800e9a2 <prvUnlockQueue>
	}
 800eb58:	bf00      	nop
 800eb5a:	3718      	adds	r7, #24
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	bd80      	pop	{r7, pc}

0800eb60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b08e      	sub	sp, #56	; 0x38
 800eb64:	af04      	add	r7, sp, #16
 800eb66:	60f8      	str	r0, [r7, #12]
 800eb68:	60b9      	str	r1, [r7, #8]
 800eb6a:	607a      	str	r2, [r7, #4]
 800eb6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800eb6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d10a      	bne.n	800eb8a <xTaskCreateStatic+0x2a>
	__asm volatile
 800eb74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb78:	f383 8811 	msr	BASEPRI, r3
 800eb7c:	f3bf 8f6f 	isb	sy
 800eb80:	f3bf 8f4f 	dsb	sy
 800eb84:	623b      	str	r3, [r7, #32]
}
 800eb86:	bf00      	nop
 800eb88:	e7fe      	b.n	800eb88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800eb8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d10a      	bne.n	800eba6 <xTaskCreateStatic+0x46>
	__asm volatile
 800eb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb94:	f383 8811 	msr	BASEPRI, r3
 800eb98:	f3bf 8f6f 	isb	sy
 800eb9c:	f3bf 8f4f 	dsb	sy
 800eba0:	61fb      	str	r3, [r7, #28]
}
 800eba2:	bf00      	nop
 800eba4:	e7fe      	b.n	800eba4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800eba6:	23bc      	movs	r3, #188	; 0xbc
 800eba8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ebaa:	693b      	ldr	r3, [r7, #16]
 800ebac:	2bbc      	cmp	r3, #188	; 0xbc
 800ebae:	d00a      	beq.n	800ebc6 <xTaskCreateStatic+0x66>
	__asm volatile
 800ebb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb4:	f383 8811 	msr	BASEPRI, r3
 800ebb8:	f3bf 8f6f 	isb	sy
 800ebbc:	f3bf 8f4f 	dsb	sy
 800ebc0:	61bb      	str	r3, [r7, #24]
}
 800ebc2:	bf00      	nop
 800ebc4:	e7fe      	b.n	800ebc4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ebc6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ebc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d01e      	beq.n	800ec0c <xTaskCreateStatic+0xac>
 800ebce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d01b      	beq.n	800ec0c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ebd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ebd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ebdc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ebde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebe0:	2202      	movs	r2, #2
 800ebe2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	9303      	str	r3, [sp, #12]
 800ebea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebec:	9302      	str	r3, [sp, #8]
 800ebee:	f107 0314 	add.w	r3, r7, #20
 800ebf2:	9301      	str	r3, [sp, #4]
 800ebf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf6:	9300      	str	r3, [sp, #0]
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	687a      	ldr	r2, [r7, #4]
 800ebfc:	68b9      	ldr	r1, [r7, #8]
 800ebfe:	68f8      	ldr	r0, [r7, #12]
 800ec00:	f000 f850 	bl	800eca4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ec04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ec06:	f000 f8f3 	bl	800edf0 <prvAddNewTaskToReadyList>
 800ec0a:	e001      	b.n	800ec10 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ec10:	697b      	ldr	r3, [r7, #20]
	}
 800ec12:	4618      	mov	r0, r3
 800ec14:	3728      	adds	r7, #40	; 0x28
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd80      	pop	{r7, pc}

0800ec1a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ec1a:	b580      	push	{r7, lr}
 800ec1c:	b08c      	sub	sp, #48	; 0x30
 800ec1e:	af04      	add	r7, sp, #16
 800ec20:	60f8      	str	r0, [r7, #12]
 800ec22:	60b9      	str	r1, [r7, #8]
 800ec24:	603b      	str	r3, [r7, #0]
 800ec26:	4613      	mov	r3, r2
 800ec28:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ec2a:	88fb      	ldrh	r3, [r7, #6]
 800ec2c:	009b      	lsls	r3, r3, #2
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f001 fe72 	bl	8010918 <pvPortMalloc>
 800ec34:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ec36:	697b      	ldr	r3, [r7, #20]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d00e      	beq.n	800ec5a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ec3c:	20bc      	movs	r0, #188	; 0xbc
 800ec3e:	f001 fe6b 	bl	8010918 <pvPortMalloc>
 800ec42:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ec44:	69fb      	ldr	r3, [r7, #28]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d003      	beq.n	800ec52 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ec4a:	69fb      	ldr	r3, [r7, #28]
 800ec4c:	697a      	ldr	r2, [r7, #20]
 800ec4e:	631a      	str	r2, [r3, #48]	; 0x30
 800ec50:	e005      	b.n	800ec5e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ec52:	6978      	ldr	r0, [r7, #20]
 800ec54:	f001 ff2c 	bl	8010ab0 <vPortFree>
 800ec58:	e001      	b.n	800ec5e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ec5e:	69fb      	ldr	r3, [r7, #28]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d017      	beq.n	800ec94 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ec64:	69fb      	ldr	r3, [r7, #28]
 800ec66:	2200      	movs	r2, #0
 800ec68:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ec6c:	88fa      	ldrh	r2, [r7, #6]
 800ec6e:	2300      	movs	r3, #0
 800ec70:	9303      	str	r3, [sp, #12]
 800ec72:	69fb      	ldr	r3, [r7, #28]
 800ec74:	9302      	str	r3, [sp, #8]
 800ec76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec78:	9301      	str	r3, [sp, #4]
 800ec7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec7c:	9300      	str	r3, [sp, #0]
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	68b9      	ldr	r1, [r7, #8]
 800ec82:	68f8      	ldr	r0, [r7, #12]
 800ec84:	f000 f80e 	bl	800eca4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ec88:	69f8      	ldr	r0, [r7, #28]
 800ec8a:	f000 f8b1 	bl	800edf0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ec8e:	2301      	movs	r3, #1
 800ec90:	61bb      	str	r3, [r7, #24]
 800ec92:	e002      	b.n	800ec9a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ec94:	f04f 33ff 	mov.w	r3, #4294967295
 800ec98:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ec9a:	69bb      	ldr	r3, [r7, #24]
	}
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	3720      	adds	r7, #32
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}

0800eca4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b088      	sub	sp, #32
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	60f8      	str	r0, [r7, #12]
 800ecac:	60b9      	str	r1, [r7, #8]
 800ecae:	607a      	str	r2, [r7, #4]
 800ecb0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ecb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecb4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	009b      	lsls	r3, r3, #2
 800ecba:	461a      	mov	r2, r3
 800ecbc:	21a5      	movs	r1, #165	; 0xa5
 800ecbe:	f002 f9a0 	bl	8011002 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ecc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800eccc:	3b01      	subs	r3, #1
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	4413      	add	r3, r2
 800ecd2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	f023 0307 	bic.w	r3, r3, #7
 800ecda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ecdc:	69bb      	ldr	r3, [r7, #24]
 800ecde:	f003 0307 	and.w	r3, r3, #7
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d00a      	beq.n	800ecfc <prvInitialiseNewTask+0x58>
	__asm volatile
 800ece6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecea:	f383 8811 	msr	BASEPRI, r3
 800ecee:	f3bf 8f6f 	isb	sy
 800ecf2:	f3bf 8f4f 	dsb	sy
 800ecf6:	617b      	str	r3, [r7, #20]
}
 800ecf8:	bf00      	nop
 800ecfa:	e7fe      	b.n	800ecfa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ecfc:	68bb      	ldr	r3, [r7, #8]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d01f      	beq.n	800ed42 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ed02:	2300      	movs	r3, #0
 800ed04:	61fb      	str	r3, [r7, #28]
 800ed06:	e012      	b.n	800ed2e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ed08:	68ba      	ldr	r2, [r7, #8]
 800ed0a:	69fb      	ldr	r3, [r7, #28]
 800ed0c:	4413      	add	r3, r2
 800ed0e:	7819      	ldrb	r1, [r3, #0]
 800ed10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed12:	69fb      	ldr	r3, [r7, #28]
 800ed14:	4413      	add	r3, r2
 800ed16:	3334      	adds	r3, #52	; 0x34
 800ed18:	460a      	mov	r2, r1
 800ed1a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ed1c:	68ba      	ldr	r2, [r7, #8]
 800ed1e:	69fb      	ldr	r3, [r7, #28]
 800ed20:	4413      	add	r3, r2
 800ed22:	781b      	ldrb	r3, [r3, #0]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d006      	beq.n	800ed36 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ed28:	69fb      	ldr	r3, [r7, #28]
 800ed2a:	3301      	adds	r3, #1
 800ed2c:	61fb      	str	r3, [r7, #28]
 800ed2e:	69fb      	ldr	r3, [r7, #28]
 800ed30:	2b0f      	cmp	r3, #15
 800ed32:	d9e9      	bls.n	800ed08 <prvInitialiseNewTask+0x64>
 800ed34:	e000      	b.n	800ed38 <prvInitialiseNewTask+0x94>
			{
				break;
 800ed36:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ed38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ed40:	e003      	b.n	800ed4a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ed42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed44:	2200      	movs	r2, #0
 800ed46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ed4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed4c:	2b37      	cmp	r3, #55	; 0x37
 800ed4e:	d901      	bls.n	800ed54 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ed50:	2337      	movs	r3, #55	; 0x37
 800ed52:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ed54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed58:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ed5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed5e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ed60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed62:	2200      	movs	r2, #0
 800ed64:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ed66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed68:	3304      	adds	r3, #4
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	f7ff f89a 	bl	800dea4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ed70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed72:	3318      	adds	r3, #24
 800ed74:	4618      	mov	r0, r3
 800ed76:	f7ff f895 	bl	800dea4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ed7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed7e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed82:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ed86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed88:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ed8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed8e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ed90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed92:	2200      	movs	r2, #0
 800ed94:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ed98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800eda0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eda2:	3354      	adds	r3, #84	; 0x54
 800eda4:	2260      	movs	r2, #96	; 0x60
 800eda6:	2100      	movs	r1, #0
 800eda8:	4618      	mov	r0, r3
 800edaa:	f002 f92a 	bl	8011002 <memset>
 800edae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edb0:	4a0c      	ldr	r2, [pc, #48]	; (800ede4 <prvInitialiseNewTask+0x140>)
 800edb2:	659a      	str	r2, [r3, #88]	; 0x58
 800edb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edb6:	4a0c      	ldr	r2, [pc, #48]	; (800ede8 <prvInitialiseNewTask+0x144>)
 800edb8:	65da      	str	r2, [r3, #92]	; 0x5c
 800edba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edbc:	4a0b      	ldr	r2, [pc, #44]	; (800edec <prvInitialiseNewTask+0x148>)
 800edbe:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800edc0:	683a      	ldr	r2, [r7, #0]
 800edc2:	68f9      	ldr	r1, [r7, #12]
 800edc4:	69b8      	ldr	r0, [r7, #24]
 800edc6:	f001 fb55 	bl	8010474 <pxPortInitialiseStack>
 800edca:	4602      	mov	r2, r0
 800edcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800edd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d002      	beq.n	800eddc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800edd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800edda:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eddc:	bf00      	nop
 800edde:	3720      	adds	r7, #32
 800ede0:	46bd      	mov	sp, r7
 800ede2:	bd80      	pop	{r7, pc}
 800ede4:	080155b4 	.word	0x080155b4
 800ede8:	080155d4 	.word	0x080155d4
 800edec:	08015594 	.word	0x08015594

0800edf0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b082      	sub	sp, #8
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800edf8:	f001 fc6c 	bl	80106d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800edfc:	4b2d      	ldr	r3, [pc, #180]	; (800eeb4 <prvAddNewTaskToReadyList+0xc4>)
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	3301      	adds	r3, #1
 800ee02:	4a2c      	ldr	r2, [pc, #176]	; (800eeb4 <prvAddNewTaskToReadyList+0xc4>)
 800ee04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ee06:	4b2c      	ldr	r3, [pc, #176]	; (800eeb8 <prvAddNewTaskToReadyList+0xc8>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d109      	bne.n	800ee22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ee0e:	4a2a      	ldr	r2, [pc, #168]	; (800eeb8 <prvAddNewTaskToReadyList+0xc8>)
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ee14:	4b27      	ldr	r3, [pc, #156]	; (800eeb4 <prvAddNewTaskToReadyList+0xc4>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	d110      	bne.n	800ee3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ee1c:	f000 fc38 	bl	800f690 <prvInitialiseTaskLists>
 800ee20:	e00d      	b.n	800ee3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ee22:	4b26      	ldr	r3, [pc, #152]	; (800eebc <prvAddNewTaskToReadyList+0xcc>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d109      	bne.n	800ee3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ee2a:	4b23      	ldr	r3, [pc, #140]	; (800eeb8 <prvAddNewTaskToReadyList+0xc8>)
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee34:	429a      	cmp	r2, r3
 800ee36:	d802      	bhi.n	800ee3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ee38:	4a1f      	ldr	r2, [pc, #124]	; (800eeb8 <prvAddNewTaskToReadyList+0xc8>)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ee3e:	4b20      	ldr	r3, [pc, #128]	; (800eec0 <prvAddNewTaskToReadyList+0xd0>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	3301      	adds	r3, #1
 800ee44:	4a1e      	ldr	r2, [pc, #120]	; (800eec0 <prvAddNewTaskToReadyList+0xd0>)
 800ee46:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ee48:	4b1d      	ldr	r3, [pc, #116]	; (800eec0 <prvAddNewTaskToReadyList+0xd0>)
 800ee4a:	681a      	ldr	r2, [r3, #0]
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee54:	4b1b      	ldr	r3, [pc, #108]	; (800eec4 <prvAddNewTaskToReadyList+0xd4>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	429a      	cmp	r2, r3
 800ee5a:	d903      	bls.n	800ee64 <prvAddNewTaskToReadyList+0x74>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee60:	4a18      	ldr	r2, [pc, #96]	; (800eec4 <prvAddNewTaskToReadyList+0xd4>)
 800ee62:	6013      	str	r3, [r2, #0]
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee68:	4613      	mov	r3, r2
 800ee6a:	009b      	lsls	r3, r3, #2
 800ee6c:	4413      	add	r3, r2
 800ee6e:	009b      	lsls	r3, r3, #2
 800ee70:	4a15      	ldr	r2, [pc, #84]	; (800eec8 <prvAddNewTaskToReadyList+0xd8>)
 800ee72:	441a      	add	r2, r3
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	3304      	adds	r3, #4
 800ee78:	4619      	mov	r1, r3
 800ee7a:	4610      	mov	r0, r2
 800ee7c:	f7ff f81f 	bl	800debe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ee80:	f001 fc58 	bl	8010734 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ee84:	4b0d      	ldr	r3, [pc, #52]	; (800eebc <prvAddNewTaskToReadyList+0xcc>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d00e      	beq.n	800eeaa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ee8c:	4b0a      	ldr	r3, [pc, #40]	; (800eeb8 <prvAddNewTaskToReadyList+0xc8>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee96:	429a      	cmp	r2, r3
 800ee98:	d207      	bcs.n	800eeaa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ee9a:	4b0c      	ldr	r3, [pc, #48]	; (800eecc <prvAddNewTaskToReadyList+0xdc>)
 800ee9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eea0:	601a      	str	r2, [r3, #0]
 800eea2:	f3bf 8f4f 	dsb	sy
 800eea6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eeaa:	bf00      	nop
 800eeac:	3708      	adds	r7, #8
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}
 800eeb2:	bf00      	nop
 800eeb4:	20002354 	.word	0x20002354
 800eeb8:	20001e80 	.word	0x20001e80
 800eebc:	20002360 	.word	0x20002360
 800eec0:	20002370 	.word	0x20002370
 800eec4:	2000235c 	.word	0x2000235c
 800eec8:	20001e84 	.word	0x20001e84
 800eecc:	e000ed04 	.word	0xe000ed04

0800eed0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b084      	sub	sp, #16
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800eed8:	2300      	movs	r3, #0
 800eeda:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d017      	beq.n	800ef12 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800eee2:	4b13      	ldr	r3, [pc, #76]	; (800ef30 <vTaskDelay+0x60>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d00a      	beq.n	800ef00 <vTaskDelay+0x30>
	__asm volatile
 800eeea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeee:	f383 8811 	msr	BASEPRI, r3
 800eef2:	f3bf 8f6f 	isb	sy
 800eef6:	f3bf 8f4f 	dsb	sy
 800eefa:	60bb      	str	r3, [r7, #8]
}
 800eefc:	bf00      	nop
 800eefe:	e7fe      	b.n	800eefe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ef00:	f000 f88a 	bl	800f018 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ef04:	2100      	movs	r1, #0
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f000 ff12 	bl	800fd30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ef0c:	f000 f892 	bl	800f034 <xTaskResumeAll>
 800ef10:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d107      	bne.n	800ef28 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ef18:	4b06      	ldr	r3, [pc, #24]	; (800ef34 <vTaskDelay+0x64>)
 800ef1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef1e:	601a      	str	r2, [r3, #0]
 800ef20:	f3bf 8f4f 	dsb	sy
 800ef24:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ef28:	bf00      	nop
 800ef2a:	3710      	adds	r7, #16
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	bd80      	pop	{r7, pc}
 800ef30:	2000237c 	.word	0x2000237c
 800ef34:	e000ed04 	.word	0xe000ed04

0800ef38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b08a      	sub	sp, #40	; 0x28
 800ef3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ef3e:	2300      	movs	r3, #0
 800ef40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ef42:	2300      	movs	r3, #0
 800ef44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ef46:	463a      	mov	r2, r7
 800ef48:	1d39      	adds	r1, r7, #4
 800ef4a:	f107 0308 	add.w	r3, r7, #8
 800ef4e:	4618      	mov	r0, r3
 800ef50:	f7fe ff54 	bl	800ddfc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ef54:	6839      	ldr	r1, [r7, #0]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	68ba      	ldr	r2, [r7, #8]
 800ef5a:	9202      	str	r2, [sp, #8]
 800ef5c:	9301      	str	r3, [sp, #4]
 800ef5e:	2300      	movs	r3, #0
 800ef60:	9300      	str	r3, [sp, #0]
 800ef62:	2300      	movs	r3, #0
 800ef64:	460a      	mov	r2, r1
 800ef66:	4924      	ldr	r1, [pc, #144]	; (800eff8 <vTaskStartScheduler+0xc0>)
 800ef68:	4824      	ldr	r0, [pc, #144]	; (800effc <vTaskStartScheduler+0xc4>)
 800ef6a:	f7ff fdf9 	bl	800eb60 <xTaskCreateStatic>
 800ef6e:	4603      	mov	r3, r0
 800ef70:	4a23      	ldr	r2, [pc, #140]	; (800f000 <vTaskStartScheduler+0xc8>)
 800ef72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ef74:	4b22      	ldr	r3, [pc, #136]	; (800f000 <vTaskStartScheduler+0xc8>)
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d002      	beq.n	800ef82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ef7c:	2301      	movs	r3, #1
 800ef7e:	617b      	str	r3, [r7, #20]
 800ef80:	e001      	b.n	800ef86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ef82:	2300      	movs	r3, #0
 800ef84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	2b01      	cmp	r3, #1
 800ef8a:	d102      	bne.n	800ef92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ef8c:	f000 ff24 	bl	800fdd8 <xTimerCreateTimerTask>
 800ef90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ef92:	697b      	ldr	r3, [r7, #20]
 800ef94:	2b01      	cmp	r3, #1
 800ef96:	d11b      	bne.n	800efd0 <vTaskStartScheduler+0x98>
	__asm volatile
 800ef98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef9c:	f383 8811 	msr	BASEPRI, r3
 800efa0:	f3bf 8f6f 	isb	sy
 800efa4:	f3bf 8f4f 	dsb	sy
 800efa8:	613b      	str	r3, [r7, #16]
}
 800efaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800efac:	4b15      	ldr	r3, [pc, #84]	; (800f004 <vTaskStartScheduler+0xcc>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	3354      	adds	r3, #84	; 0x54
 800efb2:	4a15      	ldr	r2, [pc, #84]	; (800f008 <vTaskStartScheduler+0xd0>)
 800efb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800efb6:	4b15      	ldr	r3, [pc, #84]	; (800f00c <vTaskStartScheduler+0xd4>)
 800efb8:	f04f 32ff 	mov.w	r2, #4294967295
 800efbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800efbe:	4b14      	ldr	r3, [pc, #80]	; (800f010 <vTaskStartScheduler+0xd8>)
 800efc0:	2201      	movs	r2, #1
 800efc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800efc4:	4b13      	ldr	r3, [pc, #76]	; (800f014 <vTaskStartScheduler+0xdc>)
 800efc6:	2200      	movs	r2, #0
 800efc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800efca:	f001 fae1 	bl	8010590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800efce:	e00e      	b.n	800efee <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efd6:	d10a      	bne.n	800efee <vTaskStartScheduler+0xb6>
	__asm volatile
 800efd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efdc:	f383 8811 	msr	BASEPRI, r3
 800efe0:	f3bf 8f6f 	isb	sy
 800efe4:	f3bf 8f4f 	dsb	sy
 800efe8:	60fb      	str	r3, [r7, #12]
}
 800efea:	bf00      	nop
 800efec:	e7fe      	b.n	800efec <vTaskStartScheduler+0xb4>
}
 800efee:	bf00      	nop
 800eff0:	3718      	adds	r7, #24
 800eff2:	46bd      	mov	sp, r7
 800eff4:	bd80      	pop	{r7, pc}
 800eff6:	bf00      	nop
 800eff8:	080151b4 	.word	0x080151b4
 800effc:	0800f661 	.word	0x0800f661
 800f000:	20002378 	.word	0x20002378
 800f004:	20001e80 	.word	0x20001e80
 800f008:	20000054 	.word	0x20000054
 800f00c:	20002374 	.word	0x20002374
 800f010:	20002360 	.word	0x20002360
 800f014:	20002358 	.word	0x20002358

0800f018 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f018:	b480      	push	{r7}
 800f01a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f01c:	4b04      	ldr	r3, [pc, #16]	; (800f030 <vTaskSuspendAll+0x18>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	3301      	adds	r3, #1
 800f022:	4a03      	ldr	r2, [pc, #12]	; (800f030 <vTaskSuspendAll+0x18>)
 800f024:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f026:	bf00      	nop
 800f028:	46bd      	mov	sp, r7
 800f02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02e:	4770      	bx	lr
 800f030:	2000237c 	.word	0x2000237c

0800f034 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b084      	sub	sp, #16
 800f038:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f03a:	2300      	movs	r3, #0
 800f03c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f03e:	2300      	movs	r3, #0
 800f040:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f042:	4b42      	ldr	r3, [pc, #264]	; (800f14c <xTaskResumeAll+0x118>)
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d10a      	bne.n	800f060 <xTaskResumeAll+0x2c>
	__asm volatile
 800f04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f04e:	f383 8811 	msr	BASEPRI, r3
 800f052:	f3bf 8f6f 	isb	sy
 800f056:	f3bf 8f4f 	dsb	sy
 800f05a:	603b      	str	r3, [r7, #0]
}
 800f05c:	bf00      	nop
 800f05e:	e7fe      	b.n	800f05e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f060:	f001 fb38 	bl	80106d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f064:	4b39      	ldr	r3, [pc, #228]	; (800f14c <xTaskResumeAll+0x118>)
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	3b01      	subs	r3, #1
 800f06a:	4a38      	ldr	r2, [pc, #224]	; (800f14c <xTaskResumeAll+0x118>)
 800f06c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f06e:	4b37      	ldr	r3, [pc, #220]	; (800f14c <xTaskResumeAll+0x118>)
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d162      	bne.n	800f13c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f076:	4b36      	ldr	r3, [pc, #216]	; (800f150 <xTaskResumeAll+0x11c>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d05e      	beq.n	800f13c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f07e:	e02f      	b.n	800f0e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f080:	4b34      	ldr	r3, [pc, #208]	; (800f154 <xTaskResumeAll+0x120>)
 800f082:	68db      	ldr	r3, [r3, #12]
 800f084:	68db      	ldr	r3, [r3, #12]
 800f086:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	3318      	adds	r3, #24
 800f08c:	4618      	mov	r0, r3
 800f08e:	f7fe ff73 	bl	800df78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	3304      	adds	r3, #4
 800f096:	4618      	mov	r0, r3
 800f098:	f7fe ff6e 	bl	800df78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0a0:	4b2d      	ldr	r3, [pc, #180]	; (800f158 <xTaskResumeAll+0x124>)
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	429a      	cmp	r2, r3
 800f0a6:	d903      	bls.n	800f0b0 <xTaskResumeAll+0x7c>
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0ac:	4a2a      	ldr	r2, [pc, #168]	; (800f158 <xTaskResumeAll+0x124>)
 800f0ae:	6013      	str	r3, [r2, #0]
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0b4:	4613      	mov	r3, r2
 800f0b6:	009b      	lsls	r3, r3, #2
 800f0b8:	4413      	add	r3, r2
 800f0ba:	009b      	lsls	r3, r3, #2
 800f0bc:	4a27      	ldr	r2, [pc, #156]	; (800f15c <xTaskResumeAll+0x128>)
 800f0be:	441a      	add	r2, r3
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	3304      	adds	r3, #4
 800f0c4:	4619      	mov	r1, r3
 800f0c6:	4610      	mov	r0, r2
 800f0c8:	f7fe fef9 	bl	800debe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0d0:	4b23      	ldr	r3, [pc, #140]	; (800f160 <xTaskResumeAll+0x12c>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0d6:	429a      	cmp	r2, r3
 800f0d8:	d302      	bcc.n	800f0e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800f0da:	4b22      	ldr	r3, [pc, #136]	; (800f164 <xTaskResumeAll+0x130>)
 800f0dc:	2201      	movs	r2, #1
 800f0de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f0e0:	4b1c      	ldr	r3, [pc, #112]	; (800f154 <xTaskResumeAll+0x120>)
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d1cb      	bne.n	800f080 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d001      	beq.n	800f0f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f0ee:	f000 fb71 	bl	800f7d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f0f2:	4b1d      	ldr	r3, [pc, #116]	; (800f168 <xTaskResumeAll+0x134>)
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d010      	beq.n	800f120 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f0fe:	f000 f859 	bl	800f1b4 <xTaskIncrementTick>
 800f102:	4603      	mov	r3, r0
 800f104:	2b00      	cmp	r3, #0
 800f106:	d002      	beq.n	800f10e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800f108:	4b16      	ldr	r3, [pc, #88]	; (800f164 <xTaskResumeAll+0x130>)
 800f10a:	2201      	movs	r2, #1
 800f10c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	3b01      	subs	r3, #1
 800f112:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d1f1      	bne.n	800f0fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800f11a:	4b13      	ldr	r3, [pc, #76]	; (800f168 <xTaskResumeAll+0x134>)
 800f11c:	2200      	movs	r2, #0
 800f11e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f120:	4b10      	ldr	r3, [pc, #64]	; (800f164 <xTaskResumeAll+0x130>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d009      	beq.n	800f13c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f128:	2301      	movs	r3, #1
 800f12a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f12c:	4b0f      	ldr	r3, [pc, #60]	; (800f16c <xTaskResumeAll+0x138>)
 800f12e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f132:	601a      	str	r2, [r3, #0]
 800f134:	f3bf 8f4f 	dsb	sy
 800f138:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f13c:	f001 fafa 	bl	8010734 <vPortExitCritical>

	return xAlreadyYielded;
 800f140:	68bb      	ldr	r3, [r7, #8]
}
 800f142:	4618      	mov	r0, r3
 800f144:	3710      	adds	r7, #16
 800f146:	46bd      	mov	sp, r7
 800f148:	bd80      	pop	{r7, pc}
 800f14a:	bf00      	nop
 800f14c:	2000237c 	.word	0x2000237c
 800f150:	20002354 	.word	0x20002354
 800f154:	20002314 	.word	0x20002314
 800f158:	2000235c 	.word	0x2000235c
 800f15c:	20001e84 	.word	0x20001e84
 800f160:	20001e80 	.word	0x20001e80
 800f164:	20002368 	.word	0x20002368
 800f168:	20002364 	.word	0x20002364
 800f16c:	e000ed04 	.word	0xe000ed04

0800f170 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f170:	b480      	push	{r7}
 800f172:	b083      	sub	sp, #12
 800f174:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f176:	4b05      	ldr	r3, [pc, #20]	; (800f18c <xTaskGetTickCount+0x1c>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f17c:	687b      	ldr	r3, [r7, #4]
}
 800f17e:	4618      	mov	r0, r3
 800f180:	370c      	adds	r7, #12
 800f182:	46bd      	mov	sp, r7
 800f184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f188:	4770      	bx	lr
 800f18a:	bf00      	nop
 800f18c:	20002358 	.word	0x20002358

0800f190 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b082      	sub	sp, #8
 800f194:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f196:	f001 fb7f 	bl	8010898 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800f19a:	2300      	movs	r3, #0
 800f19c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800f19e:	4b04      	ldr	r3, [pc, #16]	; (800f1b0 <xTaskGetTickCountFromISR+0x20>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f1a4:	683b      	ldr	r3, [r7, #0]
}
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	3708      	adds	r7, #8
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	bd80      	pop	{r7, pc}
 800f1ae:	bf00      	nop
 800f1b0:	20002358 	.word	0x20002358

0800f1b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b086      	sub	sp, #24
 800f1b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f1be:	4b4f      	ldr	r3, [pc, #316]	; (800f2fc <xTaskIncrementTick+0x148>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	f040 808f 	bne.w	800f2e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f1c8:	4b4d      	ldr	r3, [pc, #308]	; (800f300 <xTaskIncrementTick+0x14c>)
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	3301      	adds	r3, #1
 800f1ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f1d0:	4a4b      	ldr	r2, [pc, #300]	; (800f300 <xTaskIncrementTick+0x14c>)
 800f1d2:	693b      	ldr	r3, [r7, #16]
 800f1d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f1d6:	693b      	ldr	r3, [r7, #16]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d120      	bne.n	800f21e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f1dc:	4b49      	ldr	r3, [pc, #292]	; (800f304 <xTaskIncrementTick+0x150>)
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d00a      	beq.n	800f1fc <xTaskIncrementTick+0x48>
	__asm volatile
 800f1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ea:	f383 8811 	msr	BASEPRI, r3
 800f1ee:	f3bf 8f6f 	isb	sy
 800f1f2:	f3bf 8f4f 	dsb	sy
 800f1f6:	603b      	str	r3, [r7, #0]
}
 800f1f8:	bf00      	nop
 800f1fa:	e7fe      	b.n	800f1fa <xTaskIncrementTick+0x46>
 800f1fc:	4b41      	ldr	r3, [pc, #260]	; (800f304 <xTaskIncrementTick+0x150>)
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	60fb      	str	r3, [r7, #12]
 800f202:	4b41      	ldr	r3, [pc, #260]	; (800f308 <xTaskIncrementTick+0x154>)
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	4a3f      	ldr	r2, [pc, #252]	; (800f304 <xTaskIncrementTick+0x150>)
 800f208:	6013      	str	r3, [r2, #0]
 800f20a:	4a3f      	ldr	r2, [pc, #252]	; (800f308 <xTaskIncrementTick+0x154>)
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	6013      	str	r3, [r2, #0]
 800f210:	4b3e      	ldr	r3, [pc, #248]	; (800f30c <xTaskIncrementTick+0x158>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	3301      	adds	r3, #1
 800f216:	4a3d      	ldr	r2, [pc, #244]	; (800f30c <xTaskIncrementTick+0x158>)
 800f218:	6013      	str	r3, [r2, #0]
 800f21a:	f000 fadb 	bl	800f7d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f21e:	4b3c      	ldr	r3, [pc, #240]	; (800f310 <xTaskIncrementTick+0x15c>)
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	693a      	ldr	r2, [r7, #16]
 800f224:	429a      	cmp	r2, r3
 800f226:	d349      	bcc.n	800f2bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f228:	4b36      	ldr	r3, [pc, #216]	; (800f304 <xTaskIncrementTick+0x150>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d104      	bne.n	800f23c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f232:	4b37      	ldr	r3, [pc, #220]	; (800f310 <xTaskIncrementTick+0x15c>)
 800f234:	f04f 32ff 	mov.w	r2, #4294967295
 800f238:	601a      	str	r2, [r3, #0]
					break;
 800f23a:	e03f      	b.n	800f2bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f23c:	4b31      	ldr	r3, [pc, #196]	; (800f304 <xTaskIncrementTick+0x150>)
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	68db      	ldr	r3, [r3, #12]
 800f242:	68db      	ldr	r3, [r3, #12]
 800f244:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	685b      	ldr	r3, [r3, #4]
 800f24a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f24c:	693a      	ldr	r2, [r7, #16]
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	429a      	cmp	r2, r3
 800f252:	d203      	bcs.n	800f25c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f254:	4a2e      	ldr	r2, [pc, #184]	; (800f310 <xTaskIncrementTick+0x15c>)
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f25a:	e02f      	b.n	800f2bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	3304      	adds	r3, #4
 800f260:	4618      	mov	r0, r3
 800f262:	f7fe fe89 	bl	800df78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f266:	68bb      	ldr	r3, [r7, #8]
 800f268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d004      	beq.n	800f278 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	3318      	adds	r3, #24
 800f272:	4618      	mov	r0, r3
 800f274:	f7fe fe80 	bl	800df78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f27c:	4b25      	ldr	r3, [pc, #148]	; (800f314 <xTaskIncrementTick+0x160>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	429a      	cmp	r2, r3
 800f282:	d903      	bls.n	800f28c <xTaskIncrementTick+0xd8>
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f288:	4a22      	ldr	r2, [pc, #136]	; (800f314 <xTaskIncrementTick+0x160>)
 800f28a:	6013      	str	r3, [r2, #0]
 800f28c:	68bb      	ldr	r3, [r7, #8]
 800f28e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f290:	4613      	mov	r3, r2
 800f292:	009b      	lsls	r3, r3, #2
 800f294:	4413      	add	r3, r2
 800f296:	009b      	lsls	r3, r3, #2
 800f298:	4a1f      	ldr	r2, [pc, #124]	; (800f318 <xTaskIncrementTick+0x164>)
 800f29a:	441a      	add	r2, r3
 800f29c:	68bb      	ldr	r3, [r7, #8]
 800f29e:	3304      	adds	r3, #4
 800f2a0:	4619      	mov	r1, r3
 800f2a2:	4610      	mov	r0, r2
 800f2a4:	f7fe fe0b 	bl	800debe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2ac:	4b1b      	ldr	r3, [pc, #108]	; (800f31c <xTaskIncrementTick+0x168>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2b2:	429a      	cmp	r2, r3
 800f2b4:	d3b8      	bcc.n	800f228 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f2b6:	2301      	movs	r3, #1
 800f2b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f2ba:	e7b5      	b.n	800f228 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f2bc:	4b17      	ldr	r3, [pc, #92]	; (800f31c <xTaskIncrementTick+0x168>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2c2:	4915      	ldr	r1, [pc, #84]	; (800f318 <xTaskIncrementTick+0x164>)
 800f2c4:	4613      	mov	r3, r2
 800f2c6:	009b      	lsls	r3, r3, #2
 800f2c8:	4413      	add	r3, r2
 800f2ca:	009b      	lsls	r3, r3, #2
 800f2cc:	440b      	add	r3, r1
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	2b01      	cmp	r3, #1
 800f2d2:	d901      	bls.n	800f2d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800f2d4:	2301      	movs	r3, #1
 800f2d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f2d8:	4b11      	ldr	r3, [pc, #68]	; (800f320 <xTaskIncrementTick+0x16c>)
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d007      	beq.n	800f2f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	617b      	str	r3, [r7, #20]
 800f2e4:	e004      	b.n	800f2f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f2e6:	4b0f      	ldr	r3, [pc, #60]	; (800f324 <xTaskIncrementTick+0x170>)
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	3301      	adds	r3, #1
 800f2ec:	4a0d      	ldr	r2, [pc, #52]	; (800f324 <xTaskIncrementTick+0x170>)
 800f2ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f2f0:	697b      	ldr	r3, [r7, #20]
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3718      	adds	r7, #24
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}
 800f2fa:	bf00      	nop
 800f2fc:	2000237c 	.word	0x2000237c
 800f300:	20002358 	.word	0x20002358
 800f304:	2000230c 	.word	0x2000230c
 800f308:	20002310 	.word	0x20002310
 800f30c:	2000236c 	.word	0x2000236c
 800f310:	20002374 	.word	0x20002374
 800f314:	2000235c 	.word	0x2000235c
 800f318:	20001e84 	.word	0x20001e84
 800f31c:	20001e80 	.word	0x20001e80
 800f320:	20002368 	.word	0x20002368
 800f324:	20002364 	.word	0x20002364

0800f328 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f328:	b480      	push	{r7}
 800f32a:	b085      	sub	sp, #20
 800f32c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f32e:	4b2a      	ldr	r3, [pc, #168]	; (800f3d8 <vTaskSwitchContext+0xb0>)
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d003      	beq.n	800f33e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f336:	4b29      	ldr	r3, [pc, #164]	; (800f3dc <vTaskSwitchContext+0xb4>)
 800f338:	2201      	movs	r2, #1
 800f33a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f33c:	e046      	b.n	800f3cc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800f33e:	4b27      	ldr	r3, [pc, #156]	; (800f3dc <vTaskSwitchContext+0xb4>)
 800f340:	2200      	movs	r2, #0
 800f342:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f344:	4b26      	ldr	r3, [pc, #152]	; (800f3e0 <vTaskSwitchContext+0xb8>)
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	60fb      	str	r3, [r7, #12]
 800f34a:	e010      	b.n	800f36e <vTaskSwitchContext+0x46>
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d10a      	bne.n	800f368 <vTaskSwitchContext+0x40>
	__asm volatile
 800f352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f356:	f383 8811 	msr	BASEPRI, r3
 800f35a:	f3bf 8f6f 	isb	sy
 800f35e:	f3bf 8f4f 	dsb	sy
 800f362:	607b      	str	r3, [r7, #4]
}
 800f364:	bf00      	nop
 800f366:	e7fe      	b.n	800f366 <vTaskSwitchContext+0x3e>
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	3b01      	subs	r3, #1
 800f36c:	60fb      	str	r3, [r7, #12]
 800f36e:	491d      	ldr	r1, [pc, #116]	; (800f3e4 <vTaskSwitchContext+0xbc>)
 800f370:	68fa      	ldr	r2, [r7, #12]
 800f372:	4613      	mov	r3, r2
 800f374:	009b      	lsls	r3, r3, #2
 800f376:	4413      	add	r3, r2
 800f378:	009b      	lsls	r3, r3, #2
 800f37a:	440b      	add	r3, r1
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d0e4      	beq.n	800f34c <vTaskSwitchContext+0x24>
 800f382:	68fa      	ldr	r2, [r7, #12]
 800f384:	4613      	mov	r3, r2
 800f386:	009b      	lsls	r3, r3, #2
 800f388:	4413      	add	r3, r2
 800f38a:	009b      	lsls	r3, r3, #2
 800f38c:	4a15      	ldr	r2, [pc, #84]	; (800f3e4 <vTaskSwitchContext+0xbc>)
 800f38e:	4413      	add	r3, r2
 800f390:	60bb      	str	r3, [r7, #8]
 800f392:	68bb      	ldr	r3, [r7, #8]
 800f394:	685b      	ldr	r3, [r3, #4]
 800f396:	685a      	ldr	r2, [r3, #4]
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	605a      	str	r2, [r3, #4]
 800f39c:	68bb      	ldr	r3, [r7, #8]
 800f39e:	685a      	ldr	r2, [r3, #4]
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	3308      	adds	r3, #8
 800f3a4:	429a      	cmp	r2, r3
 800f3a6:	d104      	bne.n	800f3b2 <vTaskSwitchContext+0x8a>
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	685b      	ldr	r3, [r3, #4]
 800f3ac:	685a      	ldr	r2, [r3, #4]
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	605a      	str	r2, [r3, #4]
 800f3b2:	68bb      	ldr	r3, [r7, #8]
 800f3b4:	685b      	ldr	r3, [r3, #4]
 800f3b6:	68db      	ldr	r3, [r3, #12]
 800f3b8:	4a0b      	ldr	r2, [pc, #44]	; (800f3e8 <vTaskSwitchContext+0xc0>)
 800f3ba:	6013      	str	r3, [r2, #0]
 800f3bc:	4a08      	ldr	r2, [pc, #32]	; (800f3e0 <vTaskSwitchContext+0xb8>)
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f3c2:	4b09      	ldr	r3, [pc, #36]	; (800f3e8 <vTaskSwitchContext+0xc0>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	3354      	adds	r3, #84	; 0x54
 800f3c8:	4a08      	ldr	r2, [pc, #32]	; (800f3ec <vTaskSwitchContext+0xc4>)
 800f3ca:	6013      	str	r3, [r2, #0]
}
 800f3cc:	bf00      	nop
 800f3ce:	3714      	adds	r7, #20
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d6:	4770      	bx	lr
 800f3d8:	2000237c 	.word	0x2000237c
 800f3dc:	20002368 	.word	0x20002368
 800f3e0:	2000235c 	.word	0x2000235c
 800f3e4:	20001e84 	.word	0x20001e84
 800f3e8:	20001e80 	.word	0x20001e80
 800f3ec:	20000054 	.word	0x20000054

0800f3f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b084      	sub	sp, #16
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
 800f3f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d10a      	bne.n	800f416 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f404:	f383 8811 	msr	BASEPRI, r3
 800f408:	f3bf 8f6f 	isb	sy
 800f40c:	f3bf 8f4f 	dsb	sy
 800f410:	60fb      	str	r3, [r7, #12]
}
 800f412:	bf00      	nop
 800f414:	e7fe      	b.n	800f414 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f416:	4b07      	ldr	r3, [pc, #28]	; (800f434 <vTaskPlaceOnEventList+0x44>)
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	3318      	adds	r3, #24
 800f41c:	4619      	mov	r1, r3
 800f41e:	6878      	ldr	r0, [r7, #4]
 800f420:	f7fe fd71 	bl	800df06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f424:	2101      	movs	r1, #1
 800f426:	6838      	ldr	r0, [r7, #0]
 800f428:	f000 fc82 	bl	800fd30 <prvAddCurrentTaskToDelayedList>
}
 800f42c:	bf00      	nop
 800f42e:	3710      	adds	r7, #16
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}
 800f434:	20001e80 	.word	0x20001e80

0800f438 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b086      	sub	sp, #24
 800f43c:	af00      	add	r7, sp, #0
 800f43e:	60f8      	str	r0, [r7, #12]
 800f440:	60b9      	str	r1, [r7, #8]
 800f442:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d10a      	bne.n	800f460 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800f44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f44e:	f383 8811 	msr	BASEPRI, r3
 800f452:	f3bf 8f6f 	isb	sy
 800f456:	f3bf 8f4f 	dsb	sy
 800f45a:	617b      	str	r3, [r7, #20]
}
 800f45c:	bf00      	nop
 800f45e:	e7fe      	b.n	800f45e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f460:	4b0a      	ldr	r3, [pc, #40]	; (800f48c <vTaskPlaceOnEventListRestricted+0x54>)
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	3318      	adds	r3, #24
 800f466:	4619      	mov	r1, r3
 800f468:	68f8      	ldr	r0, [r7, #12]
 800f46a:	f7fe fd28 	bl	800debe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d002      	beq.n	800f47a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800f474:	f04f 33ff 	mov.w	r3, #4294967295
 800f478:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f47a:	6879      	ldr	r1, [r7, #4]
 800f47c:	68b8      	ldr	r0, [r7, #8]
 800f47e:	f000 fc57 	bl	800fd30 <prvAddCurrentTaskToDelayedList>
	}
 800f482:	bf00      	nop
 800f484:	3718      	adds	r7, #24
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}
 800f48a:	bf00      	nop
 800f48c:	20001e80 	.word	0x20001e80

0800f490 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b086      	sub	sp, #24
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	68db      	ldr	r3, [r3, #12]
 800f49c:	68db      	ldr	r3, [r3, #12]
 800f49e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f4a0:	693b      	ldr	r3, [r7, #16]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d10a      	bne.n	800f4bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4aa:	f383 8811 	msr	BASEPRI, r3
 800f4ae:	f3bf 8f6f 	isb	sy
 800f4b2:	f3bf 8f4f 	dsb	sy
 800f4b6:	60fb      	str	r3, [r7, #12]
}
 800f4b8:	bf00      	nop
 800f4ba:	e7fe      	b.n	800f4ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f4bc:	693b      	ldr	r3, [r7, #16]
 800f4be:	3318      	adds	r3, #24
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f7fe fd59 	bl	800df78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f4c6:	4b1e      	ldr	r3, [pc, #120]	; (800f540 <xTaskRemoveFromEventList+0xb0>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d11d      	bne.n	800f50a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	3304      	adds	r3, #4
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	f7fe fd50 	bl	800df78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f4d8:	693b      	ldr	r3, [r7, #16]
 800f4da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4dc:	4b19      	ldr	r3, [pc, #100]	; (800f544 <xTaskRemoveFromEventList+0xb4>)
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	429a      	cmp	r2, r3
 800f4e2:	d903      	bls.n	800f4ec <xTaskRemoveFromEventList+0x5c>
 800f4e4:	693b      	ldr	r3, [r7, #16]
 800f4e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4e8:	4a16      	ldr	r2, [pc, #88]	; (800f544 <xTaskRemoveFromEventList+0xb4>)
 800f4ea:	6013      	str	r3, [r2, #0]
 800f4ec:	693b      	ldr	r3, [r7, #16]
 800f4ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4f0:	4613      	mov	r3, r2
 800f4f2:	009b      	lsls	r3, r3, #2
 800f4f4:	4413      	add	r3, r2
 800f4f6:	009b      	lsls	r3, r3, #2
 800f4f8:	4a13      	ldr	r2, [pc, #76]	; (800f548 <xTaskRemoveFromEventList+0xb8>)
 800f4fa:	441a      	add	r2, r3
 800f4fc:	693b      	ldr	r3, [r7, #16]
 800f4fe:	3304      	adds	r3, #4
 800f500:	4619      	mov	r1, r3
 800f502:	4610      	mov	r0, r2
 800f504:	f7fe fcdb 	bl	800debe <vListInsertEnd>
 800f508:	e005      	b.n	800f516 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f50a:	693b      	ldr	r3, [r7, #16]
 800f50c:	3318      	adds	r3, #24
 800f50e:	4619      	mov	r1, r3
 800f510:	480e      	ldr	r0, [pc, #56]	; (800f54c <xTaskRemoveFromEventList+0xbc>)
 800f512:	f7fe fcd4 	bl	800debe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f516:	693b      	ldr	r3, [r7, #16]
 800f518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f51a:	4b0d      	ldr	r3, [pc, #52]	; (800f550 <xTaskRemoveFromEventList+0xc0>)
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f520:	429a      	cmp	r2, r3
 800f522:	d905      	bls.n	800f530 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f524:	2301      	movs	r3, #1
 800f526:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f528:	4b0a      	ldr	r3, [pc, #40]	; (800f554 <xTaskRemoveFromEventList+0xc4>)
 800f52a:	2201      	movs	r2, #1
 800f52c:	601a      	str	r2, [r3, #0]
 800f52e:	e001      	b.n	800f534 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800f530:	2300      	movs	r3, #0
 800f532:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f534:	697b      	ldr	r3, [r7, #20]
}
 800f536:	4618      	mov	r0, r3
 800f538:	3718      	adds	r7, #24
 800f53a:	46bd      	mov	sp, r7
 800f53c:	bd80      	pop	{r7, pc}
 800f53e:	bf00      	nop
 800f540:	2000237c 	.word	0x2000237c
 800f544:	2000235c 	.word	0x2000235c
 800f548:	20001e84 	.word	0x20001e84
 800f54c:	20002314 	.word	0x20002314
 800f550:	20001e80 	.word	0x20001e80
 800f554:	20002368 	.word	0x20002368

0800f558 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f558:	b480      	push	{r7}
 800f55a:	b083      	sub	sp, #12
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f560:	4b06      	ldr	r3, [pc, #24]	; (800f57c <vTaskInternalSetTimeOutState+0x24>)
 800f562:	681a      	ldr	r2, [r3, #0]
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f568:	4b05      	ldr	r3, [pc, #20]	; (800f580 <vTaskInternalSetTimeOutState+0x28>)
 800f56a:	681a      	ldr	r2, [r3, #0]
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	605a      	str	r2, [r3, #4]
}
 800f570:	bf00      	nop
 800f572:	370c      	adds	r7, #12
 800f574:	46bd      	mov	sp, r7
 800f576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57a:	4770      	bx	lr
 800f57c:	2000236c 	.word	0x2000236c
 800f580:	20002358 	.word	0x20002358

0800f584 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f584:	b580      	push	{r7, lr}
 800f586:	b088      	sub	sp, #32
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
 800f58c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d10a      	bne.n	800f5aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f598:	f383 8811 	msr	BASEPRI, r3
 800f59c:	f3bf 8f6f 	isb	sy
 800f5a0:	f3bf 8f4f 	dsb	sy
 800f5a4:	613b      	str	r3, [r7, #16]
}
 800f5a6:	bf00      	nop
 800f5a8:	e7fe      	b.n	800f5a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d10a      	bne.n	800f5c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5b4:	f383 8811 	msr	BASEPRI, r3
 800f5b8:	f3bf 8f6f 	isb	sy
 800f5bc:	f3bf 8f4f 	dsb	sy
 800f5c0:	60fb      	str	r3, [r7, #12]
}
 800f5c2:	bf00      	nop
 800f5c4:	e7fe      	b.n	800f5c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f5c6:	f001 f885 	bl	80106d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f5ca:	4b1d      	ldr	r3, [pc, #116]	; (800f640 <xTaskCheckForTimeOut+0xbc>)
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	685b      	ldr	r3, [r3, #4]
 800f5d4:	69ba      	ldr	r2, [r7, #24]
 800f5d6:	1ad3      	subs	r3, r2, r3
 800f5d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5e2:	d102      	bne.n	800f5ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	61fb      	str	r3, [r7, #28]
 800f5e8:	e023      	b.n	800f632 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	681a      	ldr	r2, [r3, #0]
 800f5ee:	4b15      	ldr	r3, [pc, #84]	; (800f644 <xTaskCheckForTimeOut+0xc0>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	429a      	cmp	r2, r3
 800f5f4:	d007      	beq.n	800f606 <xTaskCheckForTimeOut+0x82>
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	685b      	ldr	r3, [r3, #4]
 800f5fa:	69ba      	ldr	r2, [r7, #24]
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	d302      	bcc.n	800f606 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f600:	2301      	movs	r3, #1
 800f602:	61fb      	str	r3, [r7, #28]
 800f604:	e015      	b.n	800f632 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	697a      	ldr	r2, [r7, #20]
 800f60c:	429a      	cmp	r2, r3
 800f60e:	d20b      	bcs.n	800f628 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	681a      	ldr	r2, [r3, #0]
 800f614:	697b      	ldr	r3, [r7, #20]
 800f616:	1ad2      	subs	r2, r2, r3
 800f618:	683b      	ldr	r3, [r7, #0]
 800f61a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f7ff ff9b 	bl	800f558 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f622:	2300      	movs	r3, #0
 800f624:	61fb      	str	r3, [r7, #28]
 800f626:	e004      	b.n	800f632 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	2200      	movs	r2, #0
 800f62c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f62e:	2301      	movs	r3, #1
 800f630:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f632:	f001 f87f 	bl	8010734 <vPortExitCritical>

	return xReturn;
 800f636:	69fb      	ldr	r3, [r7, #28]
}
 800f638:	4618      	mov	r0, r3
 800f63a:	3720      	adds	r7, #32
 800f63c:	46bd      	mov	sp, r7
 800f63e:	bd80      	pop	{r7, pc}
 800f640:	20002358 	.word	0x20002358
 800f644:	2000236c 	.word	0x2000236c

0800f648 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f648:	b480      	push	{r7}
 800f64a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f64c:	4b03      	ldr	r3, [pc, #12]	; (800f65c <vTaskMissedYield+0x14>)
 800f64e:	2201      	movs	r2, #1
 800f650:	601a      	str	r2, [r3, #0]
}
 800f652:	bf00      	nop
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr
 800f65c:	20002368 	.word	0x20002368

0800f660 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b082      	sub	sp, #8
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f668:	f000 f852 	bl	800f710 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f66c:	4b06      	ldr	r3, [pc, #24]	; (800f688 <prvIdleTask+0x28>)
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	2b01      	cmp	r3, #1
 800f672:	d9f9      	bls.n	800f668 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f674:	4b05      	ldr	r3, [pc, #20]	; (800f68c <prvIdleTask+0x2c>)
 800f676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f67a:	601a      	str	r2, [r3, #0]
 800f67c:	f3bf 8f4f 	dsb	sy
 800f680:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f684:	e7f0      	b.n	800f668 <prvIdleTask+0x8>
 800f686:	bf00      	nop
 800f688:	20001e84 	.word	0x20001e84
 800f68c:	e000ed04 	.word	0xe000ed04

0800f690 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b082      	sub	sp, #8
 800f694:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f696:	2300      	movs	r3, #0
 800f698:	607b      	str	r3, [r7, #4]
 800f69a:	e00c      	b.n	800f6b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f69c:	687a      	ldr	r2, [r7, #4]
 800f69e:	4613      	mov	r3, r2
 800f6a0:	009b      	lsls	r3, r3, #2
 800f6a2:	4413      	add	r3, r2
 800f6a4:	009b      	lsls	r3, r3, #2
 800f6a6:	4a12      	ldr	r2, [pc, #72]	; (800f6f0 <prvInitialiseTaskLists+0x60>)
 800f6a8:	4413      	add	r3, r2
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f7fe fbda 	bl	800de64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	607b      	str	r3, [r7, #4]
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	2b37      	cmp	r3, #55	; 0x37
 800f6ba:	d9ef      	bls.n	800f69c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f6bc:	480d      	ldr	r0, [pc, #52]	; (800f6f4 <prvInitialiseTaskLists+0x64>)
 800f6be:	f7fe fbd1 	bl	800de64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f6c2:	480d      	ldr	r0, [pc, #52]	; (800f6f8 <prvInitialiseTaskLists+0x68>)
 800f6c4:	f7fe fbce 	bl	800de64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f6c8:	480c      	ldr	r0, [pc, #48]	; (800f6fc <prvInitialiseTaskLists+0x6c>)
 800f6ca:	f7fe fbcb 	bl	800de64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f6ce:	480c      	ldr	r0, [pc, #48]	; (800f700 <prvInitialiseTaskLists+0x70>)
 800f6d0:	f7fe fbc8 	bl	800de64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f6d4:	480b      	ldr	r0, [pc, #44]	; (800f704 <prvInitialiseTaskLists+0x74>)
 800f6d6:	f7fe fbc5 	bl	800de64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f6da:	4b0b      	ldr	r3, [pc, #44]	; (800f708 <prvInitialiseTaskLists+0x78>)
 800f6dc:	4a05      	ldr	r2, [pc, #20]	; (800f6f4 <prvInitialiseTaskLists+0x64>)
 800f6de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f6e0:	4b0a      	ldr	r3, [pc, #40]	; (800f70c <prvInitialiseTaskLists+0x7c>)
 800f6e2:	4a05      	ldr	r2, [pc, #20]	; (800f6f8 <prvInitialiseTaskLists+0x68>)
 800f6e4:	601a      	str	r2, [r3, #0]
}
 800f6e6:	bf00      	nop
 800f6e8:	3708      	adds	r7, #8
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	bd80      	pop	{r7, pc}
 800f6ee:	bf00      	nop
 800f6f0:	20001e84 	.word	0x20001e84
 800f6f4:	200022e4 	.word	0x200022e4
 800f6f8:	200022f8 	.word	0x200022f8
 800f6fc:	20002314 	.word	0x20002314
 800f700:	20002328 	.word	0x20002328
 800f704:	20002340 	.word	0x20002340
 800f708:	2000230c 	.word	0x2000230c
 800f70c:	20002310 	.word	0x20002310

0800f710 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b082      	sub	sp, #8
 800f714:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f716:	e019      	b.n	800f74c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f718:	f000 ffdc 	bl	80106d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f71c:	4b10      	ldr	r3, [pc, #64]	; (800f760 <prvCheckTasksWaitingTermination+0x50>)
 800f71e:	68db      	ldr	r3, [r3, #12]
 800f720:	68db      	ldr	r3, [r3, #12]
 800f722:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	3304      	adds	r3, #4
 800f728:	4618      	mov	r0, r3
 800f72a:	f7fe fc25 	bl	800df78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f72e:	4b0d      	ldr	r3, [pc, #52]	; (800f764 <prvCheckTasksWaitingTermination+0x54>)
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	3b01      	subs	r3, #1
 800f734:	4a0b      	ldr	r2, [pc, #44]	; (800f764 <prvCheckTasksWaitingTermination+0x54>)
 800f736:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f738:	4b0b      	ldr	r3, [pc, #44]	; (800f768 <prvCheckTasksWaitingTermination+0x58>)
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	3b01      	subs	r3, #1
 800f73e:	4a0a      	ldr	r2, [pc, #40]	; (800f768 <prvCheckTasksWaitingTermination+0x58>)
 800f740:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f742:	f000 fff7 	bl	8010734 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f746:	6878      	ldr	r0, [r7, #4]
 800f748:	f000 f810 	bl	800f76c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f74c:	4b06      	ldr	r3, [pc, #24]	; (800f768 <prvCheckTasksWaitingTermination+0x58>)
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d1e1      	bne.n	800f718 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f754:	bf00      	nop
 800f756:	bf00      	nop
 800f758:	3708      	adds	r7, #8
 800f75a:	46bd      	mov	sp, r7
 800f75c:	bd80      	pop	{r7, pc}
 800f75e:	bf00      	nop
 800f760:	20002328 	.word	0x20002328
 800f764:	20002354 	.word	0x20002354
 800f768:	2000233c 	.word	0x2000233c

0800f76c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b084      	sub	sp, #16
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	3354      	adds	r3, #84	; 0x54
 800f778:	4618      	mov	r0, r3
 800f77a:	f002 fb3f 	bl	8011dfc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f784:	2b00      	cmp	r3, #0
 800f786:	d108      	bne.n	800f79a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f78c:	4618      	mov	r0, r3
 800f78e:	f001 f98f 	bl	8010ab0 <vPortFree>
				vPortFree( pxTCB );
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	f001 f98c 	bl	8010ab0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f798:	e018      	b.n	800f7cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f7a0:	2b01      	cmp	r3, #1
 800f7a2:	d103      	bne.n	800f7ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f7a4:	6878      	ldr	r0, [r7, #4]
 800f7a6:	f001 f983 	bl	8010ab0 <vPortFree>
	}
 800f7aa:	e00f      	b.n	800f7cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f7b2:	2b02      	cmp	r3, #2
 800f7b4:	d00a      	beq.n	800f7cc <prvDeleteTCB+0x60>
	__asm volatile
 800f7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7ba:	f383 8811 	msr	BASEPRI, r3
 800f7be:	f3bf 8f6f 	isb	sy
 800f7c2:	f3bf 8f4f 	dsb	sy
 800f7c6:	60fb      	str	r3, [r7, #12]
}
 800f7c8:	bf00      	nop
 800f7ca:	e7fe      	b.n	800f7ca <prvDeleteTCB+0x5e>
	}
 800f7cc:	bf00      	nop
 800f7ce:	3710      	adds	r7, #16
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	bd80      	pop	{r7, pc}

0800f7d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b083      	sub	sp, #12
 800f7d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f7da:	4b0c      	ldr	r3, [pc, #48]	; (800f80c <prvResetNextTaskUnblockTime+0x38>)
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d104      	bne.n	800f7ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f7e4:	4b0a      	ldr	r3, [pc, #40]	; (800f810 <prvResetNextTaskUnblockTime+0x3c>)
 800f7e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f7ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f7ec:	e008      	b.n	800f800 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f7ee:	4b07      	ldr	r3, [pc, #28]	; (800f80c <prvResetNextTaskUnblockTime+0x38>)
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	68db      	ldr	r3, [r3, #12]
 800f7f4:	68db      	ldr	r3, [r3, #12]
 800f7f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	685b      	ldr	r3, [r3, #4]
 800f7fc:	4a04      	ldr	r2, [pc, #16]	; (800f810 <prvResetNextTaskUnblockTime+0x3c>)
 800f7fe:	6013      	str	r3, [r2, #0]
}
 800f800:	bf00      	nop
 800f802:	370c      	adds	r7, #12
 800f804:	46bd      	mov	sp, r7
 800f806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80a:	4770      	bx	lr
 800f80c:	2000230c 	.word	0x2000230c
 800f810:	20002374 	.word	0x20002374

0800f814 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f814:	b480      	push	{r7}
 800f816:	b083      	sub	sp, #12
 800f818:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f81a:	4b0b      	ldr	r3, [pc, #44]	; (800f848 <xTaskGetSchedulerState+0x34>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d102      	bne.n	800f828 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f822:	2301      	movs	r3, #1
 800f824:	607b      	str	r3, [r7, #4]
 800f826:	e008      	b.n	800f83a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f828:	4b08      	ldr	r3, [pc, #32]	; (800f84c <xTaskGetSchedulerState+0x38>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d102      	bne.n	800f836 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f830:	2302      	movs	r3, #2
 800f832:	607b      	str	r3, [r7, #4]
 800f834:	e001      	b.n	800f83a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f836:	2300      	movs	r3, #0
 800f838:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f83a:	687b      	ldr	r3, [r7, #4]
	}
 800f83c:	4618      	mov	r0, r3
 800f83e:	370c      	adds	r7, #12
 800f840:	46bd      	mov	sp, r7
 800f842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f846:	4770      	bx	lr
 800f848:	20002360 	.word	0x20002360
 800f84c:	2000237c 	.word	0x2000237c

0800f850 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f850:	b580      	push	{r7, lr}
 800f852:	b086      	sub	sp, #24
 800f854:	af00      	add	r7, sp, #0
 800f856:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f85c:	2300      	movs	r3, #0
 800f85e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d056      	beq.n	800f914 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f866:	4b2e      	ldr	r3, [pc, #184]	; (800f920 <xTaskPriorityDisinherit+0xd0>)
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	693a      	ldr	r2, [r7, #16]
 800f86c:	429a      	cmp	r2, r3
 800f86e:	d00a      	beq.n	800f886 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f874:	f383 8811 	msr	BASEPRI, r3
 800f878:	f3bf 8f6f 	isb	sy
 800f87c:	f3bf 8f4f 	dsb	sy
 800f880:	60fb      	str	r3, [r7, #12]
}
 800f882:	bf00      	nop
 800f884:	e7fe      	b.n	800f884 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f886:	693b      	ldr	r3, [r7, #16]
 800f888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d10a      	bne.n	800f8a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f892:	f383 8811 	msr	BASEPRI, r3
 800f896:	f3bf 8f6f 	isb	sy
 800f89a:	f3bf 8f4f 	dsb	sy
 800f89e:	60bb      	str	r3, [r7, #8]
}
 800f8a0:	bf00      	nop
 800f8a2:	e7fe      	b.n	800f8a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f8a4:	693b      	ldr	r3, [r7, #16]
 800f8a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f8a8:	1e5a      	subs	r2, r3, #1
 800f8aa:	693b      	ldr	r3, [r7, #16]
 800f8ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f8ae:	693b      	ldr	r3, [r7, #16]
 800f8b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8b2:	693b      	ldr	r3, [r7, #16]
 800f8b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f8b6:	429a      	cmp	r2, r3
 800f8b8:	d02c      	beq.n	800f914 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f8ba:	693b      	ldr	r3, [r7, #16]
 800f8bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d128      	bne.n	800f914 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f8c2:	693b      	ldr	r3, [r7, #16]
 800f8c4:	3304      	adds	r3, #4
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	f7fe fb56 	bl	800df78 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f8cc:	693b      	ldr	r3, [r7, #16]
 800f8ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f8d0:	693b      	ldr	r3, [r7, #16]
 800f8d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f8d4:	693b      	ldr	r3, [r7, #16]
 800f8d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f8dc:	693b      	ldr	r3, [r7, #16]
 800f8de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f8e0:	693b      	ldr	r3, [r7, #16]
 800f8e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8e4:	4b0f      	ldr	r3, [pc, #60]	; (800f924 <xTaskPriorityDisinherit+0xd4>)
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	d903      	bls.n	800f8f4 <xTaskPriorityDisinherit+0xa4>
 800f8ec:	693b      	ldr	r3, [r7, #16]
 800f8ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8f0:	4a0c      	ldr	r2, [pc, #48]	; (800f924 <xTaskPriorityDisinherit+0xd4>)
 800f8f2:	6013      	str	r3, [r2, #0]
 800f8f4:	693b      	ldr	r3, [r7, #16]
 800f8f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8f8:	4613      	mov	r3, r2
 800f8fa:	009b      	lsls	r3, r3, #2
 800f8fc:	4413      	add	r3, r2
 800f8fe:	009b      	lsls	r3, r3, #2
 800f900:	4a09      	ldr	r2, [pc, #36]	; (800f928 <xTaskPriorityDisinherit+0xd8>)
 800f902:	441a      	add	r2, r3
 800f904:	693b      	ldr	r3, [r7, #16]
 800f906:	3304      	adds	r3, #4
 800f908:	4619      	mov	r1, r3
 800f90a:	4610      	mov	r0, r2
 800f90c:	f7fe fad7 	bl	800debe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f910:	2301      	movs	r3, #1
 800f912:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f914:	697b      	ldr	r3, [r7, #20]
	}
 800f916:	4618      	mov	r0, r3
 800f918:	3718      	adds	r7, #24
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}
 800f91e:	bf00      	nop
 800f920:	20001e80 	.word	0x20001e80
 800f924:	2000235c 	.word	0x2000235c
 800f928:	20001e84 	.word	0x20001e84

0800f92c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b086      	sub	sp, #24
 800f930:	af00      	add	r7, sp, #0
 800f932:	60f8      	str	r0, [r7, #12]
 800f934:	60b9      	str	r1, [r7, #8]
 800f936:	607a      	str	r2, [r7, #4]
 800f938:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800f93a:	f000 fecb 	bl	80106d4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f93e:	4b29      	ldr	r3, [pc, #164]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f946:	b2db      	uxtb	r3, r3
 800f948:	2b02      	cmp	r3, #2
 800f94a:	d01c      	beq.n	800f986 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800f94c:	4b25      	ldr	r3, [pc, #148]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800f954:	68fa      	ldr	r2, [r7, #12]
 800f956:	43d2      	mvns	r2, r2
 800f958:	400a      	ands	r2, r1
 800f95a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800f95e:	4b21      	ldr	r3, [pc, #132]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	2201      	movs	r2, #1
 800f964:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d00b      	beq.n	800f986 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f96e:	2101      	movs	r1, #1
 800f970:	6838      	ldr	r0, [r7, #0]
 800f972:	f000 f9dd 	bl	800fd30 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800f976:	4b1c      	ldr	r3, [pc, #112]	; (800f9e8 <xTaskNotifyWait+0xbc>)
 800f978:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f97c:	601a      	str	r2, [r3, #0]
 800f97e:	f3bf 8f4f 	dsb	sy
 800f982:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f986:	f000 fed5 	bl	8010734 <vPortExitCritical>

		taskENTER_CRITICAL();
 800f98a:	f000 fea3 	bl	80106d4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d005      	beq.n	800f9a0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800f994:	4b13      	ldr	r3, [pc, #76]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f9a0:	4b10      	ldr	r3, [pc, #64]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f9a8:	b2db      	uxtb	r3, r3
 800f9aa:	2b02      	cmp	r3, #2
 800f9ac:	d002      	beq.n	800f9b4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	617b      	str	r3, [r7, #20]
 800f9b2:	e00a      	b.n	800f9ca <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800f9b4:	4b0b      	ldr	r3, [pc, #44]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800f9bc:	68ba      	ldr	r2, [r7, #8]
 800f9be:	43d2      	mvns	r2, r2
 800f9c0:	400a      	ands	r2, r1
 800f9c2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800f9c6:	2301      	movs	r3, #1
 800f9c8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f9ca:	4b06      	ldr	r3, [pc, #24]	; (800f9e4 <xTaskNotifyWait+0xb8>)
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800f9d4:	f000 feae 	bl	8010734 <vPortExitCritical>

		return xReturn;
 800f9d8:	697b      	ldr	r3, [r7, #20]
	}
 800f9da:	4618      	mov	r0, r3
 800f9dc:	3718      	adds	r7, #24
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	bd80      	pop	{r7, pc}
 800f9e2:	bf00      	nop
 800f9e4:	20001e80 	.word	0x20001e80
 800f9e8:	e000ed04 	.word	0xe000ed04

0800f9ec <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800f9ec:	b580      	push	{r7, lr}
 800f9ee:	b08a      	sub	sp, #40	; 0x28
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	60f8      	str	r0, [r7, #12]
 800f9f4:	60b9      	str	r1, [r7, #8]
 800f9f6:	603b      	str	r3, [r7, #0]
 800f9f8:	4613      	mov	r3, r2
 800f9fa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800f9fc:	2301      	movs	r3, #1
 800f9fe:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d10a      	bne.n	800fa1c <xTaskGenericNotify+0x30>
	__asm volatile
 800fa06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa0a:	f383 8811 	msr	BASEPRI, r3
 800fa0e:	f3bf 8f6f 	isb	sy
 800fa12:	f3bf 8f4f 	dsb	sy
 800fa16:	61bb      	str	r3, [r7, #24]
}
 800fa18:	bf00      	nop
 800fa1a:	e7fe      	b.n	800fa1a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800fa20:	f000 fe58 	bl	80106d4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d004      	beq.n	800fa34 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800fa2a:	6a3b      	ldr	r3, [r7, #32]
 800fa2c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800fa34:	6a3b      	ldr	r3, [r7, #32]
 800fa36:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800fa3a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800fa3c:	6a3b      	ldr	r3, [r7, #32]
 800fa3e:	2202      	movs	r2, #2
 800fa40:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800fa44:	79fb      	ldrb	r3, [r7, #7]
 800fa46:	2b04      	cmp	r3, #4
 800fa48:	d82d      	bhi.n	800faa6 <xTaskGenericNotify+0xba>
 800fa4a:	a201      	add	r2, pc, #4	; (adr r2, 800fa50 <xTaskGenericNotify+0x64>)
 800fa4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa50:	0800fac9 	.word	0x0800fac9
 800fa54:	0800fa65 	.word	0x0800fa65
 800fa58:	0800fa77 	.word	0x0800fa77
 800fa5c:	0800fa87 	.word	0x0800fa87
 800fa60:	0800fa91 	.word	0x0800fa91
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800fa64:	6a3b      	ldr	r3, [r7, #32]
 800fa66:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800fa6a:	68bb      	ldr	r3, [r7, #8]
 800fa6c:	431a      	orrs	r2, r3
 800fa6e:	6a3b      	ldr	r3, [r7, #32]
 800fa70:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800fa74:	e02b      	b.n	800face <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800fa76:	6a3b      	ldr	r3, [r7, #32]
 800fa78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800fa7c:	1c5a      	adds	r2, r3, #1
 800fa7e:	6a3b      	ldr	r3, [r7, #32]
 800fa80:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800fa84:	e023      	b.n	800face <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800fa86:	6a3b      	ldr	r3, [r7, #32]
 800fa88:	68ba      	ldr	r2, [r7, #8]
 800fa8a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800fa8e:	e01e      	b.n	800face <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800fa90:	7ffb      	ldrb	r3, [r7, #31]
 800fa92:	2b02      	cmp	r3, #2
 800fa94:	d004      	beq.n	800faa0 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800fa96:	6a3b      	ldr	r3, [r7, #32]
 800fa98:	68ba      	ldr	r2, [r7, #8]
 800fa9a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800fa9e:	e016      	b.n	800face <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800faa0:	2300      	movs	r3, #0
 800faa2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800faa4:	e013      	b.n	800face <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800faa6:	6a3b      	ldr	r3, [r7, #32]
 800faa8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800faac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fab0:	d00c      	beq.n	800facc <xTaskGenericNotify+0xe0>
	__asm volatile
 800fab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fab6:	f383 8811 	msr	BASEPRI, r3
 800faba:	f3bf 8f6f 	isb	sy
 800fabe:	f3bf 8f4f 	dsb	sy
 800fac2:	617b      	str	r3, [r7, #20]
}
 800fac4:	bf00      	nop
 800fac6:	e7fe      	b.n	800fac6 <xTaskGenericNotify+0xda>
					break;
 800fac8:	bf00      	nop
 800faca:	e000      	b.n	800face <xTaskGenericNotify+0xe2>

					break;
 800facc:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800face:	7ffb      	ldrb	r3, [r7, #31]
 800fad0:	2b01      	cmp	r3, #1
 800fad2:	d13a      	bne.n	800fb4a <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fad4:	6a3b      	ldr	r3, [r7, #32]
 800fad6:	3304      	adds	r3, #4
 800fad8:	4618      	mov	r0, r3
 800fada:	f7fe fa4d 	bl	800df78 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800fade:	6a3b      	ldr	r3, [r7, #32]
 800fae0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fae2:	4b1d      	ldr	r3, [pc, #116]	; (800fb58 <xTaskGenericNotify+0x16c>)
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	429a      	cmp	r2, r3
 800fae8:	d903      	bls.n	800faf2 <xTaskGenericNotify+0x106>
 800faea:	6a3b      	ldr	r3, [r7, #32]
 800faec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800faee:	4a1a      	ldr	r2, [pc, #104]	; (800fb58 <xTaskGenericNotify+0x16c>)
 800faf0:	6013      	str	r3, [r2, #0]
 800faf2:	6a3b      	ldr	r3, [r7, #32]
 800faf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800faf6:	4613      	mov	r3, r2
 800faf8:	009b      	lsls	r3, r3, #2
 800fafa:	4413      	add	r3, r2
 800fafc:	009b      	lsls	r3, r3, #2
 800fafe:	4a17      	ldr	r2, [pc, #92]	; (800fb5c <xTaskGenericNotify+0x170>)
 800fb00:	441a      	add	r2, r3
 800fb02:	6a3b      	ldr	r3, [r7, #32]
 800fb04:	3304      	adds	r3, #4
 800fb06:	4619      	mov	r1, r3
 800fb08:	4610      	mov	r0, r2
 800fb0a:	f7fe f9d8 	bl	800debe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800fb0e:	6a3b      	ldr	r3, [r7, #32]
 800fb10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d00a      	beq.n	800fb2c <xTaskGenericNotify+0x140>
	__asm volatile
 800fb16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb1a:	f383 8811 	msr	BASEPRI, r3
 800fb1e:	f3bf 8f6f 	isb	sy
 800fb22:	f3bf 8f4f 	dsb	sy
 800fb26:	613b      	str	r3, [r7, #16]
}
 800fb28:	bf00      	nop
 800fb2a:	e7fe      	b.n	800fb2a <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fb2c:	6a3b      	ldr	r3, [r7, #32]
 800fb2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb30:	4b0b      	ldr	r3, [pc, #44]	; (800fb60 <xTaskGenericNotify+0x174>)
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb36:	429a      	cmp	r2, r3
 800fb38:	d907      	bls.n	800fb4a <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800fb3a:	4b0a      	ldr	r3, [pc, #40]	; (800fb64 <xTaskGenericNotify+0x178>)
 800fb3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb40:	601a      	str	r2, [r3, #0]
 800fb42:	f3bf 8f4f 	dsb	sy
 800fb46:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800fb4a:	f000 fdf3 	bl	8010734 <vPortExitCritical>

		return xReturn;
 800fb4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800fb50:	4618      	mov	r0, r3
 800fb52:	3728      	adds	r7, #40	; 0x28
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}
 800fb58:	2000235c 	.word	0x2000235c
 800fb5c:	20001e84 	.word	0x20001e84
 800fb60:	20001e80 	.word	0x20001e80
 800fb64:	e000ed04 	.word	0xe000ed04

0800fb68 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b08e      	sub	sp, #56	; 0x38
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	603b      	str	r3, [r7, #0]
 800fb74:	4613      	mov	r3, r2
 800fb76:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800fb78:	2301      	movs	r3, #1
 800fb7a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d10a      	bne.n	800fb98 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800fb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb86:	f383 8811 	msr	BASEPRI, r3
 800fb8a:	f3bf 8f6f 	isb	sy
 800fb8e:	f3bf 8f4f 	dsb	sy
 800fb92:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fb94:	bf00      	nop
 800fb96:	e7fe      	b.n	800fb96 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fb98:	f000 fe7e 	bl	8010898 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800fba0:	f3ef 8211 	mrs	r2, BASEPRI
 800fba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba8:	f383 8811 	msr	BASEPRI, r3
 800fbac:	f3bf 8f6f 	isb	sy
 800fbb0:	f3bf 8f4f 	dsb	sy
 800fbb4:	623a      	str	r2, [r7, #32]
 800fbb6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800fbb8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fbba:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d004      	beq.n	800fbcc <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800fbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800fbcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbce:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800fbd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800fbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbd8:	2202      	movs	r2, #2
 800fbda:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800fbde:	79fb      	ldrb	r3, [r7, #7]
 800fbe0:	2b04      	cmp	r3, #4
 800fbe2:	d82f      	bhi.n	800fc44 <xTaskGenericNotifyFromISR+0xdc>
 800fbe4:	a201      	add	r2, pc, #4	; (adr r2, 800fbec <xTaskGenericNotifyFromISR+0x84>)
 800fbe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbea:	bf00      	nop
 800fbec:	0800fc67 	.word	0x0800fc67
 800fbf0:	0800fc01 	.word	0x0800fc01
 800fbf4:	0800fc13 	.word	0x0800fc13
 800fbf8:	0800fc23 	.word	0x0800fc23
 800fbfc:	0800fc2d 	.word	0x0800fc2d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800fc00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc02:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	431a      	orrs	r2, r3
 800fc0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc0c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800fc10:	e02c      	b.n	800fc6c <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800fc12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc14:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800fc18:	1c5a      	adds	r2, r3, #1
 800fc1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc1c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800fc20:	e024      	b.n	800fc6c <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800fc22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc24:	68ba      	ldr	r2, [r7, #8]
 800fc26:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800fc2a:	e01f      	b.n	800fc6c <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800fc2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fc30:	2b02      	cmp	r3, #2
 800fc32:	d004      	beq.n	800fc3e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800fc34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc36:	68ba      	ldr	r2, [r7, #8]
 800fc38:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800fc3c:	e016      	b.n	800fc6c <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800fc3e:	2300      	movs	r3, #0
 800fc40:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800fc42:	e013      	b.n	800fc6c <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800fc44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800fc4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc4e:	d00c      	beq.n	800fc6a <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800fc50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc54:	f383 8811 	msr	BASEPRI, r3
 800fc58:	f3bf 8f6f 	isb	sy
 800fc5c:	f3bf 8f4f 	dsb	sy
 800fc60:	61bb      	str	r3, [r7, #24]
}
 800fc62:	bf00      	nop
 800fc64:	e7fe      	b.n	800fc64 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800fc66:	bf00      	nop
 800fc68:	e000      	b.n	800fc6c <xTaskGenericNotifyFromISR+0x104>
					break;
 800fc6a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800fc6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fc70:	2b01      	cmp	r3, #1
 800fc72:	d146      	bne.n	800fd02 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800fc74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d00a      	beq.n	800fc92 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800fc7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc80:	f383 8811 	msr	BASEPRI, r3
 800fc84:	f3bf 8f6f 	isb	sy
 800fc88:	f3bf 8f4f 	dsb	sy
 800fc8c:	617b      	str	r3, [r7, #20]
}
 800fc8e:	bf00      	nop
 800fc90:	e7fe      	b.n	800fc90 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fc92:	4b21      	ldr	r3, [pc, #132]	; (800fd18 <xTaskGenericNotifyFromISR+0x1b0>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d11d      	bne.n	800fcd6 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fc9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc9c:	3304      	adds	r3, #4
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f7fe f96a 	bl	800df78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fca8:	4b1c      	ldr	r3, [pc, #112]	; (800fd1c <xTaskGenericNotifyFromISR+0x1b4>)
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	429a      	cmp	r2, r3
 800fcae:	d903      	bls.n	800fcb8 <xTaskGenericNotifyFromISR+0x150>
 800fcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fcb4:	4a19      	ldr	r2, [pc, #100]	; (800fd1c <xTaskGenericNotifyFromISR+0x1b4>)
 800fcb6:	6013      	str	r3, [r2, #0]
 800fcb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fcbc:	4613      	mov	r3, r2
 800fcbe:	009b      	lsls	r3, r3, #2
 800fcc0:	4413      	add	r3, r2
 800fcc2:	009b      	lsls	r3, r3, #2
 800fcc4:	4a16      	ldr	r2, [pc, #88]	; (800fd20 <xTaskGenericNotifyFromISR+0x1b8>)
 800fcc6:	441a      	add	r2, r3
 800fcc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcca:	3304      	adds	r3, #4
 800fccc:	4619      	mov	r1, r3
 800fcce:	4610      	mov	r0, r2
 800fcd0:	f7fe f8f5 	bl	800debe <vListInsertEnd>
 800fcd4:	e005      	b.n	800fce2 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800fcd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcd8:	3318      	adds	r3, #24
 800fcda:	4619      	mov	r1, r3
 800fcdc:	4811      	ldr	r0, [pc, #68]	; (800fd24 <xTaskGenericNotifyFromISR+0x1bc>)
 800fcde:	f7fe f8ee 	bl	800debe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fce6:	4b10      	ldr	r3, [pc, #64]	; (800fd28 <xTaskGenericNotifyFromISR+0x1c0>)
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fcec:	429a      	cmp	r2, r3
 800fcee:	d908      	bls.n	800fd02 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800fcf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d002      	beq.n	800fcfc <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800fcf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fcf8:	2201      	movs	r2, #1
 800fcfa:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800fcfc:	4b0b      	ldr	r3, [pc, #44]	; (800fd2c <xTaskGenericNotifyFromISR+0x1c4>)
 800fcfe:	2201      	movs	r2, #1
 800fd00:	601a      	str	r2, [r3, #0]
 800fd02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd04:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fd06:	693b      	ldr	r3, [r7, #16]
 800fd08:	f383 8811 	msr	BASEPRI, r3
}
 800fd0c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800fd0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800fd10:	4618      	mov	r0, r3
 800fd12:	3738      	adds	r7, #56	; 0x38
 800fd14:	46bd      	mov	sp, r7
 800fd16:	bd80      	pop	{r7, pc}
 800fd18:	2000237c 	.word	0x2000237c
 800fd1c:	2000235c 	.word	0x2000235c
 800fd20:	20001e84 	.word	0x20001e84
 800fd24:	20002314 	.word	0x20002314
 800fd28:	20001e80 	.word	0x20001e80
 800fd2c:	20002368 	.word	0x20002368

0800fd30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	6078      	str	r0, [r7, #4]
 800fd38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800fd3a:	4b21      	ldr	r3, [pc, #132]	; (800fdc0 <prvAddCurrentTaskToDelayedList+0x90>)
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fd40:	4b20      	ldr	r3, [pc, #128]	; (800fdc4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	3304      	adds	r3, #4
 800fd46:	4618      	mov	r0, r3
 800fd48:	f7fe f916 	bl	800df78 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd52:	d10a      	bne.n	800fd6a <prvAddCurrentTaskToDelayedList+0x3a>
 800fd54:	683b      	ldr	r3, [r7, #0]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d007      	beq.n	800fd6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fd5a:	4b1a      	ldr	r3, [pc, #104]	; (800fdc4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	3304      	adds	r3, #4
 800fd60:	4619      	mov	r1, r3
 800fd62:	4819      	ldr	r0, [pc, #100]	; (800fdc8 <prvAddCurrentTaskToDelayedList+0x98>)
 800fd64:	f7fe f8ab 	bl	800debe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800fd68:	e026      	b.n	800fdb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800fd6a:	68fa      	ldr	r2, [r7, #12]
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	4413      	add	r3, r2
 800fd70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800fd72:	4b14      	ldr	r3, [pc, #80]	; (800fdc4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	68ba      	ldr	r2, [r7, #8]
 800fd78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800fd7a:	68ba      	ldr	r2, [r7, #8]
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	429a      	cmp	r2, r3
 800fd80:	d209      	bcs.n	800fd96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fd82:	4b12      	ldr	r3, [pc, #72]	; (800fdcc <prvAddCurrentTaskToDelayedList+0x9c>)
 800fd84:	681a      	ldr	r2, [r3, #0]
 800fd86:	4b0f      	ldr	r3, [pc, #60]	; (800fdc4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	3304      	adds	r3, #4
 800fd8c:	4619      	mov	r1, r3
 800fd8e:	4610      	mov	r0, r2
 800fd90:	f7fe f8b9 	bl	800df06 <vListInsert>
}
 800fd94:	e010      	b.n	800fdb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fd96:	4b0e      	ldr	r3, [pc, #56]	; (800fdd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800fd98:	681a      	ldr	r2, [r3, #0]
 800fd9a:	4b0a      	ldr	r3, [pc, #40]	; (800fdc4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	3304      	adds	r3, #4
 800fda0:	4619      	mov	r1, r3
 800fda2:	4610      	mov	r0, r2
 800fda4:	f7fe f8af 	bl	800df06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800fda8:	4b0a      	ldr	r3, [pc, #40]	; (800fdd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	68ba      	ldr	r2, [r7, #8]
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d202      	bcs.n	800fdb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800fdb2:	4a08      	ldr	r2, [pc, #32]	; (800fdd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	6013      	str	r3, [r2, #0]
}
 800fdb8:	bf00      	nop
 800fdba:	3710      	adds	r7, #16
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}
 800fdc0:	20002358 	.word	0x20002358
 800fdc4:	20001e80 	.word	0x20001e80
 800fdc8:	20002340 	.word	0x20002340
 800fdcc:	20002310 	.word	0x20002310
 800fdd0:	2000230c 	.word	0x2000230c
 800fdd4:	20002374 	.word	0x20002374

0800fdd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b08a      	sub	sp, #40	; 0x28
 800fddc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800fdde:	2300      	movs	r3, #0
 800fde0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800fde2:	f000 fb07 	bl	80103f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800fde6:	4b1c      	ldr	r3, [pc, #112]	; (800fe58 <xTimerCreateTimerTask+0x80>)
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d021      	beq.n	800fe32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800fdee:	2300      	movs	r3, #0
 800fdf0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800fdf6:	1d3a      	adds	r2, r7, #4
 800fdf8:	f107 0108 	add.w	r1, r7, #8
 800fdfc:	f107 030c 	add.w	r3, r7, #12
 800fe00:	4618      	mov	r0, r3
 800fe02:	f7fe f815 	bl	800de30 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800fe06:	6879      	ldr	r1, [r7, #4]
 800fe08:	68bb      	ldr	r3, [r7, #8]
 800fe0a:	68fa      	ldr	r2, [r7, #12]
 800fe0c:	9202      	str	r2, [sp, #8]
 800fe0e:	9301      	str	r3, [sp, #4]
 800fe10:	2302      	movs	r3, #2
 800fe12:	9300      	str	r3, [sp, #0]
 800fe14:	2300      	movs	r3, #0
 800fe16:	460a      	mov	r2, r1
 800fe18:	4910      	ldr	r1, [pc, #64]	; (800fe5c <xTimerCreateTimerTask+0x84>)
 800fe1a:	4811      	ldr	r0, [pc, #68]	; (800fe60 <xTimerCreateTimerTask+0x88>)
 800fe1c:	f7fe fea0 	bl	800eb60 <xTaskCreateStatic>
 800fe20:	4603      	mov	r3, r0
 800fe22:	4a10      	ldr	r2, [pc, #64]	; (800fe64 <xTimerCreateTimerTask+0x8c>)
 800fe24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800fe26:	4b0f      	ldr	r3, [pc, #60]	; (800fe64 <xTimerCreateTimerTask+0x8c>)
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d001      	beq.n	800fe32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800fe2e:	2301      	movs	r3, #1
 800fe30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800fe32:	697b      	ldr	r3, [r7, #20]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d10a      	bne.n	800fe4e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800fe38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe3c:	f383 8811 	msr	BASEPRI, r3
 800fe40:	f3bf 8f6f 	isb	sy
 800fe44:	f3bf 8f4f 	dsb	sy
 800fe48:	613b      	str	r3, [r7, #16]
}
 800fe4a:	bf00      	nop
 800fe4c:	e7fe      	b.n	800fe4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800fe4e:	697b      	ldr	r3, [r7, #20]
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3718      	adds	r7, #24
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}
 800fe58:	200023b0 	.word	0x200023b0
 800fe5c:	080151bc 	.word	0x080151bc
 800fe60:	0800ff9d 	.word	0x0800ff9d
 800fe64:	200023b4 	.word	0x200023b4

0800fe68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b08a      	sub	sp, #40	; 0x28
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	60f8      	str	r0, [r7, #12]
 800fe70:	60b9      	str	r1, [r7, #8]
 800fe72:	607a      	str	r2, [r7, #4]
 800fe74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800fe76:	2300      	movs	r3, #0
 800fe78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d10a      	bne.n	800fe96 <xTimerGenericCommand+0x2e>
	__asm volatile
 800fe80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe84:	f383 8811 	msr	BASEPRI, r3
 800fe88:	f3bf 8f6f 	isb	sy
 800fe8c:	f3bf 8f4f 	dsb	sy
 800fe90:	623b      	str	r3, [r7, #32]
}
 800fe92:	bf00      	nop
 800fe94:	e7fe      	b.n	800fe94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fe96:	4b1a      	ldr	r3, [pc, #104]	; (800ff00 <xTimerGenericCommand+0x98>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d02a      	beq.n	800fef4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fe9e:	68bb      	ldr	r3, [r7, #8]
 800fea0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800feaa:	68bb      	ldr	r3, [r7, #8]
 800feac:	2b05      	cmp	r3, #5
 800feae:	dc18      	bgt.n	800fee2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800feb0:	f7ff fcb0 	bl	800f814 <xTaskGetSchedulerState>
 800feb4:	4603      	mov	r3, r0
 800feb6:	2b02      	cmp	r3, #2
 800feb8:	d109      	bne.n	800fece <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800feba:	4b11      	ldr	r3, [pc, #68]	; (800ff00 <xTimerGenericCommand+0x98>)
 800febc:	6818      	ldr	r0, [r3, #0]
 800febe:	f107 0110 	add.w	r1, r7, #16
 800fec2:	2300      	movs	r3, #0
 800fec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fec6:	f7fe f9bf 	bl	800e248 <xQueueGenericSend>
 800feca:	6278      	str	r0, [r7, #36]	; 0x24
 800fecc:	e012      	b.n	800fef4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fece:	4b0c      	ldr	r3, [pc, #48]	; (800ff00 <xTimerGenericCommand+0x98>)
 800fed0:	6818      	ldr	r0, [r3, #0]
 800fed2:	f107 0110 	add.w	r1, r7, #16
 800fed6:	2300      	movs	r3, #0
 800fed8:	2200      	movs	r2, #0
 800feda:	f7fe f9b5 	bl	800e248 <xQueueGenericSend>
 800fede:	6278      	str	r0, [r7, #36]	; 0x24
 800fee0:	e008      	b.n	800fef4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fee2:	4b07      	ldr	r3, [pc, #28]	; (800ff00 <xTimerGenericCommand+0x98>)
 800fee4:	6818      	ldr	r0, [r3, #0]
 800fee6:	f107 0110 	add.w	r1, r7, #16
 800feea:	2300      	movs	r3, #0
 800feec:	683a      	ldr	r2, [r7, #0]
 800feee:	f7fe faa9 	bl	800e444 <xQueueGenericSendFromISR>
 800fef2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800fef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fef6:	4618      	mov	r0, r3
 800fef8:	3728      	adds	r7, #40	; 0x28
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}
 800fefe:	bf00      	nop
 800ff00:	200023b0 	.word	0x200023b0

0800ff04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b088      	sub	sp, #32
 800ff08:	af02      	add	r7, sp, #8
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff0e:	4b22      	ldr	r3, [pc, #136]	; (800ff98 <prvProcessExpiredTimer+0x94>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	68db      	ldr	r3, [r3, #12]
 800ff14:	68db      	ldr	r3, [r3, #12]
 800ff16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ff18:	697b      	ldr	r3, [r7, #20]
 800ff1a:	3304      	adds	r3, #4
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f7fe f82b 	bl	800df78 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ff22:	697b      	ldr	r3, [r7, #20]
 800ff24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff28:	f003 0304 	and.w	r3, r3, #4
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d022      	beq.n	800ff76 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ff30:	697b      	ldr	r3, [r7, #20]
 800ff32:	699a      	ldr	r2, [r3, #24]
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	18d1      	adds	r1, r2, r3
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	683a      	ldr	r2, [r7, #0]
 800ff3c:	6978      	ldr	r0, [r7, #20]
 800ff3e:	f000 f8d1 	bl	80100e4 <prvInsertTimerInActiveList>
 800ff42:	4603      	mov	r3, r0
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d01f      	beq.n	800ff88 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ff48:	2300      	movs	r3, #0
 800ff4a:	9300      	str	r3, [sp, #0]
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	687a      	ldr	r2, [r7, #4]
 800ff50:	2100      	movs	r1, #0
 800ff52:	6978      	ldr	r0, [r7, #20]
 800ff54:	f7ff ff88 	bl	800fe68 <xTimerGenericCommand>
 800ff58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ff5a:	693b      	ldr	r3, [r7, #16]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d113      	bne.n	800ff88 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ff60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff64:	f383 8811 	msr	BASEPRI, r3
 800ff68:	f3bf 8f6f 	isb	sy
 800ff6c:	f3bf 8f4f 	dsb	sy
 800ff70:	60fb      	str	r3, [r7, #12]
}
 800ff72:	bf00      	nop
 800ff74:	e7fe      	b.n	800ff74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ff76:	697b      	ldr	r3, [r7, #20]
 800ff78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff7c:	f023 0301 	bic.w	r3, r3, #1
 800ff80:	b2da      	uxtb	r2, r3
 800ff82:	697b      	ldr	r3, [r7, #20]
 800ff84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	6a1b      	ldr	r3, [r3, #32]
 800ff8c:	6978      	ldr	r0, [r7, #20]
 800ff8e:	4798      	blx	r3
}
 800ff90:	bf00      	nop
 800ff92:	3718      	adds	r7, #24
 800ff94:	46bd      	mov	sp, r7
 800ff96:	bd80      	pop	{r7, pc}
 800ff98:	200023a8 	.word	0x200023a8

0800ff9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b084      	sub	sp, #16
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ffa4:	f107 0308 	add.w	r3, r7, #8
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	f000 f857 	bl	801005c <prvGetNextExpireTime>
 800ffae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ffb0:	68bb      	ldr	r3, [r7, #8]
 800ffb2:	4619      	mov	r1, r3
 800ffb4:	68f8      	ldr	r0, [r7, #12]
 800ffb6:	f000 f803 	bl	800ffc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ffba:	f000 f8d5 	bl	8010168 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ffbe:	e7f1      	b.n	800ffa4 <prvTimerTask+0x8>

0800ffc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b084      	sub	sp, #16
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	6078      	str	r0, [r7, #4]
 800ffc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ffca:	f7ff f825 	bl	800f018 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ffce:	f107 0308 	add.w	r3, r7, #8
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	f000 f866 	bl	80100a4 <prvSampleTimeNow>
 800ffd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ffda:	68bb      	ldr	r3, [r7, #8]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d130      	bne.n	8010042 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ffe0:	683b      	ldr	r3, [r7, #0]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d10a      	bne.n	800fffc <prvProcessTimerOrBlockTask+0x3c>
 800ffe6:	687a      	ldr	r2, [r7, #4]
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	429a      	cmp	r2, r3
 800ffec:	d806      	bhi.n	800fffc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ffee:	f7ff f821 	bl	800f034 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fff2:	68f9      	ldr	r1, [r7, #12]
 800fff4:	6878      	ldr	r0, [r7, #4]
 800fff6:	f7ff ff85 	bl	800ff04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fffa:	e024      	b.n	8010046 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fffc:	683b      	ldr	r3, [r7, #0]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d008      	beq.n	8010014 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010002:	4b13      	ldr	r3, [pc, #76]	; (8010050 <prvProcessTimerOrBlockTask+0x90>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d101      	bne.n	8010010 <prvProcessTimerOrBlockTask+0x50>
 801000c:	2301      	movs	r3, #1
 801000e:	e000      	b.n	8010012 <prvProcessTimerOrBlockTask+0x52>
 8010010:	2300      	movs	r3, #0
 8010012:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010014:	4b0f      	ldr	r3, [pc, #60]	; (8010054 <prvProcessTimerOrBlockTask+0x94>)
 8010016:	6818      	ldr	r0, [r3, #0]
 8010018:	687a      	ldr	r2, [r7, #4]
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	1ad3      	subs	r3, r2, r3
 801001e:	683a      	ldr	r2, [r7, #0]
 8010020:	4619      	mov	r1, r3
 8010022:	f7fe fd69 	bl	800eaf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010026:	f7ff f805 	bl	800f034 <xTaskResumeAll>
 801002a:	4603      	mov	r3, r0
 801002c:	2b00      	cmp	r3, #0
 801002e:	d10a      	bne.n	8010046 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010030:	4b09      	ldr	r3, [pc, #36]	; (8010058 <prvProcessTimerOrBlockTask+0x98>)
 8010032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010036:	601a      	str	r2, [r3, #0]
 8010038:	f3bf 8f4f 	dsb	sy
 801003c:	f3bf 8f6f 	isb	sy
}
 8010040:	e001      	b.n	8010046 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010042:	f7fe fff7 	bl	800f034 <xTaskResumeAll>
}
 8010046:	bf00      	nop
 8010048:	3710      	adds	r7, #16
 801004a:	46bd      	mov	sp, r7
 801004c:	bd80      	pop	{r7, pc}
 801004e:	bf00      	nop
 8010050:	200023ac 	.word	0x200023ac
 8010054:	200023b0 	.word	0x200023b0
 8010058:	e000ed04 	.word	0xe000ed04

0801005c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801005c:	b480      	push	{r7}
 801005e:	b085      	sub	sp, #20
 8010060:	af00      	add	r7, sp, #0
 8010062:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010064:	4b0e      	ldr	r3, [pc, #56]	; (80100a0 <prvGetNextExpireTime+0x44>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d101      	bne.n	8010072 <prvGetNextExpireTime+0x16>
 801006e:	2201      	movs	r2, #1
 8010070:	e000      	b.n	8010074 <prvGetNextExpireTime+0x18>
 8010072:	2200      	movs	r2, #0
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d105      	bne.n	801008c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010080:	4b07      	ldr	r3, [pc, #28]	; (80100a0 <prvGetNextExpireTime+0x44>)
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	68db      	ldr	r3, [r3, #12]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	60fb      	str	r3, [r7, #12]
 801008a:	e001      	b.n	8010090 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801008c:	2300      	movs	r3, #0
 801008e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010090:	68fb      	ldr	r3, [r7, #12]
}
 8010092:	4618      	mov	r0, r3
 8010094:	3714      	adds	r7, #20
 8010096:	46bd      	mov	sp, r7
 8010098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009c:	4770      	bx	lr
 801009e:	bf00      	nop
 80100a0:	200023a8 	.word	0x200023a8

080100a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b084      	sub	sp, #16
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80100ac:	f7ff f860 	bl	800f170 <xTaskGetTickCount>
 80100b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80100b2:	4b0b      	ldr	r3, [pc, #44]	; (80100e0 <prvSampleTimeNow+0x3c>)
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	68fa      	ldr	r2, [r7, #12]
 80100b8:	429a      	cmp	r2, r3
 80100ba:	d205      	bcs.n	80100c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80100bc:	f000 f936 	bl	801032c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	2201      	movs	r2, #1
 80100c4:	601a      	str	r2, [r3, #0]
 80100c6:	e002      	b.n	80100ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2200      	movs	r2, #0
 80100cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80100ce:	4a04      	ldr	r2, [pc, #16]	; (80100e0 <prvSampleTimeNow+0x3c>)
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80100d4:	68fb      	ldr	r3, [r7, #12]
}
 80100d6:	4618      	mov	r0, r3
 80100d8:	3710      	adds	r7, #16
 80100da:	46bd      	mov	sp, r7
 80100dc:	bd80      	pop	{r7, pc}
 80100de:	bf00      	nop
 80100e0:	200023b8 	.word	0x200023b8

080100e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b086      	sub	sp, #24
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	60f8      	str	r0, [r7, #12]
 80100ec:	60b9      	str	r1, [r7, #8]
 80100ee:	607a      	str	r2, [r7, #4]
 80100f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80100f2:	2300      	movs	r3, #0
 80100f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	68ba      	ldr	r2, [r7, #8]
 80100fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	68fa      	ldr	r2, [r7, #12]
 8010100:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010102:	68ba      	ldr	r2, [r7, #8]
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	429a      	cmp	r2, r3
 8010108:	d812      	bhi.n	8010130 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801010a:	687a      	ldr	r2, [r7, #4]
 801010c:	683b      	ldr	r3, [r7, #0]
 801010e:	1ad2      	subs	r2, r2, r3
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	699b      	ldr	r3, [r3, #24]
 8010114:	429a      	cmp	r2, r3
 8010116:	d302      	bcc.n	801011e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010118:	2301      	movs	r3, #1
 801011a:	617b      	str	r3, [r7, #20]
 801011c:	e01b      	b.n	8010156 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801011e:	4b10      	ldr	r3, [pc, #64]	; (8010160 <prvInsertTimerInActiveList+0x7c>)
 8010120:	681a      	ldr	r2, [r3, #0]
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	3304      	adds	r3, #4
 8010126:	4619      	mov	r1, r3
 8010128:	4610      	mov	r0, r2
 801012a:	f7fd feec 	bl	800df06 <vListInsert>
 801012e:	e012      	b.n	8010156 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010130:	687a      	ldr	r2, [r7, #4]
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	429a      	cmp	r2, r3
 8010136:	d206      	bcs.n	8010146 <prvInsertTimerInActiveList+0x62>
 8010138:	68ba      	ldr	r2, [r7, #8]
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	429a      	cmp	r2, r3
 801013e:	d302      	bcc.n	8010146 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010140:	2301      	movs	r3, #1
 8010142:	617b      	str	r3, [r7, #20]
 8010144:	e007      	b.n	8010156 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010146:	4b07      	ldr	r3, [pc, #28]	; (8010164 <prvInsertTimerInActiveList+0x80>)
 8010148:	681a      	ldr	r2, [r3, #0]
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	3304      	adds	r3, #4
 801014e:	4619      	mov	r1, r3
 8010150:	4610      	mov	r0, r2
 8010152:	f7fd fed8 	bl	800df06 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010156:	697b      	ldr	r3, [r7, #20]
}
 8010158:	4618      	mov	r0, r3
 801015a:	3718      	adds	r7, #24
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}
 8010160:	200023ac 	.word	0x200023ac
 8010164:	200023a8 	.word	0x200023a8

08010168 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b08e      	sub	sp, #56	; 0x38
 801016c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801016e:	e0ca      	b.n	8010306 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	2b00      	cmp	r3, #0
 8010174:	da18      	bge.n	80101a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010176:	1d3b      	adds	r3, r7, #4
 8010178:	3304      	adds	r3, #4
 801017a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801017c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801017e:	2b00      	cmp	r3, #0
 8010180:	d10a      	bne.n	8010198 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8010182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010186:	f383 8811 	msr	BASEPRI, r3
 801018a:	f3bf 8f6f 	isb	sy
 801018e:	f3bf 8f4f 	dsb	sy
 8010192:	61fb      	str	r3, [r7, #28]
}
 8010194:	bf00      	nop
 8010196:	e7fe      	b.n	8010196 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801019e:	6850      	ldr	r0, [r2, #4]
 80101a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80101a2:	6892      	ldr	r2, [r2, #8]
 80101a4:	4611      	mov	r1, r2
 80101a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	f2c0 80aa 	blt.w	8010304 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80101b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101b6:	695b      	ldr	r3, [r3, #20]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d004      	beq.n	80101c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80101bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101be:	3304      	adds	r3, #4
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7fd fed9 	bl	800df78 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80101c6:	463b      	mov	r3, r7
 80101c8:	4618      	mov	r0, r3
 80101ca:	f7ff ff6b 	bl	80100a4 <prvSampleTimeNow>
 80101ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	2b09      	cmp	r3, #9
 80101d4:	f200 8097 	bhi.w	8010306 <prvProcessReceivedCommands+0x19e>
 80101d8:	a201      	add	r2, pc, #4	; (adr r2, 80101e0 <prvProcessReceivedCommands+0x78>)
 80101da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101de:	bf00      	nop
 80101e0:	08010209 	.word	0x08010209
 80101e4:	08010209 	.word	0x08010209
 80101e8:	08010209 	.word	0x08010209
 80101ec:	0801027d 	.word	0x0801027d
 80101f0:	08010291 	.word	0x08010291
 80101f4:	080102db 	.word	0x080102db
 80101f8:	08010209 	.word	0x08010209
 80101fc:	08010209 	.word	0x08010209
 8010200:	0801027d 	.word	0x0801027d
 8010204:	08010291 	.word	0x08010291
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801020a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801020e:	f043 0301 	orr.w	r3, r3, #1
 8010212:	b2da      	uxtb	r2, r3
 8010214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801021a:	68ba      	ldr	r2, [r7, #8]
 801021c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801021e:	699b      	ldr	r3, [r3, #24]
 8010220:	18d1      	adds	r1, r2, r3
 8010222:	68bb      	ldr	r3, [r7, #8]
 8010224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010226:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010228:	f7ff ff5c 	bl	80100e4 <prvInsertTimerInActiveList>
 801022c:	4603      	mov	r3, r0
 801022e:	2b00      	cmp	r3, #0
 8010230:	d069      	beq.n	8010306 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010234:	6a1b      	ldr	r3, [r3, #32]
 8010236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010238:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801023a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801023c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010240:	f003 0304 	and.w	r3, r3, #4
 8010244:	2b00      	cmp	r3, #0
 8010246:	d05e      	beq.n	8010306 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010248:	68ba      	ldr	r2, [r7, #8]
 801024a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801024c:	699b      	ldr	r3, [r3, #24]
 801024e:	441a      	add	r2, r3
 8010250:	2300      	movs	r3, #0
 8010252:	9300      	str	r3, [sp, #0]
 8010254:	2300      	movs	r3, #0
 8010256:	2100      	movs	r1, #0
 8010258:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801025a:	f7ff fe05 	bl	800fe68 <xTimerGenericCommand>
 801025e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010260:	6a3b      	ldr	r3, [r7, #32]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d14f      	bne.n	8010306 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8010266:	f04f 0350 	mov.w	r3, #80	; 0x50
 801026a:	f383 8811 	msr	BASEPRI, r3
 801026e:	f3bf 8f6f 	isb	sy
 8010272:	f3bf 8f4f 	dsb	sy
 8010276:	61bb      	str	r3, [r7, #24]
}
 8010278:	bf00      	nop
 801027a:	e7fe      	b.n	801027a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801027c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801027e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010282:	f023 0301 	bic.w	r3, r3, #1
 8010286:	b2da      	uxtb	r2, r3
 8010288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801028a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801028e:	e03a      	b.n	8010306 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010292:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010296:	f043 0301 	orr.w	r3, r3, #1
 801029a:	b2da      	uxtb	r2, r3
 801029c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801029e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80102a2:	68ba      	ldr	r2, [r7, #8]
 80102a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80102a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102aa:	699b      	ldr	r3, [r3, #24]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d10a      	bne.n	80102c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80102b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102b4:	f383 8811 	msr	BASEPRI, r3
 80102b8:	f3bf 8f6f 	isb	sy
 80102bc:	f3bf 8f4f 	dsb	sy
 80102c0:	617b      	str	r3, [r7, #20]
}
 80102c2:	bf00      	nop
 80102c4:	e7fe      	b.n	80102c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80102c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102c8:	699a      	ldr	r2, [r3, #24]
 80102ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102cc:	18d1      	adds	r1, r2, r3
 80102ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80102d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80102d4:	f7ff ff06 	bl	80100e4 <prvInsertTimerInActiveList>
					break;
 80102d8:	e015      	b.n	8010306 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80102da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80102e0:	f003 0302 	and.w	r3, r3, #2
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d103      	bne.n	80102f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80102e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80102ea:	f000 fbe1 	bl	8010ab0 <vPortFree>
 80102ee:	e00a      	b.n	8010306 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80102f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80102f6:	f023 0301 	bic.w	r3, r3, #1
 80102fa:	b2da      	uxtb	r2, r3
 80102fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010302:	e000      	b.n	8010306 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010304:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010306:	4b08      	ldr	r3, [pc, #32]	; (8010328 <prvProcessReceivedCommands+0x1c0>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	1d39      	adds	r1, r7, #4
 801030c:	2200      	movs	r2, #0
 801030e:	4618      	mov	r0, r3
 8010310:	f7fe f934 	bl	800e57c <xQueueReceive>
 8010314:	4603      	mov	r3, r0
 8010316:	2b00      	cmp	r3, #0
 8010318:	f47f af2a 	bne.w	8010170 <prvProcessReceivedCommands+0x8>
	}
}
 801031c:	bf00      	nop
 801031e:	bf00      	nop
 8010320:	3730      	adds	r7, #48	; 0x30
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}
 8010326:	bf00      	nop
 8010328:	200023b0 	.word	0x200023b0

0801032c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b088      	sub	sp, #32
 8010330:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010332:	e048      	b.n	80103c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010334:	4b2d      	ldr	r3, [pc, #180]	; (80103ec <prvSwitchTimerLists+0xc0>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	68db      	ldr	r3, [r3, #12]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801033e:	4b2b      	ldr	r3, [pc, #172]	; (80103ec <prvSwitchTimerLists+0xc0>)
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	68db      	ldr	r3, [r3, #12]
 8010344:	68db      	ldr	r3, [r3, #12]
 8010346:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	3304      	adds	r3, #4
 801034c:	4618      	mov	r0, r3
 801034e:	f7fd fe13 	bl	800df78 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	6a1b      	ldr	r3, [r3, #32]
 8010356:	68f8      	ldr	r0, [r7, #12]
 8010358:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010360:	f003 0304 	and.w	r3, r3, #4
 8010364:	2b00      	cmp	r3, #0
 8010366:	d02e      	beq.n	80103c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	699b      	ldr	r3, [r3, #24]
 801036c:	693a      	ldr	r2, [r7, #16]
 801036e:	4413      	add	r3, r2
 8010370:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010372:	68ba      	ldr	r2, [r7, #8]
 8010374:	693b      	ldr	r3, [r7, #16]
 8010376:	429a      	cmp	r2, r3
 8010378:	d90e      	bls.n	8010398 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	68ba      	ldr	r2, [r7, #8]
 801037e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	68fa      	ldr	r2, [r7, #12]
 8010384:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010386:	4b19      	ldr	r3, [pc, #100]	; (80103ec <prvSwitchTimerLists+0xc0>)
 8010388:	681a      	ldr	r2, [r3, #0]
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	3304      	adds	r3, #4
 801038e:	4619      	mov	r1, r3
 8010390:	4610      	mov	r0, r2
 8010392:	f7fd fdb8 	bl	800df06 <vListInsert>
 8010396:	e016      	b.n	80103c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010398:	2300      	movs	r3, #0
 801039a:	9300      	str	r3, [sp, #0]
 801039c:	2300      	movs	r3, #0
 801039e:	693a      	ldr	r2, [r7, #16]
 80103a0:	2100      	movs	r1, #0
 80103a2:	68f8      	ldr	r0, [r7, #12]
 80103a4:	f7ff fd60 	bl	800fe68 <xTimerGenericCommand>
 80103a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d10a      	bne.n	80103c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80103b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103b4:	f383 8811 	msr	BASEPRI, r3
 80103b8:	f3bf 8f6f 	isb	sy
 80103bc:	f3bf 8f4f 	dsb	sy
 80103c0:	603b      	str	r3, [r7, #0]
}
 80103c2:	bf00      	nop
 80103c4:	e7fe      	b.n	80103c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80103c6:	4b09      	ldr	r3, [pc, #36]	; (80103ec <prvSwitchTimerLists+0xc0>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d1b1      	bne.n	8010334 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80103d0:	4b06      	ldr	r3, [pc, #24]	; (80103ec <prvSwitchTimerLists+0xc0>)
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80103d6:	4b06      	ldr	r3, [pc, #24]	; (80103f0 <prvSwitchTimerLists+0xc4>)
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	4a04      	ldr	r2, [pc, #16]	; (80103ec <prvSwitchTimerLists+0xc0>)
 80103dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80103de:	4a04      	ldr	r2, [pc, #16]	; (80103f0 <prvSwitchTimerLists+0xc4>)
 80103e0:	697b      	ldr	r3, [r7, #20]
 80103e2:	6013      	str	r3, [r2, #0]
}
 80103e4:	bf00      	nop
 80103e6:	3718      	adds	r7, #24
 80103e8:	46bd      	mov	sp, r7
 80103ea:	bd80      	pop	{r7, pc}
 80103ec:	200023a8 	.word	0x200023a8
 80103f0:	200023ac 	.word	0x200023ac

080103f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b082      	sub	sp, #8
 80103f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80103fa:	f000 f96b 	bl	80106d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80103fe:	4b15      	ldr	r3, [pc, #84]	; (8010454 <prvCheckForValidListAndQueue+0x60>)
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d120      	bne.n	8010448 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010406:	4814      	ldr	r0, [pc, #80]	; (8010458 <prvCheckForValidListAndQueue+0x64>)
 8010408:	f7fd fd2c 	bl	800de64 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801040c:	4813      	ldr	r0, [pc, #76]	; (801045c <prvCheckForValidListAndQueue+0x68>)
 801040e:	f7fd fd29 	bl	800de64 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010412:	4b13      	ldr	r3, [pc, #76]	; (8010460 <prvCheckForValidListAndQueue+0x6c>)
 8010414:	4a10      	ldr	r2, [pc, #64]	; (8010458 <prvCheckForValidListAndQueue+0x64>)
 8010416:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010418:	4b12      	ldr	r3, [pc, #72]	; (8010464 <prvCheckForValidListAndQueue+0x70>)
 801041a:	4a10      	ldr	r2, [pc, #64]	; (801045c <prvCheckForValidListAndQueue+0x68>)
 801041c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801041e:	2300      	movs	r3, #0
 8010420:	9300      	str	r3, [sp, #0]
 8010422:	4b11      	ldr	r3, [pc, #68]	; (8010468 <prvCheckForValidListAndQueue+0x74>)
 8010424:	4a11      	ldr	r2, [pc, #68]	; (801046c <prvCheckForValidListAndQueue+0x78>)
 8010426:	2110      	movs	r1, #16
 8010428:	200a      	movs	r0, #10
 801042a:	f7fd fe37 	bl	800e09c <xQueueGenericCreateStatic>
 801042e:	4603      	mov	r3, r0
 8010430:	4a08      	ldr	r2, [pc, #32]	; (8010454 <prvCheckForValidListAndQueue+0x60>)
 8010432:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010434:	4b07      	ldr	r3, [pc, #28]	; (8010454 <prvCheckForValidListAndQueue+0x60>)
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d005      	beq.n	8010448 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801043c:	4b05      	ldr	r3, [pc, #20]	; (8010454 <prvCheckForValidListAndQueue+0x60>)
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	490b      	ldr	r1, [pc, #44]	; (8010470 <prvCheckForValidListAndQueue+0x7c>)
 8010442:	4618      	mov	r0, r3
 8010444:	f7fe fb2e 	bl	800eaa4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010448:	f000 f974 	bl	8010734 <vPortExitCritical>
}
 801044c:	bf00      	nop
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}
 8010452:	bf00      	nop
 8010454:	200023b0 	.word	0x200023b0
 8010458:	20002380 	.word	0x20002380
 801045c:	20002394 	.word	0x20002394
 8010460:	200023a8 	.word	0x200023a8
 8010464:	200023ac 	.word	0x200023ac
 8010468:	2000245c 	.word	0x2000245c
 801046c:	200023bc 	.word	0x200023bc
 8010470:	080151c4 	.word	0x080151c4

08010474 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010474:	b480      	push	{r7}
 8010476:	b085      	sub	sp, #20
 8010478:	af00      	add	r7, sp, #0
 801047a:	60f8      	str	r0, [r7, #12]
 801047c:	60b9      	str	r1, [r7, #8]
 801047e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	3b04      	subs	r3, #4
 8010484:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801048c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	3b04      	subs	r3, #4
 8010492:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010494:	68bb      	ldr	r3, [r7, #8]
 8010496:	f023 0201 	bic.w	r2, r3, #1
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	3b04      	subs	r3, #4
 80104a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80104a4:	4a0c      	ldr	r2, [pc, #48]	; (80104d8 <pxPortInitialiseStack+0x64>)
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	3b14      	subs	r3, #20
 80104ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80104b0:	687a      	ldr	r2, [r7, #4]
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	3b04      	subs	r3, #4
 80104ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	f06f 0202 	mvn.w	r2, #2
 80104c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	3b20      	subs	r3, #32
 80104c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80104ca:	68fb      	ldr	r3, [r7, #12]
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	3714      	adds	r7, #20
 80104d0:	46bd      	mov	sp, r7
 80104d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d6:	4770      	bx	lr
 80104d8:	080104dd 	.word	0x080104dd

080104dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80104dc:	b480      	push	{r7}
 80104de:	b085      	sub	sp, #20
 80104e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80104e2:	2300      	movs	r3, #0
 80104e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80104e6:	4b12      	ldr	r3, [pc, #72]	; (8010530 <prvTaskExitError+0x54>)
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104ee:	d00a      	beq.n	8010506 <prvTaskExitError+0x2a>
	__asm volatile
 80104f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104f4:	f383 8811 	msr	BASEPRI, r3
 80104f8:	f3bf 8f6f 	isb	sy
 80104fc:	f3bf 8f4f 	dsb	sy
 8010500:	60fb      	str	r3, [r7, #12]
}
 8010502:	bf00      	nop
 8010504:	e7fe      	b.n	8010504 <prvTaskExitError+0x28>
	__asm volatile
 8010506:	f04f 0350 	mov.w	r3, #80	; 0x50
 801050a:	f383 8811 	msr	BASEPRI, r3
 801050e:	f3bf 8f6f 	isb	sy
 8010512:	f3bf 8f4f 	dsb	sy
 8010516:	60bb      	str	r3, [r7, #8]
}
 8010518:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801051a:	bf00      	nop
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d0fc      	beq.n	801051c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010522:	bf00      	nop
 8010524:	bf00      	nop
 8010526:	3714      	adds	r7, #20
 8010528:	46bd      	mov	sp, r7
 801052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052e:	4770      	bx	lr
 8010530:	20000050 	.word	0x20000050
	...

08010540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010540:	4b07      	ldr	r3, [pc, #28]	; (8010560 <pxCurrentTCBConst2>)
 8010542:	6819      	ldr	r1, [r3, #0]
 8010544:	6808      	ldr	r0, [r1, #0]
 8010546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801054a:	f380 8809 	msr	PSP, r0
 801054e:	f3bf 8f6f 	isb	sy
 8010552:	f04f 0000 	mov.w	r0, #0
 8010556:	f380 8811 	msr	BASEPRI, r0
 801055a:	4770      	bx	lr
 801055c:	f3af 8000 	nop.w

08010560 <pxCurrentTCBConst2>:
 8010560:	20001e80 	.word	0x20001e80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010564:	bf00      	nop
 8010566:	bf00      	nop

08010568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010568:	4808      	ldr	r0, [pc, #32]	; (801058c <prvPortStartFirstTask+0x24>)
 801056a:	6800      	ldr	r0, [r0, #0]
 801056c:	6800      	ldr	r0, [r0, #0]
 801056e:	f380 8808 	msr	MSP, r0
 8010572:	f04f 0000 	mov.w	r0, #0
 8010576:	f380 8814 	msr	CONTROL, r0
 801057a:	b662      	cpsie	i
 801057c:	b661      	cpsie	f
 801057e:	f3bf 8f4f 	dsb	sy
 8010582:	f3bf 8f6f 	isb	sy
 8010586:	df00      	svc	0
 8010588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801058a:	bf00      	nop
 801058c:	e000ed08 	.word	0xe000ed08

08010590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b086      	sub	sp, #24
 8010594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010596:	4b46      	ldr	r3, [pc, #280]	; (80106b0 <xPortStartScheduler+0x120>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	4a46      	ldr	r2, [pc, #280]	; (80106b4 <xPortStartScheduler+0x124>)
 801059c:	4293      	cmp	r3, r2
 801059e:	d10a      	bne.n	80105b6 <xPortStartScheduler+0x26>
	__asm volatile
 80105a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105a4:	f383 8811 	msr	BASEPRI, r3
 80105a8:	f3bf 8f6f 	isb	sy
 80105ac:	f3bf 8f4f 	dsb	sy
 80105b0:	613b      	str	r3, [r7, #16]
}
 80105b2:	bf00      	nop
 80105b4:	e7fe      	b.n	80105b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80105b6:	4b3e      	ldr	r3, [pc, #248]	; (80106b0 <xPortStartScheduler+0x120>)
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	4a3f      	ldr	r2, [pc, #252]	; (80106b8 <xPortStartScheduler+0x128>)
 80105bc:	4293      	cmp	r3, r2
 80105be:	d10a      	bne.n	80105d6 <xPortStartScheduler+0x46>
	__asm volatile
 80105c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c4:	f383 8811 	msr	BASEPRI, r3
 80105c8:	f3bf 8f6f 	isb	sy
 80105cc:	f3bf 8f4f 	dsb	sy
 80105d0:	60fb      	str	r3, [r7, #12]
}
 80105d2:	bf00      	nop
 80105d4:	e7fe      	b.n	80105d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80105d6:	4b39      	ldr	r3, [pc, #228]	; (80106bc <xPortStartScheduler+0x12c>)
 80105d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	781b      	ldrb	r3, [r3, #0]
 80105de:	b2db      	uxtb	r3, r3
 80105e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	22ff      	movs	r2, #255	; 0xff
 80105e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80105e8:	697b      	ldr	r3, [r7, #20]
 80105ea:	781b      	ldrb	r3, [r3, #0]
 80105ec:	b2db      	uxtb	r3, r3
 80105ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80105f0:	78fb      	ldrb	r3, [r7, #3]
 80105f2:	b2db      	uxtb	r3, r3
 80105f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80105f8:	b2da      	uxtb	r2, r3
 80105fa:	4b31      	ldr	r3, [pc, #196]	; (80106c0 <xPortStartScheduler+0x130>)
 80105fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80105fe:	4b31      	ldr	r3, [pc, #196]	; (80106c4 <xPortStartScheduler+0x134>)
 8010600:	2207      	movs	r2, #7
 8010602:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010604:	e009      	b.n	801061a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010606:	4b2f      	ldr	r3, [pc, #188]	; (80106c4 <xPortStartScheduler+0x134>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	3b01      	subs	r3, #1
 801060c:	4a2d      	ldr	r2, [pc, #180]	; (80106c4 <xPortStartScheduler+0x134>)
 801060e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010610:	78fb      	ldrb	r3, [r7, #3]
 8010612:	b2db      	uxtb	r3, r3
 8010614:	005b      	lsls	r3, r3, #1
 8010616:	b2db      	uxtb	r3, r3
 8010618:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801061a:	78fb      	ldrb	r3, [r7, #3]
 801061c:	b2db      	uxtb	r3, r3
 801061e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010622:	2b80      	cmp	r3, #128	; 0x80
 8010624:	d0ef      	beq.n	8010606 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010626:	4b27      	ldr	r3, [pc, #156]	; (80106c4 <xPortStartScheduler+0x134>)
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	f1c3 0307 	rsb	r3, r3, #7
 801062e:	2b04      	cmp	r3, #4
 8010630:	d00a      	beq.n	8010648 <xPortStartScheduler+0xb8>
	__asm volatile
 8010632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010636:	f383 8811 	msr	BASEPRI, r3
 801063a:	f3bf 8f6f 	isb	sy
 801063e:	f3bf 8f4f 	dsb	sy
 8010642:	60bb      	str	r3, [r7, #8]
}
 8010644:	bf00      	nop
 8010646:	e7fe      	b.n	8010646 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010648:	4b1e      	ldr	r3, [pc, #120]	; (80106c4 <xPortStartScheduler+0x134>)
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	021b      	lsls	r3, r3, #8
 801064e:	4a1d      	ldr	r2, [pc, #116]	; (80106c4 <xPortStartScheduler+0x134>)
 8010650:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010652:	4b1c      	ldr	r3, [pc, #112]	; (80106c4 <xPortStartScheduler+0x134>)
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801065a:	4a1a      	ldr	r2, [pc, #104]	; (80106c4 <xPortStartScheduler+0x134>)
 801065c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	b2da      	uxtb	r2, r3
 8010662:	697b      	ldr	r3, [r7, #20]
 8010664:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010666:	4b18      	ldr	r3, [pc, #96]	; (80106c8 <xPortStartScheduler+0x138>)
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	4a17      	ldr	r2, [pc, #92]	; (80106c8 <xPortStartScheduler+0x138>)
 801066c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010670:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010672:	4b15      	ldr	r3, [pc, #84]	; (80106c8 <xPortStartScheduler+0x138>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	4a14      	ldr	r2, [pc, #80]	; (80106c8 <xPortStartScheduler+0x138>)
 8010678:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801067c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801067e:	f000 f8dd 	bl	801083c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010682:	4b12      	ldr	r3, [pc, #72]	; (80106cc <xPortStartScheduler+0x13c>)
 8010684:	2200      	movs	r2, #0
 8010686:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010688:	f000 f8fc 	bl	8010884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801068c:	4b10      	ldr	r3, [pc, #64]	; (80106d0 <xPortStartScheduler+0x140>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	4a0f      	ldr	r2, [pc, #60]	; (80106d0 <xPortStartScheduler+0x140>)
 8010692:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010696:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010698:	f7ff ff66 	bl	8010568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801069c:	f7fe fe44 	bl	800f328 <vTaskSwitchContext>
	prvTaskExitError();
 80106a0:	f7ff ff1c 	bl	80104dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80106a4:	2300      	movs	r3, #0
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3718      	adds	r7, #24
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}
 80106ae:	bf00      	nop
 80106b0:	e000ed00 	.word	0xe000ed00
 80106b4:	410fc271 	.word	0x410fc271
 80106b8:	410fc270 	.word	0x410fc270
 80106bc:	e000e400 	.word	0xe000e400
 80106c0:	200024ac 	.word	0x200024ac
 80106c4:	200024b0 	.word	0x200024b0
 80106c8:	e000ed20 	.word	0xe000ed20
 80106cc:	20000050 	.word	0x20000050
 80106d0:	e000ef34 	.word	0xe000ef34

080106d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80106d4:	b480      	push	{r7}
 80106d6:	b083      	sub	sp, #12
 80106d8:	af00      	add	r7, sp, #0
	__asm volatile
 80106da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106de:	f383 8811 	msr	BASEPRI, r3
 80106e2:	f3bf 8f6f 	isb	sy
 80106e6:	f3bf 8f4f 	dsb	sy
 80106ea:	607b      	str	r3, [r7, #4]
}
 80106ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80106ee:	4b0f      	ldr	r3, [pc, #60]	; (801072c <vPortEnterCritical+0x58>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	3301      	adds	r3, #1
 80106f4:	4a0d      	ldr	r2, [pc, #52]	; (801072c <vPortEnterCritical+0x58>)
 80106f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80106f8:	4b0c      	ldr	r3, [pc, #48]	; (801072c <vPortEnterCritical+0x58>)
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	2b01      	cmp	r3, #1
 80106fe:	d10f      	bne.n	8010720 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010700:	4b0b      	ldr	r3, [pc, #44]	; (8010730 <vPortEnterCritical+0x5c>)
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	b2db      	uxtb	r3, r3
 8010706:	2b00      	cmp	r3, #0
 8010708:	d00a      	beq.n	8010720 <vPortEnterCritical+0x4c>
	__asm volatile
 801070a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801070e:	f383 8811 	msr	BASEPRI, r3
 8010712:	f3bf 8f6f 	isb	sy
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	603b      	str	r3, [r7, #0]
}
 801071c:	bf00      	nop
 801071e:	e7fe      	b.n	801071e <vPortEnterCritical+0x4a>
	}
}
 8010720:	bf00      	nop
 8010722:	370c      	adds	r7, #12
 8010724:	46bd      	mov	sp, r7
 8010726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801072a:	4770      	bx	lr
 801072c:	20000050 	.word	0x20000050
 8010730:	e000ed04 	.word	0xe000ed04

08010734 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010734:	b480      	push	{r7}
 8010736:	b083      	sub	sp, #12
 8010738:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801073a:	4b12      	ldr	r3, [pc, #72]	; (8010784 <vPortExitCritical+0x50>)
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	2b00      	cmp	r3, #0
 8010740:	d10a      	bne.n	8010758 <vPortExitCritical+0x24>
	__asm volatile
 8010742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010746:	f383 8811 	msr	BASEPRI, r3
 801074a:	f3bf 8f6f 	isb	sy
 801074e:	f3bf 8f4f 	dsb	sy
 8010752:	607b      	str	r3, [r7, #4]
}
 8010754:	bf00      	nop
 8010756:	e7fe      	b.n	8010756 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010758:	4b0a      	ldr	r3, [pc, #40]	; (8010784 <vPortExitCritical+0x50>)
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	3b01      	subs	r3, #1
 801075e:	4a09      	ldr	r2, [pc, #36]	; (8010784 <vPortExitCritical+0x50>)
 8010760:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010762:	4b08      	ldr	r3, [pc, #32]	; (8010784 <vPortExitCritical+0x50>)
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d105      	bne.n	8010776 <vPortExitCritical+0x42>
 801076a:	2300      	movs	r3, #0
 801076c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801076e:	683b      	ldr	r3, [r7, #0]
 8010770:	f383 8811 	msr	BASEPRI, r3
}
 8010774:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010776:	bf00      	nop
 8010778:	370c      	adds	r7, #12
 801077a:	46bd      	mov	sp, r7
 801077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010780:	4770      	bx	lr
 8010782:	bf00      	nop
 8010784:	20000050 	.word	0x20000050
	...

08010790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010790:	f3ef 8009 	mrs	r0, PSP
 8010794:	f3bf 8f6f 	isb	sy
 8010798:	4b15      	ldr	r3, [pc, #84]	; (80107f0 <pxCurrentTCBConst>)
 801079a:	681a      	ldr	r2, [r3, #0]
 801079c:	f01e 0f10 	tst.w	lr, #16
 80107a0:	bf08      	it	eq
 80107a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80107a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107aa:	6010      	str	r0, [r2, #0]
 80107ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80107b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80107b4:	f380 8811 	msr	BASEPRI, r0
 80107b8:	f3bf 8f4f 	dsb	sy
 80107bc:	f3bf 8f6f 	isb	sy
 80107c0:	f7fe fdb2 	bl	800f328 <vTaskSwitchContext>
 80107c4:	f04f 0000 	mov.w	r0, #0
 80107c8:	f380 8811 	msr	BASEPRI, r0
 80107cc:	bc09      	pop	{r0, r3}
 80107ce:	6819      	ldr	r1, [r3, #0]
 80107d0:	6808      	ldr	r0, [r1, #0]
 80107d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d6:	f01e 0f10 	tst.w	lr, #16
 80107da:	bf08      	it	eq
 80107dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80107e0:	f380 8809 	msr	PSP, r0
 80107e4:	f3bf 8f6f 	isb	sy
 80107e8:	4770      	bx	lr
 80107ea:	bf00      	nop
 80107ec:	f3af 8000 	nop.w

080107f0 <pxCurrentTCBConst>:
 80107f0:	20001e80 	.word	0x20001e80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80107f4:	bf00      	nop
 80107f6:	bf00      	nop

080107f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b082      	sub	sp, #8
 80107fc:	af00      	add	r7, sp, #0
	__asm volatile
 80107fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010802:	f383 8811 	msr	BASEPRI, r3
 8010806:	f3bf 8f6f 	isb	sy
 801080a:	f3bf 8f4f 	dsb	sy
 801080e:	607b      	str	r3, [r7, #4]
}
 8010810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010812:	f7fe fccf 	bl	800f1b4 <xTaskIncrementTick>
 8010816:	4603      	mov	r3, r0
 8010818:	2b00      	cmp	r3, #0
 801081a:	d003      	beq.n	8010824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801081c:	4b06      	ldr	r3, [pc, #24]	; (8010838 <xPortSysTickHandler+0x40>)
 801081e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010822:	601a      	str	r2, [r3, #0]
 8010824:	2300      	movs	r3, #0
 8010826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010828:	683b      	ldr	r3, [r7, #0]
 801082a:	f383 8811 	msr	BASEPRI, r3
}
 801082e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010830:	bf00      	nop
 8010832:	3708      	adds	r7, #8
 8010834:	46bd      	mov	sp, r7
 8010836:	bd80      	pop	{r7, pc}
 8010838:	e000ed04 	.word	0xe000ed04

0801083c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801083c:	b480      	push	{r7}
 801083e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010840:	4b0b      	ldr	r3, [pc, #44]	; (8010870 <vPortSetupTimerInterrupt+0x34>)
 8010842:	2200      	movs	r2, #0
 8010844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010846:	4b0b      	ldr	r3, [pc, #44]	; (8010874 <vPortSetupTimerInterrupt+0x38>)
 8010848:	2200      	movs	r2, #0
 801084a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801084c:	4b0a      	ldr	r3, [pc, #40]	; (8010878 <vPortSetupTimerInterrupt+0x3c>)
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	4a0a      	ldr	r2, [pc, #40]	; (801087c <vPortSetupTimerInterrupt+0x40>)
 8010852:	fba2 2303 	umull	r2, r3, r2, r3
 8010856:	099b      	lsrs	r3, r3, #6
 8010858:	4a09      	ldr	r2, [pc, #36]	; (8010880 <vPortSetupTimerInterrupt+0x44>)
 801085a:	3b01      	subs	r3, #1
 801085c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801085e:	4b04      	ldr	r3, [pc, #16]	; (8010870 <vPortSetupTimerInterrupt+0x34>)
 8010860:	2207      	movs	r2, #7
 8010862:	601a      	str	r2, [r3, #0]
}
 8010864:	bf00      	nop
 8010866:	46bd      	mov	sp, r7
 8010868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086c:	4770      	bx	lr
 801086e:	bf00      	nop
 8010870:	e000e010 	.word	0xe000e010
 8010874:	e000e018 	.word	0xe000e018
 8010878:	20000010 	.word	0x20000010
 801087c:	10624dd3 	.word	0x10624dd3
 8010880:	e000e014 	.word	0xe000e014

08010884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010884:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010894 <vPortEnableVFP+0x10>
 8010888:	6801      	ldr	r1, [r0, #0]
 801088a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801088e:	6001      	str	r1, [r0, #0]
 8010890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010892:	bf00      	nop
 8010894:	e000ed88 	.word	0xe000ed88

08010898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010898:	b480      	push	{r7}
 801089a:	b085      	sub	sp, #20
 801089c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801089e:	f3ef 8305 	mrs	r3, IPSR
 80108a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2b0f      	cmp	r3, #15
 80108a8:	d914      	bls.n	80108d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80108aa:	4a17      	ldr	r2, [pc, #92]	; (8010908 <vPortValidateInterruptPriority+0x70>)
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	4413      	add	r3, r2
 80108b0:	781b      	ldrb	r3, [r3, #0]
 80108b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80108b4:	4b15      	ldr	r3, [pc, #84]	; (801090c <vPortValidateInterruptPriority+0x74>)
 80108b6:	781b      	ldrb	r3, [r3, #0]
 80108b8:	7afa      	ldrb	r2, [r7, #11]
 80108ba:	429a      	cmp	r2, r3
 80108bc:	d20a      	bcs.n	80108d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80108be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108c2:	f383 8811 	msr	BASEPRI, r3
 80108c6:	f3bf 8f6f 	isb	sy
 80108ca:	f3bf 8f4f 	dsb	sy
 80108ce:	607b      	str	r3, [r7, #4]
}
 80108d0:	bf00      	nop
 80108d2:	e7fe      	b.n	80108d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80108d4:	4b0e      	ldr	r3, [pc, #56]	; (8010910 <vPortValidateInterruptPriority+0x78>)
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80108dc:	4b0d      	ldr	r3, [pc, #52]	; (8010914 <vPortValidateInterruptPriority+0x7c>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	429a      	cmp	r2, r3
 80108e2:	d90a      	bls.n	80108fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80108e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108e8:	f383 8811 	msr	BASEPRI, r3
 80108ec:	f3bf 8f6f 	isb	sy
 80108f0:	f3bf 8f4f 	dsb	sy
 80108f4:	603b      	str	r3, [r7, #0]
}
 80108f6:	bf00      	nop
 80108f8:	e7fe      	b.n	80108f8 <vPortValidateInterruptPriority+0x60>
	}
 80108fa:	bf00      	nop
 80108fc:	3714      	adds	r7, #20
 80108fe:	46bd      	mov	sp, r7
 8010900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010904:	4770      	bx	lr
 8010906:	bf00      	nop
 8010908:	e000e3f0 	.word	0xe000e3f0
 801090c:	200024ac 	.word	0x200024ac
 8010910:	e000ed0c 	.word	0xe000ed0c
 8010914:	200024b0 	.word	0x200024b0

08010918 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b08a      	sub	sp, #40	; 0x28
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010920:	2300      	movs	r3, #0
 8010922:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010924:	f7fe fb78 	bl	800f018 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010928:	4b5b      	ldr	r3, [pc, #364]	; (8010a98 <pvPortMalloc+0x180>)
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	2b00      	cmp	r3, #0
 801092e:	d101      	bne.n	8010934 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010930:	f000 f920 	bl	8010b74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010934:	4b59      	ldr	r3, [pc, #356]	; (8010a9c <pvPortMalloc+0x184>)
 8010936:	681a      	ldr	r2, [r3, #0]
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	4013      	ands	r3, r2
 801093c:	2b00      	cmp	r3, #0
 801093e:	f040 8093 	bne.w	8010a68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d01d      	beq.n	8010984 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8010948:	2208      	movs	r2, #8
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	4413      	add	r3, r2
 801094e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f003 0307 	and.w	r3, r3, #7
 8010956:	2b00      	cmp	r3, #0
 8010958:	d014      	beq.n	8010984 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	f023 0307 	bic.w	r3, r3, #7
 8010960:	3308      	adds	r3, #8
 8010962:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	f003 0307 	and.w	r3, r3, #7
 801096a:	2b00      	cmp	r3, #0
 801096c:	d00a      	beq.n	8010984 <pvPortMalloc+0x6c>
	__asm volatile
 801096e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010972:	f383 8811 	msr	BASEPRI, r3
 8010976:	f3bf 8f6f 	isb	sy
 801097a:	f3bf 8f4f 	dsb	sy
 801097e:	617b      	str	r3, [r7, #20]
}
 8010980:	bf00      	nop
 8010982:	e7fe      	b.n	8010982 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d06e      	beq.n	8010a68 <pvPortMalloc+0x150>
 801098a:	4b45      	ldr	r3, [pc, #276]	; (8010aa0 <pvPortMalloc+0x188>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	687a      	ldr	r2, [r7, #4]
 8010990:	429a      	cmp	r2, r3
 8010992:	d869      	bhi.n	8010a68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010994:	4b43      	ldr	r3, [pc, #268]	; (8010aa4 <pvPortMalloc+0x18c>)
 8010996:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010998:	4b42      	ldr	r3, [pc, #264]	; (8010aa4 <pvPortMalloc+0x18c>)
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801099e:	e004      	b.n	80109aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80109a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80109a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80109aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109ac:	685b      	ldr	r3, [r3, #4]
 80109ae:	687a      	ldr	r2, [r7, #4]
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d903      	bls.n	80109bc <pvPortMalloc+0xa4>
 80109b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d1f1      	bne.n	80109a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80109bc:	4b36      	ldr	r3, [pc, #216]	; (8010a98 <pvPortMalloc+0x180>)
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80109c2:	429a      	cmp	r2, r3
 80109c4:	d050      	beq.n	8010a68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80109c6:	6a3b      	ldr	r3, [r7, #32]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	2208      	movs	r2, #8
 80109cc:	4413      	add	r3, r2
 80109ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80109d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109d2:	681a      	ldr	r2, [r3, #0]
 80109d4:	6a3b      	ldr	r3, [r7, #32]
 80109d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80109d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109da:	685a      	ldr	r2, [r3, #4]
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	1ad2      	subs	r2, r2, r3
 80109e0:	2308      	movs	r3, #8
 80109e2:	005b      	lsls	r3, r3, #1
 80109e4:	429a      	cmp	r2, r3
 80109e6:	d91f      	bls.n	8010a28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80109e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	4413      	add	r3, r2
 80109ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80109f0:	69bb      	ldr	r3, [r7, #24]
 80109f2:	f003 0307 	and.w	r3, r3, #7
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d00a      	beq.n	8010a10 <pvPortMalloc+0xf8>
	__asm volatile
 80109fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109fe:	f383 8811 	msr	BASEPRI, r3
 8010a02:	f3bf 8f6f 	isb	sy
 8010a06:	f3bf 8f4f 	dsb	sy
 8010a0a:	613b      	str	r3, [r7, #16]
}
 8010a0c:	bf00      	nop
 8010a0e:	e7fe      	b.n	8010a0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a12:	685a      	ldr	r2, [r3, #4]
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	1ad2      	subs	r2, r2, r3
 8010a18:	69bb      	ldr	r3, [r7, #24]
 8010a1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a1e:	687a      	ldr	r2, [r7, #4]
 8010a20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010a22:	69b8      	ldr	r0, [r7, #24]
 8010a24:	f000 f908 	bl	8010c38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010a28:	4b1d      	ldr	r3, [pc, #116]	; (8010aa0 <pvPortMalloc+0x188>)
 8010a2a:	681a      	ldr	r2, [r3, #0]
 8010a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a2e:	685b      	ldr	r3, [r3, #4]
 8010a30:	1ad3      	subs	r3, r2, r3
 8010a32:	4a1b      	ldr	r2, [pc, #108]	; (8010aa0 <pvPortMalloc+0x188>)
 8010a34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010a36:	4b1a      	ldr	r3, [pc, #104]	; (8010aa0 <pvPortMalloc+0x188>)
 8010a38:	681a      	ldr	r2, [r3, #0]
 8010a3a:	4b1b      	ldr	r3, [pc, #108]	; (8010aa8 <pvPortMalloc+0x190>)
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	429a      	cmp	r2, r3
 8010a40:	d203      	bcs.n	8010a4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010a42:	4b17      	ldr	r3, [pc, #92]	; (8010aa0 <pvPortMalloc+0x188>)
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	4a18      	ldr	r2, [pc, #96]	; (8010aa8 <pvPortMalloc+0x190>)
 8010a48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a4c:	685a      	ldr	r2, [r3, #4]
 8010a4e:	4b13      	ldr	r3, [pc, #76]	; (8010a9c <pvPortMalloc+0x184>)
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	431a      	orrs	r2, r3
 8010a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010a5e:	4b13      	ldr	r3, [pc, #76]	; (8010aac <pvPortMalloc+0x194>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	3301      	adds	r3, #1
 8010a64:	4a11      	ldr	r2, [pc, #68]	; (8010aac <pvPortMalloc+0x194>)
 8010a66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010a68:	f7fe fae4 	bl	800f034 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010a6c:	69fb      	ldr	r3, [r7, #28]
 8010a6e:	f003 0307 	and.w	r3, r3, #7
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d00a      	beq.n	8010a8c <pvPortMalloc+0x174>
	__asm volatile
 8010a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a7a:	f383 8811 	msr	BASEPRI, r3
 8010a7e:	f3bf 8f6f 	isb	sy
 8010a82:	f3bf 8f4f 	dsb	sy
 8010a86:	60fb      	str	r3, [r7, #12]
}
 8010a88:	bf00      	nop
 8010a8a:	e7fe      	b.n	8010a8a <pvPortMalloc+0x172>
	return pvReturn;
 8010a8c:	69fb      	ldr	r3, [r7, #28]
}
 8010a8e:	4618      	mov	r0, r3
 8010a90:	3728      	adds	r7, #40	; 0x28
 8010a92:	46bd      	mov	sp, r7
 8010a94:	bd80      	pop	{r7, pc}
 8010a96:	bf00      	nop
 8010a98:	20003844 	.word	0x20003844
 8010a9c:	20003858 	.word	0x20003858
 8010aa0:	20003848 	.word	0x20003848
 8010aa4:	2000383c 	.word	0x2000383c
 8010aa8:	2000384c 	.word	0x2000384c
 8010aac:	20003850 	.word	0x20003850

08010ab0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b086      	sub	sp, #24
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d04d      	beq.n	8010b5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010ac2:	2308      	movs	r3, #8
 8010ac4:	425b      	negs	r3, r3
 8010ac6:	697a      	ldr	r2, [r7, #20]
 8010ac8:	4413      	add	r3, r2
 8010aca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010acc:	697b      	ldr	r3, [r7, #20]
 8010ace:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010ad0:	693b      	ldr	r3, [r7, #16]
 8010ad2:	685a      	ldr	r2, [r3, #4]
 8010ad4:	4b24      	ldr	r3, [pc, #144]	; (8010b68 <vPortFree+0xb8>)
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	4013      	ands	r3, r2
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d10a      	bne.n	8010af4 <vPortFree+0x44>
	__asm volatile
 8010ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ae2:	f383 8811 	msr	BASEPRI, r3
 8010ae6:	f3bf 8f6f 	isb	sy
 8010aea:	f3bf 8f4f 	dsb	sy
 8010aee:	60fb      	str	r3, [r7, #12]
}
 8010af0:	bf00      	nop
 8010af2:	e7fe      	b.n	8010af2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010af4:	693b      	ldr	r3, [r7, #16]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d00a      	beq.n	8010b12 <vPortFree+0x62>
	__asm volatile
 8010afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b00:	f383 8811 	msr	BASEPRI, r3
 8010b04:	f3bf 8f6f 	isb	sy
 8010b08:	f3bf 8f4f 	dsb	sy
 8010b0c:	60bb      	str	r3, [r7, #8]
}
 8010b0e:	bf00      	nop
 8010b10:	e7fe      	b.n	8010b10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010b12:	693b      	ldr	r3, [r7, #16]
 8010b14:	685a      	ldr	r2, [r3, #4]
 8010b16:	4b14      	ldr	r3, [pc, #80]	; (8010b68 <vPortFree+0xb8>)
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	4013      	ands	r3, r2
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d01e      	beq.n	8010b5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010b20:	693b      	ldr	r3, [r7, #16]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d11a      	bne.n	8010b5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010b28:	693b      	ldr	r3, [r7, #16]
 8010b2a:	685a      	ldr	r2, [r3, #4]
 8010b2c:	4b0e      	ldr	r3, [pc, #56]	; (8010b68 <vPortFree+0xb8>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	43db      	mvns	r3, r3
 8010b32:	401a      	ands	r2, r3
 8010b34:	693b      	ldr	r3, [r7, #16]
 8010b36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010b38:	f7fe fa6e 	bl	800f018 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010b3c:	693b      	ldr	r3, [r7, #16]
 8010b3e:	685a      	ldr	r2, [r3, #4]
 8010b40:	4b0a      	ldr	r3, [pc, #40]	; (8010b6c <vPortFree+0xbc>)
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	4413      	add	r3, r2
 8010b46:	4a09      	ldr	r2, [pc, #36]	; (8010b6c <vPortFree+0xbc>)
 8010b48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010b4a:	6938      	ldr	r0, [r7, #16]
 8010b4c:	f000 f874 	bl	8010c38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010b50:	4b07      	ldr	r3, [pc, #28]	; (8010b70 <vPortFree+0xc0>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	3301      	adds	r3, #1
 8010b56:	4a06      	ldr	r2, [pc, #24]	; (8010b70 <vPortFree+0xc0>)
 8010b58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010b5a:	f7fe fa6b 	bl	800f034 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010b5e:	bf00      	nop
 8010b60:	3718      	adds	r7, #24
 8010b62:	46bd      	mov	sp, r7
 8010b64:	bd80      	pop	{r7, pc}
 8010b66:	bf00      	nop
 8010b68:	20003858 	.word	0x20003858
 8010b6c:	20003848 	.word	0x20003848
 8010b70:	20003854 	.word	0x20003854

08010b74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010b74:	b480      	push	{r7}
 8010b76:	b085      	sub	sp, #20
 8010b78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010b7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8010b7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010b80:	4b27      	ldr	r3, [pc, #156]	; (8010c20 <prvHeapInit+0xac>)
 8010b82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	f003 0307 	and.w	r3, r3, #7
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d00c      	beq.n	8010ba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	3307      	adds	r3, #7
 8010b92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	f023 0307 	bic.w	r3, r3, #7
 8010b9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010b9c:	68ba      	ldr	r2, [r7, #8]
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	1ad3      	subs	r3, r2, r3
 8010ba2:	4a1f      	ldr	r2, [pc, #124]	; (8010c20 <prvHeapInit+0xac>)
 8010ba4:	4413      	add	r3, r2
 8010ba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010bac:	4a1d      	ldr	r2, [pc, #116]	; (8010c24 <prvHeapInit+0xb0>)
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010bb2:	4b1c      	ldr	r3, [pc, #112]	; (8010c24 <prvHeapInit+0xb0>)
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	68ba      	ldr	r2, [r7, #8]
 8010bbc:	4413      	add	r3, r2
 8010bbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010bc0:	2208      	movs	r2, #8
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	1a9b      	subs	r3, r3, r2
 8010bc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	f023 0307 	bic.w	r3, r3, #7
 8010bce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	4a15      	ldr	r2, [pc, #84]	; (8010c28 <prvHeapInit+0xb4>)
 8010bd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010bd6:	4b14      	ldr	r3, [pc, #80]	; (8010c28 <prvHeapInit+0xb4>)
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	2200      	movs	r2, #0
 8010bdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010bde:	4b12      	ldr	r3, [pc, #72]	; (8010c28 <prvHeapInit+0xb4>)
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	2200      	movs	r2, #0
 8010be4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010bea:	683b      	ldr	r3, [r7, #0]
 8010bec:	68fa      	ldr	r2, [r7, #12]
 8010bee:	1ad2      	subs	r2, r2, r3
 8010bf0:	683b      	ldr	r3, [r7, #0]
 8010bf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010bf4:	4b0c      	ldr	r3, [pc, #48]	; (8010c28 <prvHeapInit+0xb4>)
 8010bf6:	681a      	ldr	r2, [r3, #0]
 8010bf8:	683b      	ldr	r3, [r7, #0]
 8010bfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	685b      	ldr	r3, [r3, #4]
 8010c00:	4a0a      	ldr	r2, [pc, #40]	; (8010c2c <prvHeapInit+0xb8>)
 8010c02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010c04:	683b      	ldr	r3, [r7, #0]
 8010c06:	685b      	ldr	r3, [r3, #4]
 8010c08:	4a09      	ldr	r2, [pc, #36]	; (8010c30 <prvHeapInit+0xbc>)
 8010c0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010c0c:	4b09      	ldr	r3, [pc, #36]	; (8010c34 <prvHeapInit+0xc0>)
 8010c0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010c12:	601a      	str	r2, [r3, #0]
}
 8010c14:	bf00      	nop
 8010c16:	3714      	adds	r7, #20
 8010c18:	46bd      	mov	sp, r7
 8010c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c1e:	4770      	bx	lr
 8010c20:	200024b4 	.word	0x200024b4
 8010c24:	2000383c 	.word	0x2000383c
 8010c28:	20003844 	.word	0x20003844
 8010c2c:	2000384c 	.word	0x2000384c
 8010c30:	20003848 	.word	0x20003848
 8010c34:	20003858 	.word	0x20003858

08010c38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b085      	sub	sp, #20
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010c40:	4b28      	ldr	r3, [pc, #160]	; (8010ce4 <prvInsertBlockIntoFreeList+0xac>)
 8010c42:	60fb      	str	r3, [r7, #12]
 8010c44:	e002      	b.n	8010c4c <prvInsertBlockIntoFreeList+0x14>
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	60fb      	str	r3, [r7, #12]
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	687a      	ldr	r2, [r7, #4]
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d8f7      	bhi.n	8010c46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	685b      	ldr	r3, [r3, #4]
 8010c5e:	68ba      	ldr	r2, [r7, #8]
 8010c60:	4413      	add	r3, r2
 8010c62:	687a      	ldr	r2, [r7, #4]
 8010c64:	429a      	cmp	r2, r3
 8010c66:	d108      	bne.n	8010c7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	685a      	ldr	r2, [r3, #4]
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	685b      	ldr	r3, [r3, #4]
 8010c70:	441a      	add	r2, r3
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	685b      	ldr	r3, [r3, #4]
 8010c82:	68ba      	ldr	r2, [r7, #8]
 8010c84:	441a      	add	r2, r3
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	429a      	cmp	r2, r3
 8010c8c:	d118      	bne.n	8010cc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	681a      	ldr	r2, [r3, #0]
 8010c92:	4b15      	ldr	r3, [pc, #84]	; (8010ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	429a      	cmp	r2, r3
 8010c98:	d00d      	beq.n	8010cb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	685a      	ldr	r2, [r3, #4]
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	685b      	ldr	r3, [r3, #4]
 8010ca4:	441a      	add	r2, r3
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	681a      	ldr	r2, [r3, #0]
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	601a      	str	r2, [r3, #0]
 8010cb4:	e008      	b.n	8010cc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010cb6:	4b0c      	ldr	r3, [pc, #48]	; (8010ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8010cb8:	681a      	ldr	r2, [r3, #0]
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	601a      	str	r2, [r3, #0]
 8010cbe:	e003      	b.n	8010cc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681a      	ldr	r2, [r3, #0]
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010cc8:	68fa      	ldr	r2, [r7, #12]
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	429a      	cmp	r2, r3
 8010cce:	d002      	beq.n	8010cd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010cd6:	bf00      	nop
 8010cd8:	3714      	adds	r7, #20
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce0:	4770      	bx	lr
 8010ce2:	bf00      	nop
 8010ce4:	2000383c 	.word	0x2000383c
 8010ce8:	20003844 	.word	0x20003844

08010cec <__assert_func>:
 8010cec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010cee:	4614      	mov	r4, r2
 8010cf0:	461a      	mov	r2, r3
 8010cf2:	4b09      	ldr	r3, [pc, #36]	; (8010d18 <__assert_func+0x2c>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	4605      	mov	r5, r0
 8010cf8:	68d8      	ldr	r0, [r3, #12]
 8010cfa:	b14c      	cbz	r4, 8010d10 <__assert_func+0x24>
 8010cfc:	4b07      	ldr	r3, [pc, #28]	; (8010d1c <__assert_func+0x30>)
 8010cfe:	9100      	str	r1, [sp, #0]
 8010d00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010d04:	4906      	ldr	r1, [pc, #24]	; (8010d20 <__assert_func+0x34>)
 8010d06:	462b      	mov	r3, r5
 8010d08:	f000 f8ea 	bl	8010ee0 <fiprintf>
 8010d0c:	f001 fa9c 	bl	8012248 <abort>
 8010d10:	4b04      	ldr	r3, [pc, #16]	; (8010d24 <__assert_func+0x38>)
 8010d12:	461c      	mov	r4, r3
 8010d14:	e7f3      	b.n	8010cfe <__assert_func+0x12>
 8010d16:	bf00      	nop
 8010d18:	20000054 	.word	0x20000054
 8010d1c:	08015557 	.word	0x08015557
 8010d20:	08015564 	.word	0x08015564
 8010d24:	08015592 	.word	0x08015592

08010d28 <__errno>:
 8010d28:	4b01      	ldr	r3, [pc, #4]	; (8010d30 <__errno+0x8>)
 8010d2a:	6818      	ldr	r0, [r3, #0]
 8010d2c:	4770      	bx	lr
 8010d2e:	bf00      	nop
 8010d30:	20000054 	.word	0x20000054

08010d34 <std>:
 8010d34:	2300      	movs	r3, #0
 8010d36:	b510      	push	{r4, lr}
 8010d38:	4604      	mov	r4, r0
 8010d3a:	e9c0 3300 	strd	r3, r3, [r0]
 8010d3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010d42:	6083      	str	r3, [r0, #8]
 8010d44:	8181      	strh	r1, [r0, #12]
 8010d46:	6643      	str	r3, [r0, #100]	; 0x64
 8010d48:	81c2      	strh	r2, [r0, #14]
 8010d4a:	6183      	str	r3, [r0, #24]
 8010d4c:	4619      	mov	r1, r3
 8010d4e:	2208      	movs	r2, #8
 8010d50:	305c      	adds	r0, #92	; 0x5c
 8010d52:	f000 f956 	bl	8011002 <memset>
 8010d56:	4b05      	ldr	r3, [pc, #20]	; (8010d6c <std+0x38>)
 8010d58:	6263      	str	r3, [r4, #36]	; 0x24
 8010d5a:	4b05      	ldr	r3, [pc, #20]	; (8010d70 <std+0x3c>)
 8010d5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8010d5e:	4b05      	ldr	r3, [pc, #20]	; (8010d74 <std+0x40>)
 8010d60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010d62:	4b05      	ldr	r3, [pc, #20]	; (8010d78 <std+0x44>)
 8010d64:	6224      	str	r4, [r4, #32]
 8010d66:	6323      	str	r3, [r4, #48]	; 0x30
 8010d68:	bd10      	pop	{r4, pc}
 8010d6a:	bf00      	nop
 8010d6c:	08011f15 	.word	0x08011f15
 8010d70:	08011f37 	.word	0x08011f37
 8010d74:	08011f6f 	.word	0x08011f6f
 8010d78:	08011f93 	.word	0x08011f93

08010d7c <_cleanup_r>:
 8010d7c:	4901      	ldr	r1, [pc, #4]	; (8010d84 <_cleanup_r+0x8>)
 8010d7e:	f000 b8c1 	b.w	8010f04 <_fwalk_reent>
 8010d82:	bf00      	nop
 8010d84:	08013079 	.word	0x08013079

08010d88 <__sfmoreglue>:
 8010d88:	b570      	push	{r4, r5, r6, lr}
 8010d8a:	2268      	movs	r2, #104	; 0x68
 8010d8c:	1e4d      	subs	r5, r1, #1
 8010d8e:	4355      	muls	r5, r2
 8010d90:	460e      	mov	r6, r1
 8010d92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010d96:	f000 f95d 	bl	8011054 <_malloc_r>
 8010d9a:	4604      	mov	r4, r0
 8010d9c:	b140      	cbz	r0, 8010db0 <__sfmoreglue+0x28>
 8010d9e:	2100      	movs	r1, #0
 8010da0:	e9c0 1600 	strd	r1, r6, [r0]
 8010da4:	300c      	adds	r0, #12
 8010da6:	60a0      	str	r0, [r4, #8]
 8010da8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010dac:	f000 f929 	bl	8011002 <memset>
 8010db0:	4620      	mov	r0, r4
 8010db2:	bd70      	pop	{r4, r5, r6, pc}

08010db4 <__sfp_lock_acquire>:
 8010db4:	4801      	ldr	r0, [pc, #4]	; (8010dbc <__sfp_lock_acquire+0x8>)
 8010db6:	f000 b8ea 	b.w	8010f8e <__retarget_lock_acquire_recursive>
 8010dba:	bf00      	nop
 8010dbc:	2000385d 	.word	0x2000385d

08010dc0 <__sfp_lock_release>:
 8010dc0:	4801      	ldr	r0, [pc, #4]	; (8010dc8 <__sfp_lock_release+0x8>)
 8010dc2:	f000 b8e5 	b.w	8010f90 <__retarget_lock_release_recursive>
 8010dc6:	bf00      	nop
 8010dc8:	2000385d 	.word	0x2000385d

08010dcc <__sinit_lock_acquire>:
 8010dcc:	4801      	ldr	r0, [pc, #4]	; (8010dd4 <__sinit_lock_acquire+0x8>)
 8010dce:	f000 b8de 	b.w	8010f8e <__retarget_lock_acquire_recursive>
 8010dd2:	bf00      	nop
 8010dd4:	2000385e 	.word	0x2000385e

08010dd8 <__sinit_lock_release>:
 8010dd8:	4801      	ldr	r0, [pc, #4]	; (8010de0 <__sinit_lock_release+0x8>)
 8010dda:	f000 b8d9 	b.w	8010f90 <__retarget_lock_release_recursive>
 8010dde:	bf00      	nop
 8010de0:	2000385e 	.word	0x2000385e

08010de4 <__sinit>:
 8010de4:	b510      	push	{r4, lr}
 8010de6:	4604      	mov	r4, r0
 8010de8:	f7ff fff0 	bl	8010dcc <__sinit_lock_acquire>
 8010dec:	69a3      	ldr	r3, [r4, #24]
 8010dee:	b11b      	cbz	r3, 8010df8 <__sinit+0x14>
 8010df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010df4:	f7ff bff0 	b.w	8010dd8 <__sinit_lock_release>
 8010df8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010dfc:	6523      	str	r3, [r4, #80]	; 0x50
 8010dfe:	4b13      	ldr	r3, [pc, #76]	; (8010e4c <__sinit+0x68>)
 8010e00:	4a13      	ldr	r2, [pc, #76]	; (8010e50 <__sinit+0x6c>)
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	62a2      	str	r2, [r4, #40]	; 0x28
 8010e06:	42a3      	cmp	r3, r4
 8010e08:	bf04      	itt	eq
 8010e0a:	2301      	moveq	r3, #1
 8010e0c:	61a3      	streq	r3, [r4, #24]
 8010e0e:	4620      	mov	r0, r4
 8010e10:	f000 f820 	bl	8010e54 <__sfp>
 8010e14:	6060      	str	r0, [r4, #4]
 8010e16:	4620      	mov	r0, r4
 8010e18:	f000 f81c 	bl	8010e54 <__sfp>
 8010e1c:	60a0      	str	r0, [r4, #8]
 8010e1e:	4620      	mov	r0, r4
 8010e20:	f000 f818 	bl	8010e54 <__sfp>
 8010e24:	2200      	movs	r2, #0
 8010e26:	60e0      	str	r0, [r4, #12]
 8010e28:	2104      	movs	r1, #4
 8010e2a:	6860      	ldr	r0, [r4, #4]
 8010e2c:	f7ff ff82 	bl	8010d34 <std>
 8010e30:	68a0      	ldr	r0, [r4, #8]
 8010e32:	2201      	movs	r2, #1
 8010e34:	2109      	movs	r1, #9
 8010e36:	f7ff ff7d 	bl	8010d34 <std>
 8010e3a:	68e0      	ldr	r0, [r4, #12]
 8010e3c:	2202      	movs	r2, #2
 8010e3e:	2112      	movs	r1, #18
 8010e40:	f7ff ff78 	bl	8010d34 <std>
 8010e44:	2301      	movs	r3, #1
 8010e46:	61a3      	str	r3, [r4, #24]
 8010e48:	e7d2      	b.n	8010df0 <__sinit+0xc>
 8010e4a:	bf00      	nop
 8010e4c:	080155f4 	.word	0x080155f4
 8010e50:	08010d7d 	.word	0x08010d7d

08010e54 <__sfp>:
 8010e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e56:	4607      	mov	r7, r0
 8010e58:	f7ff ffac 	bl	8010db4 <__sfp_lock_acquire>
 8010e5c:	4b1e      	ldr	r3, [pc, #120]	; (8010ed8 <__sfp+0x84>)
 8010e5e:	681e      	ldr	r6, [r3, #0]
 8010e60:	69b3      	ldr	r3, [r6, #24]
 8010e62:	b913      	cbnz	r3, 8010e6a <__sfp+0x16>
 8010e64:	4630      	mov	r0, r6
 8010e66:	f7ff ffbd 	bl	8010de4 <__sinit>
 8010e6a:	3648      	adds	r6, #72	; 0x48
 8010e6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010e70:	3b01      	subs	r3, #1
 8010e72:	d503      	bpl.n	8010e7c <__sfp+0x28>
 8010e74:	6833      	ldr	r3, [r6, #0]
 8010e76:	b30b      	cbz	r3, 8010ebc <__sfp+0x68>
 8010e78:	6836      	ldr	r6, [r6, #0]
 8010e7a:	e7f7      	b.n	8010e6c <__sfp+0x18>
 8010e7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010e80:	b9d5      	cbnz	r5, 8010eb8 <__sfp+0x64>
 8010e82:	4b16      	ldr	r3, [pc, #88]	; (8010edc <__sfp+0x88>)
 8010e84:	60e3      	str	r3, [r4, #12]
 8010e86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010e8a:	6665      	str	r5, [r4, #100]	; 0x64
 8010e8c:	f000 f87e 	bl	8010f8c <__retarget_lock_init_recursive>
 8010e90:	f7ff ff96 	bl	8010dc0 <__sfp_lock_release>
 8010e94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010e98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010e9c:	6025      	str	r5, [r4, #0]
 8010e9e:	61a5      	str	r5, [r4, #24]
 8010ea0:	2208      	movs	r2, #8
 8010ea2:	4629      	mov	r1, r5
 8010ea4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010ea8:	f000 f8ab 	bl	8011002 <memset>
 8010eac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010eb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010eb4:	4620      	mov	r0, r4
 8010eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010eb8:	3468      	adds	r4, #104	; 0x68
 8010eba:	e7d9      	b.n	8010e70 <__sfp+0x1c>
 8010ebc:	2104      	movs	r1, #4
 8010ebe:	4638      	mov	r0, r7
 8010ec0:	f7ff ff62 	bl	8010d88 <__sfmoreglue>
 8010ec4:	4604      	mov	r4, r0
 8010ec6:	6030      	str	r0, [r6, #0]
 8010ec8:	2800      	cmp	r0, #0
 8010eca:	d1d5      	bne.n	8010e78 <__sfp+0x24>
 8010ecc:	f7ff ff78 	bl	8010dc0 <__sfp_lock_release>
 8010ed0:	230c      	movs	r3, #12
 8010ed2:	603b      	str	r3, [r7, #0]
 8010ed4:	e7ee      	b.n	8010eb4 <__sfp+0x60>
 8010ed6:	bf00      	nop
 8010ed8:	080155f4 	.word	0x080155f4
 8010edc:	ffff0001 	.word	0xffff0001

08010ee0 <fiprintf>:
 8010ee0:	b40e      	push	{r1, r2, r3}
 8010ee2:	b503      	push	{r0, r1, lr}
 8010ee4:	4601      	mov	r1, r0
 8010ee6:	ab03      	add	r3, sp, #12
 8010ee8:	4805      	ldr	r0, [pc, #20]	; (8010f00 <fiprintf+0x20>)
 8010eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8010eee:	6800      	ldr	r0, [r0, #0]
 8010ef0:	9301      	str	r3, [sp, #4]
 8010ef2:	f000 f94d 	bl	8011190 <_vfiprintf_r>
 8010ef6:	b002      	add	sp, #8
 8010ef8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010efc:	b003      	add	sp, #12
 8010efe:	4770      	bx	lr
 8010f00:	20000054 	.word	0x20000054

08010f04 <_fwalk_reent>:
 8010f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f08:	4606      	mov	r6, r0
 8010f0a:	4688      	mov	r8, r1
 8010f0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010f10:	2700      	movs	r7, #0
 8010f12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010f16:	f1b9 0901 	subs.w	r9, r9, #1
 8010f1a:	d505      	bpl.n	8010f28 <_fwalk_reent+0x24>
 8010f1c:	6824      	ldr	r4, [r4, #0]
 8010f1e:	2c00      	cmp	r4, #0
 8010f20:	d1f7      	bne.n	8010f12 <_fwalk_reent+0xe>
 8010f22:	4638      	mov	r0, r7
 8010f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f28:	89ab      	ldrh	r3, [r5, #12]
 8010f2a:	2b01      	cmp	r3, #1
 8010f2c:	d907      	bls.n	8010f3e <_fwalk_reent+0x3a>
 8010f2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010f32:	3301      	adds	r3, #1
 8010f34:	d003      	beq.n	8010f3e <_fwalk_reent+0x3a>
 8010f36:	4629      	mov	r1, r5
 8010f38:	4630      	mov	r0, r6
 8010f3a:	47c0      	blx	r8
 8010f3c:	4307      	orrs	r7, r0
 8010f3e:	3568      	adds	r5, #104	; 0x68
 8010f40:	e7e9      	b.n	8010f16 <_fwalk_reent+0x12>
	...

08010f44 <__libc_init_array>:
 8010f44:	b570      	push	{r4, r5, r6, lr}
 8010f46:	4d0d      	ldr	r5, [pc, #52]	; (8010f7c <__libc_init_array+0x38>)
 8010f48:	4c0d      	ldr	r4, [pc, #52]	; (8010f80 <__libc_init_array+0x3c>)
 8010f4a:	1b64      	subs	r4, r4, r5
 8010f4c:	10a4      	asrs	r4, r4, #2
 8010f4e:	2600      	movs	r6, #0
 8010f50:	42a6      	cmp	r6, r4
 8010f52:	d109      	bne.n	8010f68 <__libc_init_array+0x24>
 8010f54:	4d0b      	ldr	r5, [pc, #44]	; (8010f84 <__libc_init_array+0x40>)
 8010f56:	4c0c      	ldr	r4, [pc, #48]	; (8010f88 <__libc_init_array+0x44>)
 8010f58:	f002 ff6a 	bl	8013e30 <_init>
 8010f5c:	1b64      	subs	r4, r4, r5
 8010f5e:	10a4      	asrs	r4, r4, #2
 8010f60:	2600      	movs	r6, #0
 8010f62:	42a6      	cmp	r6, r4
 8010f64:	d105      	bne.n	8010f72 <__libc_init_array+0x2e>
 8010f66:	bd70      	pop	{r4, r5, r6, pc}
 8010f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f6c:	4798      	blx	r3
 8010f6e:	3601      	adds	r6, #1
 8010f70:	e7ee      	b.n	8010f50 <__libc_init_array+0xc>
 8010f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f76:	4798      	blx	r3
 8010f78:	3601      	adds	r6, #1
 8010f7a:	e7f2      	b.n	8010f62 <__libc_init_array+0x1e>
 8010f7c:	08015998 	.word	0x08015998
 8010f80:	08015998 	.word	0x08015998
 8010f84:	08015998 	.word	0x08015998
 8010f88:	0801599c 	.word	0x0801599c

08010f8c <__retarget_lock_init_recursive>:
 8010f8c:	4770      	bx	lr

08010f8e <__retarget_lock_acquire_recursive>:
 8010f8e:	4770      	bx	lr

08010f90 <__retarget_lock_release_recursive>:
 8010f90:	4770      	bx	lr

08010f92 <memcmp>:
 8010f92:	b510      	push	{r4, lr}
 8010f94:	3901      	subs	r1, #1
 8010f96:	4402      	add	r2, r0
 8010f98:	4290      	cmp	r0, r2
 8010f9a:	d101      	bne.n	8010fa0 <memcmp+0xe>
 8010f9c:	2000      	movs	r0, #0
 8010f9e:	e005      	b.n	8010fac <memcmp+0x1a>
 8010fa0:	7803      	ldrb	r3, [r0, #0]
 8010fa2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010fa6:	42a3      	cmp	r3, r4
 8010fa8:	d001      	beq.n	8010fae <memcmp+0x1c>
 8010faa:	1b18      	subs	r0, r3, r4
 8010fac:	bd10      	pop	{r4, pc}
 8010fae:	3001      	adds	r0, #1
 8010fb0:	e7f2      	b.n	8010f98 <memcmp+0x6>

08010fb2 <memcpy>:
 8010fb2:	440a      	add	r2, r1
 8010fb4:	4291      	cmp	r1, r2
 8010fb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8010fba:	d100      	bne.n	8010fbe <memcpy+0xc>
 8010fbc:	4770      	bx	lr
 8010fbe:	b510      	push	{r4, lr}
 8010fc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010fc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010fc8:	4291      	cmp	r1, r2
 8010fca:	d1f9      	bne.n	8010fc0 <memcpy+0xe>
 8010fcc:	bd10      	pop	{r4, pc}

08010fce <memmove>:
 8010fce:	4288      	cmp	r0, r1
 8010fd0:	b510      	push	{r4, lr}
 8010fd2:	eb01 0402 	add.w	r4, r1, r2
 8010fd6:	d902      	bls.n	8010fde <memmove+0x10>
 8010fd8:	4284      	cmp	r4, r0
 8010fda:	4623      	mov	r3, r4
 8010fdc:	d807      	bhi.n	8010fee <memmove+0x20>
 8010fde:	1e43      	subs	r3, r0, #1
 8010fe0:	42a1      	cmp	r1, r4
 8010fe2:	d008      	beq.n	8010ff6 <memmove+0x28>
 8010fe4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010fe8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010fec:	e7f8      	b.n	8010fe0 <memmove+0x12>
 8010fee:	4402      	add	r2, r0
 8010ff0:	4601      	mov	r1, r0
 8010ff2:	428a      	cmp	r2, r1
 8010ff4:	d100      	bne.n	8010ff8 <memmove+0x2a>
 8010ff6:	bd10      	pop	{r4, pc}
 8010ff8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010ffc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011000:	e7f7      	b.n	8010ff2 <memmove+0x24>

08011002 <memset>:
 8011002:	4402      	add	r2, r0
 8011004:	4603      	mov	r3, r0
 8011006:	4293      	cmp	r3, r2
 8011008:	d100      	bne.n	801100c <memset+0xa>
 801100a:	4770      	bx	lr
 801100c:	f803 1b01 	strb.w	r1, [r3], #1
 8011010:	e7f9      	b.n	8011006 <memset+0x4>
	...

08011014 <sbrk_aligned>:
 8011014:	b570      	push	{r4, r5, r6, lr}
 8011016:	4e0e      	ldr	r6, [pc, #56]	; (8011050 <sbrk_aligned+0x3c>)
 8011018:	460c      	mov	r4, r1
 801101a:	6831      	ldr	r1, [r6, #0]
 801101c:	4605      	mov	r5, r0
 801101e:	b911      	cbnz	r1, 8011026 <sbrk_aligned+0x12>
 8011020:	f000 ff48 	bl	8011eb4 <_sbrk_r>
 8011024:	6030      	str	r0, [r6, #0]
 8011026:	4621      	mov	r1, r4
 8011028:	4628      	mov	r0, r5
 801102a:	f000 ff43 	bl	8011eb4 <_sbrk_r>
 801102e:	1c43      	adds	r3, r0, #1
 8011030:	d00a      	beq.n	8011048 <sbrk_aligned+0x34>
 8011032:	1cc4      	adds	r4, r0, #3
 8011034:	f024 0403 	bic.w	r4, r4, #3
 8011038:	42a0      	cmp	r0, r4
 801103a:	d007      	beq.n	801104c <sbrk_aligned+0x38>
 801103c:	1a21      	subs	r1, r4, r0
 801103e:	4628      	mov	r0, r5
 8011040:	f000 ff38 	bl	8011eb4 <_sbrk_r>
 8011044:	3001      	adds	r0, #1
 8011046:	d101      	bne.n	801104c <sbrk_aligned+0x38>
 8011048:	f04f 34ff 	mov.w	r4, #4294967295
 801104c:	4620      	mov	r0, r4
 801104e:	bd70      	pop	{r4, r5, r6, pc}
 8011050:	20003864 	.word	0x20003864

08011054 <_malloc_r>:
 8011054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011058:	1ccd      	adds	r5, r1, #3
 801105a:	f025 0503 	bic.w	r5, r5, #3
 801105e:	3508      	adds	r5, #8
 8011060:	2d0c      	cmp	r5, #12
 8011062:	bf38      	it	cc
 8011064:	250c      	movcc	r5, #12
 8011066:	2d00      	cmp	r5, #0
 8011068:	4607      	mov	r7, r0
 801106a:	db01      	blt.n	8011070 <_malloc_r+0x1c>
 801106c:	42a9      	cmp	r1, r5
 801106e:	d905      	bls.n	801107c <_malloc_r+0x28>
 8011070:	230c      	movs	r3, #12
 8011072:	603b      	str	r3, [r7, #0]
 8011074:	2600      	movs	r6, #0
 8011076:	4630      	mov	r0, r6
 8011078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801107c:	4e2e      	ldr	r6, [pc, #184]	; (8011138 <_malloc_r+0xe4>)
 801107e:	f002 f8bb 	bl	80131f8 <__malloc_lock>
 8011082:	6833      	ldr	r3, [r6, #0]
 8011084:	461c      	mov	r4, r3
 8011086:	bb34      	cbnz	r4, 80110d6 <_malloc_r+0x82>
 8011088:	4629      	mov	r1, r5
 801108a:	4638      	mov	r0, r7
 801108c:	f7ff ffc2 	bl	8011014 <sbrk_aligned>
 8011090:	1c43      	adds	r3, r0, #1
 8011092:	4604      	mov	r4, r0
 8011094:	d14d      	bne.n	8011132 <_malloc_r+0xde>
 8011096:	6834      	ldr	r4, [r6, #0]
 8011098:	4626      	mov	r6, r4
 801109a:	2e00      	cmp	r6, #0
 801109c:	d140      	bne.n	8011120 <_malloc_r+0xcc>
 801109e:	6823      	ldr	r3, [r4, #0]
 80110a0:	4631      	mov	r1, r6
 80110a2:	4638      	mov	r0, r7
 80110a4:	eb04 0803 	add.w	r8, r4, r3
 80110a8:	f000 ff04 	bl	8011eb4 <_sbrk_r>
 80110ac:	4580      	cmp	r8, r0
 80110ae:	d13a      	bne.n	8011126 <_malloc_r+0xd2>
 80110b0:	6821      	ldr	r1, [r4, #0]
 80110b2:	3503      	adds	r5, #3
 80110b4:	1a6d      	subs	r5, r5, r1
 80110b6:	f025 0503 	bic.w	r5, r5, #3
 80110ba:	3508      	adds	r5, #8
 80110bc:	2d0c      	cmp	r5, #12
 80110be:	bf38      	it	cc
 80110c0:	250c      	movcc	r5, #12
 80110c2:	4629      	mov	r1, r5
 80110c4:	4638      	mov	r0, r7
 80110c6:	f7ff ffa5 	bl	8011014 <sbrk_aligned>
 80110ca:	3001      	adds	r0, #1
 80110cc:	d02b      	beq.n	8011126 <_malloc_r+0xd2>
 80110ce:	6823      	ldr	r3, [r4, #0]
 80110d0:	442b      	add	r3, r5
 80110d2:	6023      	str	r3, [r4, #0]
 80110d4:	e00e      	b.n	80110f4 <_malloc_r+0xa0>
 80110d6:	6822      	ldr	r2, [r4, #0]
 80110d8:	1b52      	subs	r2, r2, r5
 80110da:	d41e      	bmi.n	801111a <_malloc_r+0xc6>
 80110dc:	2a0b      	cmp	r2, #11
 80110de:	d916      	bls.n	801110e <_malloc_r+0xba>
 80110e0:	1961      	adds	r1, r4, r5
 80110e2:	42a3      	cmp	r3, r4
 80110e4:	6025      	str	r5, [r4, #0]
 80110e6:	bf18      	it	ne
 80110e8:	6059      	strne	r1, [r3, #4]
 80110ea:	6863      	ldr	r3, [r4, #4]
 80110ec:	bf08      	it	eq
 80110ee:	6031      	streq	r1, [r6, #0]
 80110f0:	5162      	str	r2, [r4, r5]
 80110f2:	604b      	str	r3, [r1, #4]
 80110f4:	4638      	mov	r0, r7
 80110f6:	f104 060b 	add.w	r6, r4, #11
 80110fa:	f002 f883 	bl	8013204 <__malloc_unlock>
 80110fe:	f026 0607 	bic.w	r6, r6, #7
 8011102:	1d23      	adds	r3, r4, #4
 8011104:	1af2      	subs	r2, r6, r3
 8011106:	d0b6      	beq.n	8011076 <_malloc_r+0x22>
 8011108:	1b9b      	subs	r3, r3, r6
 801110a:	50a3      	str	r3, [r4, r2]
 801110c:	e7b3      	b.n	8011076 <_malloc_r+0x22>
 801110e:	6862      	ldr	r2, [r4, #4]
 8011110:	42a3      	cmp	r3, r4
 8011112:	bf0c      	ite	eq
 8011114:	6032      	streq	r2, [r6, #0]
 8011116:	605a      	strne	r2, [r3, #4]
 8011118:	e7ec      	b.n	80110f4 <_malloc_r+0xa0>
 801111a:	4623      	mov	r3, r4
 801111c:	6864      	ldr	r4, [r4, #4]
 801111e:	e7b2      	b.n	8011086 <_malloc_r+0x32>
 8011120:	4634      	mov	r4, r6
 8011122:	6876      	ldr	r6, [r6, #4]
 8011124:	e7b9      	b.n	801109a <_malloc_r+0x46>
 8011126:	230c      	movs	r3, #12
 8011128:	603b      	str	r3, [r7, #0]
 801112a:	4638      	mov	r0, r7
 801112c:	f002 f86a 	bl	8013204 <__malloc_unlock>
 8011130:	e7a1      	b.n	8011076 <_malloc_r+0x22>
 8011132:	6025      	str	r5, [r4, #0]
 8011134:	e7de      	b.n	80110f4 <_malloc_r+0xa0>
 8011136:	bf00      	nop
 8011138:	20003860 	.word	0x20003860

0801113c <__sfputc_r>:
 801113c:	6893      	ldr	r3, [r2, #8]
 801113e:	3b01      	subs	r3, #1
 8011140:	2b00      	cmp	r3, #0
 8011142:	b410      	push	{r4}
 8011144:	6093      	str	r3, [r2, #8]
 8011146:	da08      	bge.n	801115a <__sfputc_r+0x1e>
 8011148:	6994      	ldr	r4, [r2, #24]
 801114a:	42a3      	cmp	r3, r4
 801114c:	db01      	blt.n	8011152 <__sfputc_r+0x16>
 801114e:	290a      	cmp	r1, #10
 8011150:	d103      	bne.n	801115a <__sfputc_r+0x1e>
 8011152:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011156:	f000 bfa5 	b.w	80120a4 <__swbuf_r>
 801115a:	6813      	ldr	r3, [r2, #0]
 801115c:	1c58      	adds	r0, r3, #1
 801115e:	6010      	str	r0, [r2, #0]
 8011160:	7019      	strb	r1, [r3, #0]
 8011162:	4608      	mov	r0, r1
 8011164:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011168:	4770      	bx	lr

0801116a <__sfputs_r>:
 801116a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801116c:	4606      	mov	r6, r0
 801116e:	460f      	mov	r7, r1
 8011170:	4614      	mov	r4, r2
 8011172:	18d5      	adds	r5, r2, r3
 8011174:	42ac      	cmp	r4, r5
 8011176:	d101      	bne.n	801117c <__sfputs_r+0x12>
 8011178:	2000      	movs	r0, #0
 801117a:	e007      	b.n	801118c <__sfputs_r+0x22>
 801117c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011180:	463a      	mov	r2, r7
 8011182:	4630      	mov	r0, r6
 8011184:	f7ff ffda 	bl	801113c <__sfputc_r>
 8011188:	1c43      	adds	r3, r0, #1
 801118a:	d1f3      	bne.n	8011174 <__sfputs_r+0xa>
 801118c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011190 <_vfiprintf_r>:
 8011190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011194:	460d      	mov	r5, r1
 8011196:	b09d      	sub	sp, #116	; 0x74
 8011198:	4614      	mov	r4, r2
 801119a:	4698      	mov	r8, r3
 801119c:	4606      	mov	r6, r0
 801119e:	b118      	cbz	r0, 80111a8 <_vfiprintf_r+0x18>
 80111a0:	6983      	ldr	r3, [r0, #24]
 80111a2:	b90b      	cbnz	r3, 80111a8 <_vfiprintf_r+0x18>
 80111a4:	f7ff fe1e 	bl	8010de4 <__sinit>
 80111a8:	4b89      	ldr	r3, [pc, #548]	; (80113d0 <_vfiprintf_r+0x240>)
 80111aa:	429d      	cmp	r5, r3
 80111ac:	d11b      	bne.n	80111e6 <_vfiprintf_r+0x56>
 80111ae:	6875      	ldr	r5, [r6, #4]
 80111b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80111b2:	07d9      	lsls	r1, r3, #31
 80111b4:	d405      	bmi.n	80111c2 <_vfiprintf_r+0x32>
 80111b6:	89ab      	ldrh	r3, [r5, #12]
 80111b8:	059a      	lsls	r2, r3, #22
 80111ba:	d402      	bmi.n	80111c2 <_vfiprintf_r+0x32>
 80111bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80111be:	f7ff fee6 	bl	8010f8e <__retarget_lock_acquire_recursive>
 80111c2:	89ab      	ldrh	r3, [r5, #12]
 80111c4:	071b      	lsls	r3, r3, #28
 80111c6:	d501      	bpl.n	80111cc <_vfiprintf_r+0x3c>
 80111c8:	692b      	ldr	r3, [r5, #16]
 80111ca:	b9eb      	cbnz	r3, 8011208 <_vfiprintf_r+0x78>
 80111cc:	4629      	mov	r1, r5
 80111ce:	4630      	mov	r0, r6
 80111d0:	f000 ffcc 	bl	801216c <__swsetup_r>
 80111d4:	b1c0      	cbz	r0, 8011208 <_vfiprintf_r+0x78>
 80111d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80111d8:	07dc      	lsls	r4, r3, #31
 80111da:	d50e      	bpl.n	80111fa <_vfiprintf_r+0x6a>
 80111dc:	f04f 30ff 	mov.w	r0, #4294967295
 80111e0:	b01d      	add	sp, #116	; 0x74
 80111e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111e6:	4b7b      	ldr	r3, [pc, #492]	; (80113d4 <_vfiprintf_r+0x244>)
 80111e8:	429d      	cmp	r5, r3
 80111ea:	d101      	bne.n	80111f0 <_vfiprintf_r+0x60>
 80111ec:	68b5      	ldr	r5, [r6, #8]
 80111ee:	e7df      	b.n	80111b0 <_vfiprintf_r+0x20>
 80111f0:	4b79      	ldr	r3, [pc, #484]	; (80113d8 <_vfiprintf_r+0x248>)
 80111f2:	429d      	cmp	r5, r3
 80111f4:	bf08      	it	eq
 80111f6:	68f5      	ldreq	r5, [r6, #12]
 80111f8:	e7da      	b.n	80111b0 <_vfiprintf_r+0x20>
 80111fa:	89ab      	ldrh	r3, [r5, #12]
 80111fc:	0598      	lsls	r0, r3, #22
 80111fe:	d4ed      	bmi.n	80111dc <_vfiprintf_r+0x4c>
 8011200:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011202:	f7ff fec5 	bl	8010f90 <__retarget_lock_release_recursive>
 8011206:	e7e9      	b.n	80111dc <_vfiprintf_r+0x4c>
 8011208:	2300      	movs	r3, #0
 801120a:	9309      	str	r3, [sp, #36]	; 0x24
 801120c:	2320      	movs	r3, #32
 801120e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011212:	f8cd 800c 	str.w	r8, [sp, #12]
 8011216:	2330      	movs	r3, #48	; 0x30
 8011218:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80113dc <_vfiprintf_r+0x24c>
 801121c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011220:	f04f 0901 	mov.w	r9, #1
 8011224:	4623      	mov	r3, r4
 8011226:	469a      	mov	sl, r3
 8011228:	f813 2b01 	ldrb.w	r2, [r3], #1
 801122c:	b10a      	cbz	r2, 8011232 <_vfiprintf_r+0xa2>
 801122e:	2a25      	cmp	r2, #37	; 0x25
 8011230:	d1f9      	bne.n	8011226 <_vfiprintf_r+0x96>
 8011232:	ebba 0b04 	subs.w	fp, sl, r4
 8011236:	d00b      	beq.n	8011250 <_vfiprintf_r+0xc0>
 8011238:	465b      	mov	r3, fp
 801123a:	4622      	mov	r2, r4
 801123c:	4629      	mov	r1, r5
 801123e:	4630      	mov	r0, r6
 8011240:	f7ff ff93 	bl	801116a <__sfputs_r>
 8011244:	3001      	adds	r0, #1
 8011246:	f000 80aa 	beq.w	801139e <_vfiprintf_r+0x20e>
 801124a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801124c:	445a      	add	r2, fp
 801124e:	9209      	str	r2, [sp, #36]	; 0x24
 8011250:	f89a 3000 	ldrb.w	r3, [sl]
 8011254:	2b00      	cmp	r3, #0
 8011256:	f000 80a2 	beq.w	801139e <_vfiprintf_r+0x20e>
 801125a:	2300      	movs	r3, #0
 801125c:	f04f 32ff 	mov.w	r2, #4294967295
 8011260:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011264:	f10a 0a01 	add.w	sl, sl, #1
 8011268:	9304      	str	r3, [sp, #16]
 801126a:	9307      	str	r3, [sp, #28]
 801126c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011270:	931a      	str	r3, [sp, #104]	; 0x68
 8011272:	4654      	mov	r4, sl
 8011274:	2205      	movs	r2, #5
 8011276:	f814 1b01 	ldrb.w	r1, [r4], #1
 801127a:	4858      	ldr	r0, [pc, #352]	; (80113dc <_vfiprintf_r+0x24c>)
 801127c:	f7ee ffb0 	bl	80001e0 <memchr>
 8011280:	9a04      	ldr	r2, [sp, #16]
 8011282:	b9d8      	cbnz	r0, 80112bc <_vfiprintf_r+0x12c>
 8011284:	06d1      	lsls	r1, r2, #27
 8011286:	bf44      	itt	mi
 8011288:	2320      	movmi	r3, #32
 801128a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801128e:	0713      	lsls	r3, r2, #28
 8011290:	bf44      	itt	mi
 8011292:	232b      	movmi	r3, #43	; 0x2b
 8011294:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011298:	f89a 3000 	ldrb.w	r3, [sl]
 801129c:	2b2a      	cmp	r3, #42	; 0x2a
 801129e:	d015      	beq.n	80112cc <_vfiprintf_r+0x13c>
 80112a0:	9a07      	ldr	r2, [sp, #28]
 80112a2:	4654      	mov	r4, sl
 80112a4:	2000      	movs	r0, #0
 80112a6:	f04f 0c0a 	mov.w	ip, #10
 80112aa:	4621      	mov	r1, r4
 80112ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80112b0:	3b30      	subs	r3, #48	; 0x30
 80112b2:	2b09      	cmp	r3, #9
 80112b4:	d94e      	bls.n	8011354 <_vfiprintf_r+0x1c4>
 80112b6:	b1b0      	cbz	r0, 80112e6 <_vfiprintf_r+0x156>
 80112b8:	9207      	str	r2, [sp, #28]
 80112ba:	e014      	b.n	80112e6 <_vfiprintf_r+0x156>
 80112bc:	eba0 0308 	sub.w	r3, r0, r8
 80112c0:	fa09 f303 	lsl.w	r3, r9, r3
 80112c4:	4313      	orrs	r3, r2
 80112c6:	9304      	str	r3, [sp, #16]
 80112c8:	46a2      	mov	sl, r4
 80112ca:	e7d2      	b.n	8011272 <_vfiprintf_r+0xe2>
 80112cc:	9b03      	ldr	r3, [sp, #12]
 80112ce:	1d19      	adds	r1, r3, #4
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	9103      	str	r1, [sp, #12]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	bfbb      	ittet	lt
 80112d8:	425b      	neglt	r3, r3
 80112da:	f042 0202 	orrlt.w	r2, r2, #2
 80112de:	9307      	strge	r3, [sp, #28]
 80112e0:	9307      	strlt	r3, [sp, #28]
 80112e2:	bfb8      	it	lt
 80112e4:	9204      	strlt	r2, [sp, #16]
 80112e6:	7823      	ldrb	r3, [r4, #0]
 80112e8:	2b2e      	cmp	r3, #46	; 0x2e
 80112ea:	d10c      	bne.n	8011306 <_vfiprintf_r+0x176>
 80112ec:	7863      	ldrb	r3, [r4, #1]
 80112ee:	2b2a      	cmp	r3, #42	; 0x2a
 80112f0:	d135      	bne.n	801135e <_vfiprintf_r+0x1ce>
 80112f2:	9b03      	ldr	r3, [sp, #12]
 80112f4:	1d1a      	adds	r2, r3, #4
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	9203      	str	r2, [sp, #12]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	bfb8      	it	lt
 80112fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8011302:	3402      	adds	r4, #2
 8011304:	9305      	str	r3, [sp, #20]
 8011306:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80113ec <_vfiprintf_r+0x25c>
 801130a:	7821      	ldrb	r1, [r4, #0]
 801130c:	2203      	movs	r2, #3
 801130e:	4650      	mov	r0, sl
 8011310:	f7ee ff66 	bl	80001e0 <memchr>
 8011314:	b140      	cbz	r0, 8011328 <_vfiprintf_r+0x198>
 8011316:	2340      	movs	r3, #64	; 0x40
 8011318:	eba0 000a 	sub.w	r0, r0, sl
 801131c:	fa03 f000 	lsl.w	r0, r3, r0
 8011320:	9b04      	ldr	r3, [sp, #16]
 8011322:	4303      	orrs	r3, r0
 8011324:	3401      	adds	r4, #1
 8011326:	9304      	str	r3, [sp, #16]
 8011328:	f814 1b01 	ldrb.w	r1, [r4], #1
 801132c:	482c      	ldr	r0, [pc, #176]	; (80113e0 <_vfiprintf_r+0x250>)
 801132e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011332:	2206      	movs	r2, #6
 8011334:	f7ee ff54 	bl	80001e0 <memchr>
 8011338:	2800      	cmp	r0, #0
 801133a:	d03f      	beq.n	80113bc <_vfiprintf_r+0x22c>
 801133c:	4b29      	ldr	r3, [pc, #164]	; (80113e4 <_vfiprintf_r+0x254>)
 801133e:	bb1b      	cbnz	r3, 8011388 <_vfiprintf_r+0x1f8>
 8011340:	9b03      	ldr	r3, [sp, #12]
 8011342:	3307      	adds	r3, #7
 8011344:	f023 0307 	bic.w	r3, r3, #7
 8011348:	3308      	adds	r3, #8
 801134a:	9303      	str	r3, [sp, #12]
 801134c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801134e:	443b      	add	r3, r7
 8011350:	9309      	str	r3, [sp, #36]	; 0x24
 8011352:	e767      	b.n	8011224 <_vfiprintf_r+0x94>
 8011354:	fb0c 3202 	mla	r2, ip, r2, r3
 8011358:	460c      	mov	r4, r1
 801135a:	2001      	movs	r0, #1
 801135c:	e7a5      	b.n	80112aa <_vfiprintf_r+0x11a>
 801135e:	2300      	movs	r3, #0
 8011360:	3401      	adds	r4, #1
 8011362:	9305      	str	r3, [sp, #20]
 8011364:	4619      	mov	r1, r3
 8011366:	f04f 0c0a 	mov.w	ip, #10
 801136a:	4620      	mov	r0, r4
 801136c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011370:	3a30      	subs	r2, #48	; 0x30
 8011372:	2a09      	cmp	r2, #9
 8011374:	d903      	bls.n	801137e <_vfiprintf_r+0x1ee>
 8011376:	2b00      	cmp	r3, #0
 8011378:	d0c5      	beq.n	8011306 <_vfiprintf_r+0x176>
 801137a:	9105      	str	r1, [sp, #20]
 801137c:	e7c3      	b.n	8011306 <_vfiprintf_r+0x176>
 801137e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011382:	4604      	mov	r4, r0
 8011384:	2301      	movs	r3, #1
 8011386:	e7f0      	b.n	801136a <_vfiprintf_r+0x1da>
 8011388:	ab03      	add	r3, sp, #12
 801138a:	9300      	str	r3, [sp, #0]
 801138c:	462a      	mov	r2, r5
 801138e:	4b16      	ldr	r3, [pc, #88]	; (80113e8 <_vfiprintf_r+0x258>)
 8011390:	a904      	add	r1, sp, #16
 8011392:	4630      	mov	r0, r6
 8011394:	f000 f8cc 	bl	8011530 <_printf_float>
 8011398:	4607      	mov	r7, r0
 801139a:	1c78      	adds	r0, r7, #1
 801139c:	d1d6      	bne.n	801134c <_vfiprintf_r+0x1bc>
 801139e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80113a0:	07d9      	lsls	r1, r3, #31
 80113a2:	d405      	bmi.n	80113b0 <_vfiprintf_r+0x220>
 80113a4:	89ab      	ldrh	r3, [r5, #12]
 80113a6:	059a      	lsls	r2, r3, #22
 80113a8:	d402      	bmi.n	80113b0 <_vfiprintf_r+0x220>
 80113aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80113ac:	f7ff fdf0 	bl	8010f90 <__retarget_lock_release_recursive>
 80113b0:	89ab      	ldrh	r3, [r5, #12]
 80113b2:	065b      	lsls	r3, r3, #25
 80113b4:	f53f af12 	bmi.w	80111dc <_vfiprintf_r+0x4c>
 80113b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80113ba:	e711      	b.n	80111e0 <_vfiprintf_r+0x50>
 80113bc:	ab03      	add	r3, sp, #12
 80113be:	9300      	str	r3, [sp, #0]
 80113c0:	462a      	mov	r2, r5
 80113c2:	4b09      	ldr	r3, [pc, #36]	; (80113e8 <_vfiprintf_r+0x258>)
 80113c4:	a904      	add	r1, sp, #16
 80113c6:	4630      	mov	r0, r6
 80113c8:	f000 fb56 	bl	8011a78 <_printf_i>
 80113cc:	e7e4      	b.n	8011398 <_vfiprintf_r+0x208>
 80113ce:	bf00      	nop
 80113d0:	080155b4 	.word	0x080155b4
 80113d4:	080155d4 	.word	0x080155d4
 80113d8:	08015594 	.word	0x08015594
 80113dc:	080155f8 	.word	0x080155f8
 80113e0:	08015602 	.word	0x08015602
 80113e4:	08011531 	.word	0x08011531
 80113e8:	0801116b 	.word	0x0801116b
 80113ec:	080155fe 	.word	0x080155fe

080113f0 <__cvt>:
 80113f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80113f4:	ec55 4b10 	vmov	r4, r5, d0
 80113f8:	2d00      	cmp	r5, #0
 80113fa:	460e      	mov	r6, r1
 80113fc:	4619      	mov	r1, r3
 80113fe:	462b      	mov	r3, r5
 8011400:	bfbb      	ittet	lt
 8011402:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011406:	461d      	movlt	r5, r3
 8011408:	2300      	movge	r3, #0
 801140a:	232d      	movlt	r3, #45	; 0x2d
 801140c:	700b      	strb	r3, [r1, #0]
 801140e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011410:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011414:	4691      	mov	r9, r2
 8011416:	f023 0820 	bic.w	r8, r3, #32
 801141a:	bfbc      	itt	lt
 801141c:	4622      	movlt	r2, r4
 801141e:	4614      	movlt	r4, r2
 8011420:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011424:	d005      	beq.n	8011432 <__cvt+0x42>
 8011426:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801142a:	d100      	bne.n	801142e <__cvt+0x3e>
 801142c:	3601      	adds	r6, #1
 801142e:	2102      	movs	r1, #2
 8011430:	e000      	b.n	8011434 <__cvt+0x44>
 8011432:	2103      	movs	r1, #3
 8011434:	ab03      	add	r3, sp, #12
 8011436:	9301      	str	r3, [sp, #4]
 8011438:	ab02      	add	r3, sp, #8
 801143a:	9300      	str	r3, [sp, #0]
 801143c:	ec45 4b10 	vmov	d0, r4, r5
 8011440:	4653      	mov	r3, sl
 8011442:	4632      	mov	r2, r6
 8011444:	f000 ffa4 	bl	8012390 <_dtoa_r>
 8011448:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801144c:	4607      	mov	r7, r0
 801144e:	d102      	bne.n	8011456 <__cvt+0x66>
 8011450:	f019 0f01 	tst.w	r9, #1
 8011454:	d022      	beq.n	801149c <__cvt+0xac>
 8011456:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801145a:	eb07 0906 	add.w	r9, r7, r6
 801145e:	d110      	bne.n	8011482 <__cvt+0x92>
 8011460:	783b      	ldrb	r3, [r7, #0]
 8011462:	2b30      	cmp	r3, #48	; 0x30
 8011464:	d10a      	bne.n	801147c <__cvt+0x8c>
 8011466:	2200      	movs	r2, #0
 8011468:	2300      	movs	r3, #0
 801146a:	4620      	mov	r0, r4
 801146c:	4629      	mov	r1, r5
 801146e:	f7ef fb2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8011472:	b918      	cbnz	r0, 801147c <__cvt+0x8c>
 8011474:	f1c6 0601 	rsb	r6, r6, #1
 8011478:	f8ca 6000 	str.w	r6, [sl]
 801147c:	f8da 3000 	ldr.w	r3, [sl]
 8011480:	4499      	add	r9, r3
 8011482:	2200      	movs	r2, #0
 8011484:	2300      	movs	r3, #0
 8011486:	4620      	mov	r0, r4
 8011488:	4629      	mov	r1, r5
 801148a:	f7ef fb1d 	bl	8000ac8 <__aeabi_dcmpeq>
 801148e:	b108      	cbz	r0, 8011494 <__cvt+0xa4>
 8011490:	f8cd 900c 	str.w	r9, [sp, #12]
 8011494:	2230      	movs	r2, #48	; 0x30
 8011496:	9b03      	ldr	r3, [sp, #12]
 8011498:	454b      	cmp	r3, r9
 801149a:	d307      	bcc.n	80114ac <__cvt+0xbc>
 801149c:	9b03      	ldr	r3, [sp, #12]
 801149e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80114a0:	1bdb      	subs	r3, r3, r7
 80114a2:	4638      	mov	r0, r7
 80114a4:	6013      	str	r3, [r2, #0]
 80114a6:	b004      	add	sp, #16
 80114a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114ac:	1c59      	adds	r1, r3, #1
 80114ae:	9103      	str	r1, [sp, #12]
 80114b0:	701a      	strb	r2, [r3, #0]
 80114b2:	e7f0      	b.n	8011496 <__cvt+0xa6>

080114b4 <__exponent>:
 80114b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114b6:	4603      	mov	r3, r0
 80114b8:	2900      	cmp	r1, #0
 80114ba:	bfb8      	it	lt
 80114bc:	4249      	neglt	r1, r1
 80114be:	f803 2b02 	strb.w	r2, [r3], #2
 80114c2:	bfb4      	ite	lt
 80114c4:	222d      	movlt	r2, #45	; 0x2d
 80114c6:	222b      	movge	r2, #43	; 0x2b
 80114c8:	2909      	cmp	r1, #9
 80114ca:	7042      	strb	r2, [r0, #1]
 80114cc:	dd2a      	ble.n	8011524 <__exponent+0x70>
 80114ce:	f10d 0407 	add.w	r4, sp, #7
 80114d2:	46a4      	mov	ip, r4
 80114d4:	270a      	movs	r7, #10
 80114d6:	46a6      	mov	lr, r4
 80114d8:	460a      	mov	r2, r1
 80114da:	fb91 f6f7 	sdiv	r6, r1, r7
 80114de:	fb07 1516 	mls	r5, r7, r6, r1
 80114e2:	3530      	adds	r5, #48	; 0x30
 80114e4:	2a63      	cmp	r2, #99	; 0x63
 80114e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80114ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80114ee:	4631      	mov	r1, r6
 80114f0:	dcf1      	bgt.n	80114d6 <__exponent+0x22>
 80114f2:	3130      	adds	r1, #48	; 0x30
 80114f4:	f1ae 0502 	sub.w	r5, lr, #2
 80114f8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80114fc:	1c44      	adds	r4, r0, #1
 80114fe:	4629      	mov	r1, r5
 8011500:	4561      	cmp	r1, ip
 8011502:	d30a      	bcc.n	801151a <__exponent+0x66>
 8011504:	f10d 0209 	add.w	r2, sp, #9
 8011508:	eba2 020e 	sub.w	r2, r2, lr
 801150c:	4565      	cmp	r5, ip
 801150e:	bf88      	it	hi
 8011510:	2200      	movhi	r2, #0
 8011512:	4413      	add	r3, r2
 8011514:	1a18      	subs	r0, r3, r0
 8011516:	b003      	add	sp, #12
 8011518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801151a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801151e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011522:	e7ed      	b.n	8011500 <__exponent+0x4c>
 8011524:	2330      	movs	r3, #48	; 0x30
 8011526:	3130      	adds	r1, #48	; 0x30
 8011528:	7083      	strb	r3, [r0, #2]
 801152a:	70c1      	strb	r1, [r0, #3]
 801152c:	1d03      	adds	r3, r0, #4
 801152e:	e7f1      	b.n	8011514 <__exponent+0x60>

08011530 <_printf_float>:
 8011530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011534:	ed2d 8b02 	vpush	{d8}
 8011538:	b08d      	sub	sp, #52	; 0x34
 801153a:	460c      	mov	r4, r1
 801153c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011540:	4616      	mov	r6, r2
 8011542:	461f      	mov	r7, r3
 8011544:	4605      	mov	r5, r0
 8011546:	f001 fdd3 	bl	80130f0 <_localeconv_r>
 801154a:	f8d0 a000 	ldr.w	sl, [r0]
 801154e:	4650      	mov	r0, sl
 8011550:	f7ee fe3e 	bl	80001d0 <strlen>
 8011554:	2300      	movs	r3, #0
 8011556:	930a      	str	r3, [sp, #40]	; 0x28
 8011558:	6823      	ldr	r3, [r4, #0]
 801155a:	9305      	str	r3, [sp, #20]
 801155c:	f8d8 3000 	ldr.w	r3, [r8]
 8011560:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011564:	3307      	adds	r3, #7
 8011566:	f023 0307 	bic.w	r3, r3, #7
 801156a:	f103 0208 	add.w	r2, r3, #8
 801156e:	f8c8 2000 	str.w	r2, [r8]
 8011572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011576:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801157a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801157e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011582:	9307      	str	r3, [sp, #28]
 8011584:	f8cd 8018 	str.w	r8, [sp, #24]
 8011588:	ee08 0a10 	vmov	s16, r0
 801158c:	4b9f      	ldr	r3, [pc, #636]	; (801180c <_printf_float+0x2dc>)
 801158e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011592:	f04f 32ff 	mov.w	r2, #4294967295
 8011596:	f7ef fac9 	bl	8000b2c <__aeabi_dcmpun>
 801159a:	bb88      	cbnz	r0, 8011600 <_printf_float+0xd0>
 801159c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115a0:	4b9a      	ldr	r3, [pc, #616]	; (801180c <_printf_float+0x2dc>)
 80115a2:	f04f 32ff 	mov.w	r2, #4294967295
 80115a6:	f7ef faa3 	bl	8000af0 <__aeabi_dcmple>
 80115aa:	bb48      	cbnz	r0, 8011600 <_printf_float+0xd0>
 80115ac:	2200      	movs	r2, #0
 80115ae:	2300      	movs	r3, #0
 80115b0:	4640      	mov	r0, r8
 80115b2:	4649      	mov	r1, r9
 80115b4:	f7ef fa92 	bl	8000adc <__aeabi_dcmplt>
 80115b8:	b110      	cbz	r0, 80115c0 <_printf_float+0x90>
 80115ba:	232d      	movs	r3, #45	; 0x2d
 80115bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80115c0:	4b93      	ldr	r3, [pc, #588]	; (8011810 <_printf_float+0x2e0>)
 80115c2:	4894      	ldr	r0, [pc, #592]	; (8011814 <_printf_float+0x2e4>)
 80115c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80115c8:	bf94      	ite	ls
 80115ca:	4698      	movls	r8, r3
 80115cc:	4680      	movhi	r8, r0
 80115ce:	2303      	movs	r3, #3
 80115d0:	6123      	str	r3, [r4, #16]
 80115d2:	9b05      	ldr	r3, [sp, #20]
 80115d4:	f023 0204 	bic.w	r2, r3, #4
 80115d8:	6022      	str	r2, [r4, #0]
 80115da:	f04f 0900 	mov.w	r9, #0
 80115de:	9700      	str	r7, [sp, #0]
 80115e0:	4633      	mov	r3, r6
 80115e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80115e4:	4621      	mov	r1, r4
 80115e6:	4628      	mov	r0, r5
 80115e8:	f000 f9d8 	bl	801199c <_printf_common>
 80115ec:	3001      	adds	r0, #1
 80115ee:	f040 8090 	bne.w	8011712 <_printf_float+0x1e2>
 80115f2:	f04f 30ff 	mov.w	r0, #4294967295
 80115f6:	b00d      	add	sp, #52	; 0x34
 80115f8:	ecbd 8b02 	vpop	{d8}
 80115fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011600:	4642      	mov	r2, r8
 8011602:	464b      	mov	r3, r9
 8011604:	4640      	mov	r0, r8
 8011606:	4649      	mov	r1, r9
 8011608:	f7ef fa90 	bl	8000b2c <__aeabi_dcmpun>
 801160c:	b140      	cbz	r0, 8011620 <_printf_float+0xf0>
 801160e:	464b      	mov	r3, r9
 8011610:	2b00      	cmp	r3, #0
 8011612:	bfbc      	itt	lt
 8011614:	232d      	movlt	r3, #45	; 0x2d
 8011616:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801161a:	487f      	ldr	r0, [pc, #508]	; (8011818 <_printf_float+0x2e8>)
 801161c:	4b7f      	ldr	r3, [pc, #508]	; (801181c <_printf_float+0x2ec>)
 801161e:	e7d1      	b.n	80115c4 <_printf_float+0x94>
 8011620:	6863      	ldr	r3, [r4, #4]
 8011622:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011626:	9206      	str	r2, [sp, #24]
 8011628:	1c5a      	adds	r2, r3, #1
 801162a:	d13f      	bne.n	80116ac <_printf_float+0x17c>
 801162c:	2306      	movs	r3, #6
 801162e:	6063      	str	r3, [r4, #4]
 8011630:	9b05      	ldr	r3, [sp, #20]
 8011632:	6861      	ldr	r1, [r4, #4]
 8011634:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011638:	2300      	movs	r3, #0
 801163a:	9303      	str	r3, [sp, #12]
 801163c:	ab0a      	add	r3, sp, #40	; 0x28
 801163e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011642:	ab09      	add	r3, sp, #36	; 0x24
 8011644:	ec49 8b10 	vmov	d0, r8, r9
 8011648:	9300      	str	r3, [sp, #0]
 801164a:	6022      	str	r2, [r4, #0]
 801164c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011650:	4628      	mov	r0, r5
 8011652:	f7ff fecd 	bl	80113f0 <__cvt>
 8011656:	9b06      	ldr	r3, [sp, #24]
 8011658:	9909      	ldr	r1, [sp, #36]	; 0x24
 801165a:	2b47      	cmp	r3, #71	; 0x47
 801165c:	4680      	mov	r8, r0
 801165e:	d108      	bne.n	8011672 <_printf_float+0x142>
 8011660:	1cc8      	adds	r0, r1, #3
 8011662:	db02      	blt.n	801166a <_printf_float+0x13a>
 8011664:	6863      	ldr	r3, [r4, #4]
 8011666:	4299      	cmp	r1, r3
 8011668:	dd41      	ble.n	80116ee <_printf_float+0x1be>
 801166a:	f1ab 0b02 	sub.w	fp, fp, #2
 801166e:	fa5f fb8b 	uxtb.w	fp, fp
 8011672:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011676:	d820      	bhi.n	80116ba <_printf_float+0x18a>
 8011678:	3901      	subs	r1, #1
 801167a:	465a      	mov	r2, fp
 801167c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011680:	9109      	str	r1, [sp, #36]	; 0x24
 8011682:	f7ff ff17 	bl	80114b4 <__exponent>
 8011686:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011688:	1813      	adds	r3, r2, r0
 801168a:	2a01      	cmp	r2, #1
 801168c:	4681      	mov	r9, r0
 801168e:	6123      	str	r3, [r4, #16]
 8011690:	dc02      	bgt.n	8011698 <_printf_float+0x168>
 8011692:	6822      	ldr	r2, [r4, #0]
 8011694:	07d2      	lsls	r2, r2, #31
 8011696:	d501      	bpl.n	801169c <_printf_float+0x16c>
 8011698:	3301      	adds	r3, #1
 801169a:	6123      	str	r3, [r4, #16]
 801169c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d09c      	beq.n	80115de <_printf_float+0xae>
 80116a4:	232d      	movs	r3, #45	; 0x2d
 80116a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80116aa:	e798      	b.n	80115de <_printf_float+0xae>
 80116ac:	9a06      	ldr	r2, [sp, #24]
 80116ae:	2a47      	cmp	r2, #71	; 0x47
 80116b0:	d1be      	bne.n	8011630 <_printf_float+0x100>
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d1bc      	bne.n	8011630 <_printf_float+0x100>
 80116b6:	2301      	movs	r3, #1
 80116b8:	e7b9      	b.n	801162e <_printf_float+0xfe>
 80116ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80116be:	d118      	bne.n	80116f2 <_printf_float+0x1c2>
 80116c0:	2900      	cmp	r1, #0
 80116c2:	6863      	ldr	r3, [r4, #4]
 80116c4:	dd0b      	ble.n	80116de <_printf_float+0x1ae>
 80116c6:	6121      	str	r1, [r4, #16]
 80116c8:	b913      	cbnz	r3, 80116d0 <_printf_float+0x1a0>
 80116ca:	6822      	ldr	r2, [r4, #0]
 80116cc:	07d0      	lsls	r0, r2, #31
 80116ce:	d502      	bpl.n	80116d6 <_printf_float+0x1a6>
 80116d0:	3301      	adds	r3, #1
 80116d2:	440b      	add	r3, r1
 80116d4:	6123      	str	r3, [r4, #16]
 80116d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80116d8:	f04f 0900 	mov.w	r9, #0
 80116dc:	e7de      	b.n	801169c <_printf_float+0x16c>
 80116de:	b913      	cbnz	r3, 80116e6 <_printf_float+0x1b6>
 80116e0:	6822      	ldr	r2, [r4, #0]
 80116e2:	07d2      	lsls	r2, r2, #31
 80116e4:	d501      	bpl.n	80116ea <_printf_float+0x1ba>
 80116e6:	3302      	adds	r3, #2
 80116e8:	e7f4      	b.n	80116d4 <_printf_float+0x1a4>
 80116ea:	2301      	movs	r3, #1
 80116ec:	e7f2      	b.n	80116d4 <_printf_float+0x1a4>
 80116ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80116f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116f4:	4299      	cmp	r1, r3
 80116f6:	db05      	blt.n	8011704 <_printf_float+0x1d4>
 80116f8:	6823      	ldr	r3, [r4, #0]
 80116fa:	6121      	str	r1, [r4, #16]
 80116fc:	07d8      	lsls	r0, r3, #31
 80116fe:	d5ea      	bpl.n	80116d6 <_printf_float+0x1a6>
 8011700:	1c4b      	adds	r3, r1, #1
 8011702:	e7e7      	b.n	80116d4 <_printf_float+0x1a4>
 8011704:	2900      	cmp	r1, #0
 8011706:	bfd4      	ite	le
 8011708:	f1c1 0202 	rsble	r2, r1, #2
 801170c:	2201      	movgt	r2, #1
 801170e:	4413      	add	r3, r2
 8011710:	e7e0      	b.n	80116d4 <_printf_float+0x1a4>
 8011712:	6823      	ldr	r3, [r4, #0]
 8011714:	055a      	lsls	r2, r3, #21
 8011716:	d407      	bmi.n	8011728 <_printf_float+0x1f8>
 8011718:	6923      	ldr	r3, [r4, #16]
 801171a:	4642      	mov	r2, r8
 801171c:	4631      	mov	r1, r6
 801171e:	4628      	mov	r0, r5
 8011720:	47b8      	blx	r7
 8011722:	3001      	adds	r0, #1
 8011724:	d12c      	bne.n	8011780 <_printf_float+0x250>
 8011726:	e764      	b.n	80115f2 <_printf_float+0xc2>
 8011728:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801172c:	f240 80e0 	bls.w	80118f0 <_printf_float+0x3c0>
 8011730:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011734:	2200      	movs	r2, #0
 8011736:	2300      	movs	r3, #0
 8011738:	f7ef f9c6 	bl	8000ac8 <__aeabi_dcmpeq>
 801173c:	2800      	cmp	r0, #0
 801173e:	d034      	beq.n	80117aa <_printf_float+0x27a>
 8011740:	4a37      	ldr	r2, [pc, #220]	; (8011820 <_printf_float+0x2f0>)
 8011742:	2301      	movs	r3, #1
 8011744:	4631      	mov	r1, r6
 8011746:	4628      	mov	r0, r5
 8011748:	47b8      	blx	r7
 801174a:	3001      	adds	r0, #1
 801174c:	f43f af51 	beq.w	80115f2 <_printf_float+0xc2>
 8011750:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011754:	429a      	cmp	r2, r3
 8011756:	db02      	blt.n	801175e <_printf_float+0x22e>
 8011758:	6823      	ldr	r3, [r4, #0]
 801175a:	07d8      	lsls	r0, r3, #31
 801175c:	d510      	bpl.n	8011780 <_printf_float+0x250>
 801175e:	ee18 3a10 	vmov	r3, s16
 8011762:	4652      	mov	r2, sl
 8011764:	4631      	mov	r1, r6
 8011766:	4628      	mov	r0, r5
 8011768:	47b8      	blx	r7
 801176a:	3001      	adds	r0, #1
 801176c:	f43f af41 	beq.w	80115f2 <_printf_float+0xc2>
 8011770:	f04f 0800 	mov.w	r8, #0
 8011774:	f104 091a 	add.w	r9, r4, #26
 8011778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801177a:	3b01      	subs	r3, #1
 801177c:	4543      	cmp	r3, r8
 801177e:	dc09      	bgt.n	8011794 <_printf_float+0x264>
 8011780:	6823      	ldr	r3, [r4, #0]
 8011782:	079b      	lsls	r3, r3, #30
 8011784:	f100 8105 	bmi.w	8011992 <_printf_float+0x462>
 8011788:	68e0      	ldr	r0, [r4, #12]
 801178a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801178c:	4298      	cmp	r0, r3
 801178e:	bfb8      	it	lt
 8011790:	4618      	movlt	r0, r3
 8011792:	e730      	b.n	80115f6 <_printf_float+0xc6>
 8011794:	2301      	movs	r3, #1
 8011796:	464a      	mov	r2, r9
 8011798:	4631      	mov	r1, r6
 801179a:	4628      	mov	r0, r5
 801179c:	47b8      	blx	r7
 801179e:	3001      	adds	r0, #1
 80117a0:	f43f af27 	beq.w	80115f2 <_printf_float+0xc2>
 80117a4:	f108 0801 	add.w	r8, r8, #1
 80117a8:	e7e6      	b.n	8011778 <_printf_float+0x248>
 80117aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	dc39      	bgt.n	8011824 <_printf_float+0x2f4>
 80117b0:	4a1b      	ldr	r2, [pc, #108]	; (8011820 <_printf_float+0x2f0>)
 80117b2:	2301      	movs	r3, #1
 80117b4:	4631      	mov	r1, r6
 80117b6:	4628      	mov	r0, r5
 80117b8:	47b8      	blx	r7
 80117ba:	3001      	adds	r0, #1
 80117bc:	f43f af19 	beq.w	80115f2 <_printf_float+0xc2>
 80117c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80117c4:	4313      	orrs	r3, r2
 80117c6:	d102      	bne.n	80117ce <_printf_float+0x29e>
 80117c8:	6823      	ldr	r3, [r4, #0]
 80117ca:	07d9      	lsls	r1, r3, #31
 80117cc:	d5d8      	bpl.n	8011780 <_printf_float+0x250>
 80117ce:	ee18 3a10 	vmov	r3, s16
 80117d2:	4652      	mov	r2, sl
 80117d4:	4631      	mov	r1, r6
 80117d6:	4628      	mov	r0, r5
 80117d8:	47b8      	blx	r7
 80117da:	3001      	adds	r0, #1
 80117dc:	f43f af09 	beq.w	80115f2 <_printf_float+0xc2>
 80117e0:	f04f 0900 	mov.w	r9, #0
 80117e4:	f104 0a1a 	add.w	sl, r4, #26
 80117e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117ea:	425b      	negs	r3, r3
 80117ec:	454b      	cmp	r3, r9
 80117ee:	dc01      	bgt.n	80117f4 <_printf_float+0x2c4>
 80117f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117f2:	e792      	b.n	801171a <_printf_float+0x1ea>
 80117f4:	2301      	movs	r3, #1
 80117f6:	4652      	mov	r2, sl
 80117f8:	4631      	mov	r1, r6
 80117fa:	4628      	mov	r0, r5
 80117fc:	47b8      	blx	r7
 80117fe:	3001      	adds	r0, #1
 8011800:	f43f aef7 	beq.w	80115f2 <_printf_float+0xc2>
 8011804:	f109 0901 	add.w	r9, r9, #1
 8011808:	e7ee      	b.n	80117e8 <_printf_float+0x2b8>
 801180a:	bf00      	nop
 801180c:	7fefffff 	.word	0x7fefffff
 8011810:	08015609 	.word	0x08015609
 8011814:	0801560d 	.word	0x0801560d
 8011818:	08015615 	.word	0x08015615
 801181c:	08015611 	.word	0x08015611
 8011820:	08015619 	.word	0x08015619
 8011824:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011826:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011828:	429a      	cmp	r2, r3
 801182a:	bfa8      	it	ge
 801182c:	461a      	movge	r2, r3
 801182e:	2a00      	cmp	r2, #0
 8011830:	4691      	mov	r9, r2
 8011832:	dc37      	bgt.n	80118a4 <_printf_float+0x374>
 8011834:	f04f 0b00 	mov.w	fp, #0
 8011838:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801183c:	f104 021a 	add.w	r2, r4, #26
 8011840:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011842:	9305      	str	r3, [sp, #20]
 8011844:	eba3 0309 	sub.w	r3, r3, r9
 8011848:	455b      	cmp	r3, fp
 801184a:	dc33      	bgt.n	80118b4 <_printf_float+0x384>
 801184c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011850:	429a      	cmp	r2, r3
 8011852:	db3b      	blt.n	80118cc <_printf_float+0x39c>
 8011854:	6823      	ldr	r3, [r4, #0]
 8011856:	07da      	lsls	r2, r3, #31
 8011858:	d438      	bmi.n	80118cc <_printf_float+0x39c>
 801185a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801185c:	9a05      	ldr	r2, [sp, #20]
 801185e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011860:	1a9a      	subs	r2, r3, r2
 8011862:	eba3 0901 	sub.w	r9, r3, r1
 8011866:	4591      	cmp	r9, r2
 8011868:	bfa8      	it	ge
 801186a:	4691      	movge	r9, r2
 801186c:	f1b9 0f00 	cmp.w	r9, #0
 8011870:	dc35      	bgt.n	80118de <_printf_float+0x3ae>
 8011872:	f04f 0800 	mov.w	r8, #0
 8011876:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801187a:	f104 0a1a 	add.w	sl, r4, #26
 801187e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011882:	1a9b      	subs	r3, r3, r2
 8011884:	eba3 0309 	sub.w	r3, r3, r9
 8011888:	4543      	cmp	r3, r8
 801188a:	f77f af79 	ble.w	8011780 <_printf_float+0x250>
 801188e:	2301      	movs	r3, #1
 8011890:	4652      	mov	r2, sl
 8011892:	4631      	mov	r1, r6
 8011894:	4628      	mov	r0, r5
 8011896:	47b8      	blx	r7
 8011898:	3001      	adds	r0, #1
 801189a:	f43f aeaa 	beq.w	80115f2 <_printf_float+0xc2>
 801189e:	f108 0801 	add.w	r8, r8, #1
 80118a2:	e7ec      	b.n	801187e <_printf_float+0x34e>
 80118a4:	4613      	mov	r3, r2
 80118a6:	4631      	mov	r1, r6
 80118a8:	4642      	mov	r2, r8
 80118aa:	4628      	mov	r0, r5
 80118ac:	47b8      	blx	r7
 80118ae:	3001      	adds	r0, #1
 80118b0:	d1c0      	bne.n	8011834 <_printf_float+0x304>
 80118b2:	e69e      	b.n	80115f2 <_printf_float+0xc2>
 80118b4:	2301      	movs	r3, #1
 80118b6:	4631      	mov	r1, r6
 80118b8:	4628      	mov	r0, r5
 80118ba:	9205      	str	r2, [sp, #20]
 80118bc:	47b8      	blx	r7
 80118be:	3001      	adds	r0, #1
 80118c0:	f43f ae97 	beq.w	80115f2 <_printf_float+0xc2>
 80118c4:	9a05      	ldr	r2, [sp, #20]
 80118c6:	f10b 0b01 	add.w	fp, fp, #1
 80118ca:	e7b9      	b.n	8011840 <_printf_float+0x310>
 80118cc:	ee18 3a10 	vmov	r3, s16
 80118d0:	4652      	mov	r2, sl
 80118d2:	4631      	mov	r1, r6
 80118d4:	4628      	mov	r0, r5
 80118d6:	47b8      	blx	r7
 80118d8:	3001      	adds	r0, #1
 80118da:	d1be      	bne.n	801185a <_printf_float+0x32a>
 80118dc:	e689      	b.n	80115f2 <_printf_float+0xc2>
 80118de:	9a05      	ldr	r2, [sp, #20]
 80118e0:	464b      	mov	r3, r9
 80118e2:	4442      	add	r2, r8
 80118e4:	4631      	mov	r1, r6
 80118e6:	4628      	mov	r0, r5
 80118e8:	47b8      	blx	r7
 80118ea:	3001      	adds	r0, #1
 80118ec:	d1c1      	bne.n	8011872 <_printf_float+0x342>
 80118ee:	e680      	b.n	80115f2 <_printf_float+0xc2>
 80118f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80118f2:	2a01      	cmp	r2, #1
 80118f4:	dc01      	bgt.n	80118fa <_printf_float+0x3ca>
 80118f6:	07db      	lsls	r3, r3, #31
 80118f8:	d538      	bpl.n	801196c <_printf_float+0x43c>
 80118fa:	2301      	movs	r3, #1
 80118fc:	4642      	mov	r2, r8
 80118fe:	4631      	mov	r1, r6
 8011900:	4628      	mov	r0, r5
 8011902:	47b8      	blx	r7
 8011904:	3001      	adds	r0, #1
 8011906:	f43f ae74 	beq.w	80115f2 <_printf_float+0xc2>
 801190a:	ee18 3a10 	vmov	r3, s16
 801190e:	4652      	mov	r2, sl
 8011910:	4631      	mov	r1, r6
 8011912:	4628      	mov	r0, r5
 8011914:	47b8      	blx	r7
 8011916:	3001      	adds	r0, #1
 8011918:	f43f ae6b 	beq.w	80115f2 <_printf_float+0xc2>
 801191c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011920:	2200      	movs	r2, #0
 8011922:	2300      	movs	r3, #0
 8011924:	f7ef f8d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8011928:	b9d8      	cbnz	r0, 8011962 <_printf_float+0x432>
 801192a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801192c:	f108 0201 	add.w	r2, r8, #1
 8011930:	3b01      	subs	r3, #1
 8011932:	4631      	mov	r1, r6
 8011934:	4628      	mov	r0, r5
 8011936:	47b8      	blx	r7
 8011938:	3001      	adds	r0, #1
 801193a:	d10e      	bne.n	801195a <_printf_float+0x42a>
 801193c:	e659      	b.n	80115f2 <_printf_float+0xc2>
 801193e:	2301      	movs	r3, #1
 8011940:	4652      	mov	r2, sl
 8011942:	4631      	mov	r1, r6
 8011944:	4628      	mov	r0, r5
 8011946:	47b8      	blx	r7
 8011948:	3001      	adds	r0, #1
 801194a:	f43f ae52 	beq.w	80115f2 <_printf_float+0xc2>
 801194e:	f108 0801 	add.w	r8, r8, #1
 8011952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011954:	3b01      	subs	r3, #1
 8011956:	4543      	cmp	r3, r8
 8011958:	dcf1      	bgt.n	801193e <_printf_float+0x40e>
 801195a:	464b      	mov	r3, r9
 801195c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011960:	e6dc      	b.n	801171c <_printf_float+0x1ec>
 8011962:	f04f 0800 	mov.w	r8, #0
 8011966:	f104 0a1a 	add.w	sl, r4, #26
 801196a:	e7f2      	b.n	8011952 <_printf_float+0x422>
 801196c:	2301      	movs	r3, #1
 801196e:	4642      	mov	r2, r8
 8011970:	e7df      	b.n	8011932 <_printf_float+0x402>
 8011972:	2301      	movs	r3, #1
 8011974:	464a      	mov	r2, r9
 8011976:	4631      	mov	r1, r6
 8011978:	4628      	mov	r0, r5
 801197a:	47b8      	blx	r7
 801197c:	3001      	adds	r0, #1
 801197e:	f43f ae38 	beq.w	80115f2 <_printf_float+0xc2>
 8011982:	f108 0801 	add.w	r8, r8, #1
 8011986:	68e3      	ldr	r3, [r4, #12]
 8011988:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801198a:	1a5b      	subs	r3, r3, r1
 801198c:	4543      	cmp	r3, r8
 801198e:	dcf0      	bgt.n	8011972 <_printf_float+0x442>
 8011990:	e6fa      	b.n	8011788 <_printf_float+0x258>
 8011992:	f04f 0800 	mov.w	r8, #0
 8011996:	f104 0919 	add.w	r9, r4, #25
 801199a:	e7f4      	b.n	8011986 <_printf_float+0x456>

0801199c <_printf_common>:
 801199c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119a0:	4616      	mov	r6, r2
 80119a2:	4699      	mov	r9, r3
 80119a4:	688a      	ldr	r2, [r1, #8]
 80119a6:	690b      	ldr	r3, [r1, #16]
 80119a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80119ac:	4293      	cmp	r3, r2
 80119ae:	bfb8      	it	lt
 80119b0:	4613      	movlt	r3, r2
 80119b2:	6033      	str	r3, [r6, #0]
 80119b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80119b8:	4607      	mov	r7, r0
 80119ba:	460c      	mov	r4, r1
 80119bc:	b10a      	cbz	r2, 80119c2 <_printf_common+0x26>
 80119be:	3301      	adds	r3, #1
 80119c0:	6033      	str	r3, [r6, #0]
 80119c2:	6823      	ldr	r3, [r4, #0]
 80119c4:	0699      	lsls	r1, r3, #26
 80119c6:	bf42      	ittt	mi
 80119c8:	6833      	ldrmi	r3, [r6, #0]
 80119ca:	3302      	addmi	r3, #2
 80119cc:	6033      	strmi	r3, [r6, #0]
 80119ce:	6825      	ldr	r5, [r4, #0]
 80119d0:	f015 0506 	ands.w	r5, r5, #6
 80119d4:	d106      	bne.n	80119e4 <_printf_common+0x48>
 80119d6:	f104 0a19 	add.w	sl, r4, #25
 80119da:	68e3      	ldr	r3, [r4, #12]
 80119dc:	6832      	ldr	r2, [r6, #0]
 80119de:	1a9b      	subs	r3, r3, r2
 80119e0:	42ab      	cmp	r3, r5
 80119e2:	dc26      	bgt.n	8011a32 <_printf_common+0x96>
 80119e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80119e8:	1e13      	subs	r3, r2, #0
 80119ea:	6822      	ldr	r2, [r4, #0]
 80119ec:	bf18      	it	ne
 80119ee:	2301      	movne	r3, #1
 80119f0:	0692      	lsls	r2, r2, #26
 80119f2:	d42b      	bmi.n	8011a4c <_printf_common+0xb0>
 80119f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80119f8:	4649      	mov	r1, r9
 80119fa:	4638      	mov	r0, r7
 80119fc:	47c0      	blx	r8
 80119fe:	3001      	adds	r0, #1
 8011a00:	d01e      	beq.n	8011a40 <_printf_common+0xa4>
 8011a02:	6823      	ldr	r3, [r4, #0]
 8011a04:	68e5      	ldr	r5, [r4, #12]
 8011a06:	6832      	ldr	r2, [r6, #0]
 8011a08:	f003 0306 	and.w	r3, r3, #6
 8011a0c:	2b04      	cmp	r3, #4
 8011a0e:	bf08      	it	eq
 8011a10:	1aad      	subeq	r5, r5, r2
 8011a12:	68a3      	ldr	r3, [r4, #8]
 8011a14:	6922      	ldr	r2, [r4, #16]
 8011a16:	bf0c      	ite	eq
 8011a18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a1c:	2500      	movne	r5, #0
 8011a1e:	4293      	cmp	r3, r2
 8011a20:	bfc4      	itt	gt
 8011a22:	1a9b      	subgt	r3, r3, r2
 8011a24:	18ed      	addgt	r5, r5, r3
 8011a26:	2600      	movs	r6, #0
 8011a28:	341a      	adds	r4, #26
 8011a2a:	42b5      	cmp	r5, r6
 8011a2c:	d11a      	bne.n	8011a64 <_printf_common+0xc8>
 8011a2e:	2000      	movs	r0, #0
 8011a30:	e008      	b.n	8011a44 <_printf_common+0xa8>
 8011a32:	2301      	movs	r3, #1
 8011a34:	4652      	mov	r2, sl
 8011a36:	4649      	mov	r1, r9
 8011a38:	4638      	mov	r0, r7
 8011a3a:	47c0      	blx	r8
 8011a3c:	3001      	adds	r0, #1
 8011a3e:	d103      	bne.n	8011a48 <_printf_common+0xac>
 8011a40:	f04f 30ff 	mov.w	r0, #4294967295
 8011a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a48:	3501      	adds	r5, #1
 8011a4a:	e7c6      	b.n	80119da <_printf_common+0x3e>
 8011a4c:	18e1      	adds	r1, r4, r3
 8011a4e:	1c5a      	adds	r2, r3, #1
 8011a50:	2030      	movs	r0, #48	; 0x30
 8011a52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011a56:	4422      	add	r2, r4
 8011a58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011a5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011a60:	3302      	adds	r3, #2
 8011a62:	e7c7      	b.n	80119f4 <_printf_common+0x58>
 8011a64:	2301      	movs	r3, #1
 8011a66:	4622      	mov	r2, r4
 8011a68:	4649      	mov	r1, r9
 8011a6a:	4638      	mov	r0, r7
 8011a6c:	47c0      	blx	r8
 8011a6e:	3001      	adds	r0, #1
 8011a70:	d0e6      	beq.n	8011a40 <_printf_common+0xa4>
 8011a72:	3601      	adds	r6, #1
 8011a74:	e7d9      	b.n	8011a2a <_printf_common+0x8e>
	...

08011a78 <_printf_i>:
 8011a78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a7c:	7e0f      	ldrb	r7, [r1, #24]
 8011a7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011a80:	2f78      	cmp	r7, #120	; 0x78
 8011a82:	4691      	mov	r9, r2
 8011a84:	4680      	mov	r8, r0
 8011a86:	460c      	mov	r4, r1
 8011a88:	469a      	mov	sl, r3
 8011a8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011a8e:	d807      	bhi.n	8011aa0 <_printf_i+0x28>
 8011a90:	2f62      	cmp	r7, #98	; 0x62
 8011a92:	d80a      	bhi.n	8011aaa <_printf_i+0x32>
 8011a94:	2f00      	cmp	r7, #0
 8011a96:	f000 80d8 	beq.w	8011c4a <_printf_i+0x1d2>
 8011a9a:	2f58      	cmp	r7, #88	; 0x58
 8011a9c:	f000 80a3 	beq.w	8011be6 <_printf_i+0x16e>
 8011aa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011aa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011aa8:	e03a      	b.n	8011b20 <_printf_i+0xa8>
 8011aaa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011aae:	2b15      	cmp	r3, #21
 8011ab0:	d8f6      	bhi.n	8011aa0 <_printf_i+0x28>
 8011ab2:	a101      	add	r1, pc, #4	; (adr r1, 8011ab8 <_printf_i+0x40>)
 8011ab4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011ab8:	08011b11 	.word	0x08011b11
 8011abc:	08011b25 	.word	0x08011b25
 8011ac0:	08011aa1 	.word	0x08011aa1
 8011ac4:	08011aa1 	.word	0x08011aa1
 8011ac8:	08011aa1 	.word	0x08011aa1
 8011acc:	08011aa1 	.word	0x08011aa1
 8011ad0:	08011b25 	.word	0x08011b25
 8011ad4:	08011aa1 	.word	0x08011aa1
 8011ad8:	08011aa1 	.word	0x08011aa1
 8011adc:	08011aa1 	.word	0x08011aa1
 8011ae0:	08011aa1 	.word	0x08011aa1
 8011ae4:	08011c31 	.word	0x08011c31
 8011ae8:	08011b55 	.word	0x08011b55
 8011aec:	08011c13 	.word	0x08011c13
 8011af0:	08011aa1 	.word	0x08011aa1
 8011af4:	08011aa1 	.word	0x08011aa1
 8011af8:	08011c53 	.word	0x08011c53
 8011afc:	08011aa1 	.word	0x08011aa1
 8011b00:	08011b55 	.word	0x08011b55
 8011b04:	08011aa1 	.word	0x08011aa1
 8011b08:	08011aa1 	.word	0x08011aa1
 8011b0c:	08011c1b 	.word	0x08011c1b
 8011b10:	682b      	ldr	r3, [r5, #0]
 8011b12:	1d1a      	adds	r2, r3, #4
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	602a      	str	r2, [r5, #0]
 8011b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011b20:	2301      	movs	r3, #1
 8011b22:	e0a3      	b.n	8011c6c <_printf_i+0x1f4>
 8011b24:	6820      	ldr	r0, [r4, #0]
 8011b26:	6829      	ldr	r1, [r5, #0]
 8011b28:	0606      	lsls	r6, r0, #24
 8011b2a:	f101 0304 	add.w	r3, r1, #4
 8011b2e:	d50a      	bpl.n	8011b46 <_printf_i+0xce>
 8011b30:	680e      	ldr	r6, [r1, #0]
 8011b32:	602b      	str	r3, [r5, #0]
 8011b34:	2e00      	cmp	r6, #0
 8011b36:	da03      	bge.n	8011b40 <_printf_i+0xc8>
 8011b38:	232d      	movs	r3, #45	; 0x2d
 8011b3a:	4276      	negs	r6, r6
 8011b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011b40:	485e      	ldr	r0, [pc, #376]	; (8011cbc <_printf_i+0x244>)
 8011b42:	230a      	movs	r3, #10
 8011b44:	e019      	b.n	8011b7a <_printf_i+0x102>
 8011b46:	680e      	ldr	r6, [r1, #0]
 8011b48:	602b      	str	r3, [r5, #0]
 8011b4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011b4e:	bf18      	it	ne
 8011b50:	b236      	sxthne	r6, r6
 8011b52:	e7ef      	b.n	8011b34 <_printf_i+0xbc>
 8011b54:	682b      	ldr	r3, [r5, #0]
 8011b56:	6820      	ldr	r0, [r4, #0]
 8011b58:	1d19      	adds	r1, r3, #4
 8011b5a:	6029      	str	r1, [r5, #0]
 8011b5c:	0601      	lsls	r1, r0, #24
 8011b5e:	d501      	bpl.n	8011b64 <_printf_i+0xec>
 8011b60:	681e      	ldr	r6, [r3, #0]
 8011b62:	e002      	b.n	8011b6a <_printf_i+0xf2>
 8011b64:	0646      	lsls	r6, r0, #25
 8011b66:	d5fb      	bpl.n	8011b60 <_printf_i+0xe8>
 8011b68:	881e      	ldrh	r6, [r3, #0]
 8011b6a:	4854      	ldr	r0, [pc, #336]	; (8011cbc <_printf_i+0x244>)
 8011b6c:	2f6f      	cmp	r7, #111	; 0x6f
 8011b6e:	bf0c      	ite	eq
 8011b70:	2308      	moveq	r3, #8
 8011b72:	230a      	movne	r3, #10
 8011b74:	2100      	movs	r1, #0
 8011b76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011b7a:	6865      	ldr	r5, [r4, #4]
 8011b7c:	60a5      	str	r5, [r4, #8]
 8011b7e:	2d00      	cmp	r5, #0
 8011b80:	bfa2      	ittt	ge
 8011b82:	6821      	ldrge	r1, [r4, #0]
 8011b84:	f021 0104 	bicge.w	r1, r1, #4
 8011b88:	6021      	strge	r1, [r4, #0]
 8011b8a:	b90e      	cbnz	r6, 8011b90 <_printf_i+0x118>
 8011b8c:	2d00      	cmp	r5, #0
 8011b8e:	d04d      	beq.n	8011c2c <_printf_i+0x1b4>
 8011b90:	4615      	mov	r5, r2
 8011b92:	fbb6 f1f3 	udiv	r1, r6, r3
 8011b96:	fb03 6711 	mls	r7, r3, r1, r6
 8011b9a:	5dc7      	ldrb	r7, [r0, r7]
 8011b9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011ba0:	4637      	mov	r7, r6
 8011ba2:	42bb      	cmp	r3, r7
 8011ba4:	460e      	mov	r6, r1
 8011ba6:	d9f4      	bls.n	8011b92 <_printf_i+0x11a>
 8011ba8:	2b08      	cmp	r3, #8
 8011baa:	d10b      	bne.n	8011bc4 <_printf_i+0x14c>
 8011bac:	6823      	ldr	r3, [r4, #0]
 8011bae:	07de      	lsls	r6, r3, #31
 8011bb0:	d508      	bpl.n	8011bc4 <_printf_i+0x14c>
 8011bb2:	6923      	ldr	r3, [r4, #16]
 8011bb4:	6861      	ldr	r1, [r4, #4]
 8011bb6:	4299      	cmp	r1, r3
 8011bb8:	bfde      	ittt	le
 8011bba:	2330      	movle	r3, #48	; 0x30
 8011bbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011bc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011bc4:	1b52      	subs	r2, r2, r5
 8011bc6:	6122      	str	r2, [r4, #16]
 8011bc8:	f8cd a000 	str.w	sl, [sp]
 8011bcc:	464b      	mov	r3, r9
 8011bce:	aa03      	add	r2, sp, #12
 8011bd0:	4621      	mov	r1, r4
 8011bd2:	4640      	mov	r0, r8
 8011bd4:	f7ff fee2 	bl	801199c <_printf_common>
 8011bd8:	3001      	adds	r0, #1
 8011bda:	d14c      	bne.n	8011c76 <_printf_i+0x1fe>
 8011bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8011be0:	b004      	add	sp, #16
 8011be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011be6:	4835      	ldr	r0, [pc, #212]	; (8011cbc <_printf_i+0x244>)
 8011be8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011bec:	6829      	ldr	r1, [r5, #0]
 8011bee:	6823      	ldr	r3, [r4, #0]
 8011bf0:	f851 6b04 	ldr.w	r6, [r1], #4
 8011bf4:	6029      	str	r1, [r5, #0]
 8011bf6:	061d      	lsls	r5, r3, #24
 8011bf8:	d514      	bpl.n	8011c24 <_printf_i+0x1ac>
 8011bfa:	07df      	lsls	r7, r3, #31
 8011bfc:	bf44      	itt	mi
 8011bfe:	f043 0320 	orrmi.w	r3, r3, #32
 8011c02:	6023      	strmi	r3, [r4, #0]
 8011c04:	b91e      	cbnz	r6, 8011c0e <_printf_i+0x196>
 8011c06:	6823      	ldr	r3, [r4, #0]
 8011c08:	f023 0320 	bic.w	r3, r3, #32
 8011c0c:	6023      	str	r3, [r4, #0]
 8011c0e:	2310      	movs	r3, #16
 8011c10:	e7b0      	b.n	8011b74 <_printf_i+0xfc>
 8011c12:	6823      	ldr	r3, [r4, #0]
 8011c14:	f043 0320 	orr.w	r3, r3, #32
 8011c18:	6023      	str	r3, [r4, #0]
 8011c1a:	2378      	movs	r3, #120	; 0x78
 8011c1c:	4828      	ldr	r0, [pc, #160]	; (8011cc0 <_printf_i+0x248>)
 8011c1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011c22:	e7e3      	b.n	8011bec <_printf_i+0x174>
 8011c24:	0659      	lsls	r1, r3, #25
 8011c26:	bf48      	it	mi
 8011c28:	b2b6      	uxthmi	r6, r6
 8011c2a:	e7e6      	b.n	8011bfa <_printf_i+0x182>
 8011c2c:	4615      	mov	r5, r2
 8011c2e:	e7bb      	b.n	8011ba8 <_printf_i+0x130>
 8011c30:	682b      	ldr	r3, [r5, #0]
 8011c32:	6826      	ldr	r6, [r4, #0]
 8011c34:	6961      	ldr	r1, [r4, #20]
 8011c36:	1d18      	adds	r0, r3, #4
 8011c38:	6028      	str	r0, [r5, #0]
 8011c3a:	0635      	lsls	r5, r6, #24
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	d501      	bpl.n	8011c44 <_printf_i+0x1cc>
 8011c40:	6019      	str	r1, [r3, #0]
 8011c42:	e002      	b.n	8011c4a <_printf_i+0x1d2>
 8011c44:	0670      	lsls	r0, r6, #25
 8011c46:	d5fb      	bpl.n	8011c40 <_printf_i+0x1c8>
 8011c48:	8019      	strh	r1, [r3, #0]
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	6123      	str	r3, [r4, #16]
 8011c4e:	4615      	mov	r5, r2
 8011c50:	e7ba      	b.n	8011bc8 <_printf_i+0x150>
 8011c52:	682b      	ldr	r3, [r5, #0]
 8011c54:	1d1a      	adds	r2, r3, #4
 8011c56:	602a      	str	r2, [r5, #0]
 8011c58:	681d      	ldr	r5, [r3, #0]
 8011c5a:	6862      	ldr	r2, [r4, #4]
 8011c5c:	2100      	movs	r1, #0
 8011c5e:	4628      	mov	r0, r5
 8011c60:	f7ee fabe 	bl	80001e0 <memchr>
 8011c64:	b108      	cbz	r0, 8011c6a <_printf_i+0x1f2>
 8011c66:	1b40      	subs	r0, r0, r5
 8011c68:	6060      	str	r0, [r4, #4]
 8011c6a:	6863      	ldr	r3, [r4, #4]
 8011c6c:	6123      	str	r3, [r4, #16]
 8011c6e:	2300      	movs	r3, #0
 8011c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c74:	e7a8      	b.n	8011bc8 <_printf_i+0x150>
 8011c76:	6923      	ldr	r3, [r4, #16]
 8011c78:	462a      	mov	r2, r5
 8011c7a:	4649      	mov	r1, r9
 8011c7c:	4640      	mov	r0, r8
 8011c7e:	47d0      	blx	sl
 8011c80:	3001      	adds	r0, #1
 8011c82:	d0ab      	beq.n	8011bdc <_printf_i+0x164>
 8011c84:	6823      	ldr	r3, [r4, #0]
 8011c86:	079b      	lsls	r3, r3, #30
 8011c88:	d413      	bmi.n	8011cb2 <_printf_i+0x23a>
 8011c8a:	68e0      	ldr	r0, [r4, #12]
 8011c8c:	9b03      	ldr	r3, [sp, #12]
 8011c8e:	4298      	cmp	r0, r3
 8011c90:	bfb8      	it	lt
 8011c92:	4618      	movlt	r0, r3
 8011c94:	e7a4      	b.n	8011be0 <_printf_i+0x168>
 8011c96:	2301      	movs	r3, #1
 8011c98:	4632      	mov	r2, r6
 8011c9a:	4649      	mov	r1, r9
 8011c9c:	4640      	mov	r0, r8
 8011c9e:	47d0      	blx	sl
 8011ca0:	3001      	adds	r0, #1
 8011ca2:	d09b      	beq.n	8011bdc <_printf_i+0x164>
 8011ca4:	3501      	adds	r5, #1
 8011ca6:	68e3      	ldr	r3, [r4, #12]
 8011ca8:	9903      	ldr	r1, [sp, #12]
 8011caa:	1a5b      	subs	r3, r3, r1
 8011cac:	42ab      	cmp	r3, r5
 8011cae:	dcf2      	bgt.n	8011c96 <_printf_i+0x21e>
 8011cb0:	e7eb      	b.n	8011c8a <_printf_i+0x212>
 8011cb2:	2500      	movs	r5, #0
 8011cb4:	f104 0619 	add.w	r6, r4, #25
 8011cb8:	e7f5      	b.n	8011ca6 <_printf_i+0x22e>
 8011cba:	bf00      	nop
 8011cbc:	0801561b 	.word	0x0801561b
 8011cc0:	0801562c 	.word	0x0801562c

08011cc4 <iprintf>:
 8011cc4:	b40f      	push	{r0, r1, r2, r3}
 8011cc6:	4b0a      	ldr	r3, [pc, #40]	; (8011cf0 <iprintf+0x2c>)
 8011cc8:	b513      	push	{r0, r1, r4, lr}
 8011cca:	681c      	ldr	r4, [r3, #0]
 8011ccc:	b124      	cbz	r4, 8011cd8 <iprintf+0x14>
 8011cce:	69a3      	ldr	r3, [r4, #24]
 8011cd0:	b913      	cbnz	r3, 8011cd8 <iprintf+0x14>
 8011cd2:	4620      	mov	r0, r4
 8011cd4:	f7ff f886 	bl	8010de4 <__sinit>
 8011cd8:	ab05      	add	r3, sp, #20
 8011cda:	9a04      	ldr	r2, [sp, #16]
 8011cdc:	68a1      	ldr	r1, [r4, #8]
 8011cde:	9301      	str	r3, [sp, #4]
 8011ce0:	4620      	mov	r0, r4
 8011ce2:	f7ff fa55 	bl	8011190 <_vfiprintf_r>
 8011ce6:	b002      	add	sp, #8
 8011ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cec:	b004      	add	sp, #16
 8011cee:	4770      	bx	lr
 8011cf0:	20000054 	.word	0x20000054

08011cf4 <_puts_r>:
 8011cf4:	b570      	push	{r4, r5, r6, lr}
 8011cf6:	460e      	mov	r6, r1
 8011cf8:	4605      	mov	r5, r0
 8011cfa:	b118      	cbz	r0, 8011d04 <_puts_r+0x10>
 8011cfc:	6983      	ldr	r3, [r0, #24]
 8011cfe:	b90b      	cbnz	r3, 8011d04 <_puts_r+0x10>
 8011d00:	f7ff f870 	bl	8010de4 <__sinit>
 8011d04:	69ab      	ldr	r3, [r5, #24]
 8011d06:	68ac      	ldr	r4, [r5, #8]
 8011d08:	b913      	cbnz	r3, 8011d10 <_puts_r+0x1c>
 8011d0a:	4628      	mov	r0, r5
 8011d0c:	f7ff f86a 	bl	8010de4 <__sinit>
 8011d10:	4b2c      	ldr	r3, [pc, #176]	; (8011dc4 <_puts_r+0xd0>)
 8011d12:	429c      	cmp	r4, r3
 8011d14:	d120      	bne.n	8011d58 <_puts_r+0x64>
 8011d16:	686c      	ldr	r4, [r5, #4]
 8011d18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d1a:	07db      	lsls	r3, r3, #31
 8011d1c:	d405      	bmi.n	8011d2a <_puts_r+0x36>
 8011d1e:	89a3      	ldrh	r3, [r4, #12]
 8011d20:	0598      	lsls	r0, r3, #22
 8011d22:	d402      	bmi.n	8011d2a <_puts_r+0x36>
 8011d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d26:	f7ff f932 	bl	8010f8e <__retarget_lock_acquire_recursive>
 8011d2a:	89a3      	ldrh	r3, [r4, #12]
 8011d2c:	0719      	lsls	r1, r3, #28
 8011d2e:	d51d      	bpl.n	8011d6c <_puts_r+0x78>
 8011d30:	6923      	ldr	r3, [r4, #16]
 8011d32:	b1db      	cbz	r3, 8011d6c <_puts_r+0x78>
 8011d34:	3e01      	subs	r6, #1
 8011d36:	68a3      	ldr	r3, [r4, #8]
 8011d38:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011d3c:	3b01      	subs	r3, #1
 8011d3e:	60a3      	str	r3, [r4, #8]
 8011d40:	bb39      	cbnz	r1, 8011d92 <_puts_r+0x9e>
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	da38      	bge.n	8011db8 <_puts_r+0xc4>
 8011d46:	4622      	mov	r2, r4
 8011d48:	210a      	movs	r1, #10
 8011d4a:	4628      	mov	r0, r5
 8011d4c:	f000 f9aa 	bl	80120a4 <__swbuf_r>
 8011d50:	3001      	adds	r0, #1
 8011d52:	d011      	beq.n	8011d78 <_puts_r+0x84>
 8011d54:	250a      	movs	r5, #10
 8011d56:	e011      	b.n	8011d7c <_puts_r+0x88>
 8011d58:	4b1b      	ldr	r3, [pc, #108]	; (8011dc8 <_puts_r+0xd4>)
 8011d5a:	429c      	cmp	r4, r3
 8011d5c:	d101      	bne.n	8011d62 <_puts_r+0x6e>
 8011d5e:	68ac      	ldr	r4, [r5, #8]
 8011d60:	e7da      	b.n	8011d18 <_puts_r+0x24>
 8011d62:	4b1a      	ldr	r3, [pc, #104]	; (8011dcc <_puts_r+0xd8>)
 8011d64:	429c      	cmp	r4, r3
 8011d66:	bf08      	it	eq
 8011d68:	68ec      	ldreq	r4, [r5, #12]
 8011d6a:	e7d5      	b.n	8011d18 <_puts_r+0x24>
 8011d6c:	4621      	mov	r1, r4
 8011d6e:	4628      	mov	r0, r5
 8011d70:	f000 f9fc 	bl	801216c <__swsetup_r>
 8011d74:	2800      	cmp	r0, #0
 8011d76:	d0dd      	beq.n	8011d34 <_puts_r+0x40>
 8011d78:	f04f 35ff 	mov.w	r5, #4294967295
 8011d7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d7e:	07da      	lsls	r2, r3, #31
 8011d80:	d405      	bmi.n	8011d8e <_puts_r+0x9a>
 8011d82:	89a3      	ldrh	r3, [r4, #12]
 8011d84:	059b      	lsls	r3, r3, #22
 8011d86:	d402      	bmi.n	8011d8e <_puts_r+0x9a>
 8011d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d8a:	f7ff f901 	bl	8010f90 <__retarget_lock_release_recursive>
 8011d8e:	4628      	mov	r0, r5
 8011d90:	bd70      	pop	{r4, r5, r6, pc}
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	da04      	bge.n	8011da0 <_puts_r+0xac>
 8011d96:	69a2      	ldr	r2, [r4, #24]
 8011d98:	429a      	cmp	r2, r3
 8011d9a:	dc06      	bgt.n	8011daa <_puts_r+0xb6>
 8011d9c:	290a      	cmp	r1, #10
 8011d9e:	d004      	beq.n	8011daa <_puts_r+0xb6>
 8011da0:	6823      	ldr	r3, [r4, #0]
 8011da2:	1c5a      	adds	r2, r3, #1
 8011da4:	6022      	str	r2, [r4, #0]
 8011da6:	7019      	strb	r1, [r3, #0]
 8011da8:	e7c5      	b.n	8011d36 <_puts_r+0x42>
 8011daa:	4622      	mov	r2, r4
 8011dac:	4628      	mov	r0, r5
 8011dae:	f000 f979 	bl	80120a4 <__swbuf_r>
 8011db2:	3001      	adds	r0, #1
 8011db4:	d1bf      	bne.n	8011d36 <_puts_r+0x42>
 8011db6:	e7df      	b.n	8011d78 <_puts_r+0x84>
 8011db8:	6823      	ldr	r3, [r4, #0]
 8011dba:	250a      	movs	r5, #10
 8011dbc:	1c5a      	adds	r2, r3, #1
 8011dbe:	6022      	str	r2, [r4, #0]
 8011dc0:	701d      	strb	r5, [r3, #0]
 8011dc2:	e7db      	b.n	8011d7c <_puts_r+0x88>
 8011dc4:	080155b4 	.word	0x080155b4
 8011dc8:	080155d4 	.word	0x080155d4
 8011dcc:	08015594 	.word	0x08015594

08011dd0 <puts>:
 8011dd0:	4b02      	ldr	r3, [pc, #8]	; (8011ddc <puts+0xc>)
 8011dd2:	4601      	mov	r1, r0
 8011dd4:	6818      	ldr	r0, [r3, #0]
 8011dd6:	f7ff bf8d 	b.w	8011cf4 <_puts_r>
 8011dda:	bf00      	nop
 8011ddc:	20000054 	.word	0x20000054

08011de0 <cleanup_glue>:
 8011de0:	b538      	push	{r3, r4, r5, lr}
 8011de2:	460c      	mov	r4, r1
 8011de4:	6809      	ldr	r1, [r1, #0]
 8011de6:	4605      	mov	r5, r0
 8011de8:	b109      	cbz	r1, 8011dee <cleanup_glue+0xe>
 8011dea:	f7ff fff9 	bl	8011de0 <cleanup_glue>
 8011dee:	4621      	mov	r1, r4
 8011df0:	4628      	mov	r0, r5
 8011df2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011df6:	f001 bda5 	b.w	8013944 <_free_r>
	...

08011dfc <_reclaim_reent>:
 8011dfc:	4b2c      	ldr	r3, [pc, #176]	; (8011eb0 <_reclaim_reent+0xb4>)
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	4283      	cmp	r3, r0
 8011e02:	b570      	push	{r4, r5, r6, lr}
 8011e04:	4604      	mov	r4, r0
 8011e06:	d051      	beq.n	8011eac <_reclaim_reent+0xb0>
 8011e08:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8011e0a:	b143      	cbz	r3, 8011e1e <_reclaim_reent+0x22>
 8011e0c:	68db      	ldr	r3, [r3, #12]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d14a      	bne.n	8011ea8 <_reclaim_reent+0xac>
 8011e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e14:	6819      	ldr	r1, [r3, #0]
 8011e16:	b111      	cbz	r1, 8011e1e <_reclaim_reent+0x22>
 8011e18:	4620      	mov	r0, r4
 8011e1a:	f001 fd93 	bl	8013944 <_free_r>
 8011e1e:	6961      	ldr	r1, [r4, #20]
 8011e20:	b111      	cbz	r1, 8011e28 <_reclaim_reent+0x2c>
 8011e22:	4620      	mov	r0, r4
 8011e24:	f001 fd8e 	bl	8013944 <_free_r>
 8011e28:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8011e2a:	b111      	cbz	r1, 8011e32 <_reclaim_reent+0x36>
 8011e2c:	4620      	mov	r0, r4
 8011e2e:	f001 fd89 	bl	8013944 <_free_r>
 8011e32:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011e34:	b111      	cbz	r1, 8011e3c <_reclaim_reent+0x40>
 8011e36:	4620      	mov	r0, r4
 8011e38:	f001 fd84 	bl	8013944 <_free_r>
 8011e3c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011e3e:	b111      	cbz	r1, 8011e46 <_reclaim_reent+0x4a>
 8011e40:	4620      	mov	r0, r4
 8011e42:	f001 fd7f 	bl	8013944 <_free_r>
 8011e46:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8011e48:	b111      	cbz	r1, 8011e50 <_reclaim_reent+0x54>
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	f001 fd7a 	bl	8013944 <_free_r>
 8011e50:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8011e52:	b111      	cbz	r1, 8011e5a <_reclaim_reent+0x5e>
 8011e54:	4620      	mov	r0, r4
 8011e56:	f001 fd75 	bl	8013944 <_free_r>
 8011e5a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8011e5c:	b111      	cbz	r1, 8011e64 <_reclaim_reent+0x68>
 8011e5e:	4620      	mov	r0, r4
 8011e60:	f001 fd70 	bl	8013944 <_free_r>
 8011e64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011e66:	b111      	cbz	r1, 8011e6e <_reclaim_reent+0x72>
 8011e68:	4620      	mov	r0, r4
 8011e6a:	f001 fd6b 	bl	8013944 <_free_r>
 8011e6e:	69a3      	ldr	r3, [r4, #24]
 8011e70:	b1e3      	cbz	r3, 8011eac <_reclaim_reent+0xb0>
 8011e72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8011e74:	4620      	mov	r0, r4
 8011e76:	4798      	blx	r3
 8011e78:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011e7a:	b1b9      	cbz	r1, 8011eac <_reclaim_reent+0xb0>
 8011e7c:	4620      	mov	r0, r4
 8011e7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011e82:	f7ff bfad 	b.w	8011de0 <cleanup_glue>
 8011e86:	5949      	ldr	r1, [r1, r5]
 8011e88:	b941      	cbnz	r1, 8011e9c <_reclaim_reent+0xa0>
 8011e8a:	3504      	adds	r5, #4
 8011e8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e8e:	2d80      	cmp	r5, #128	; 0x80
 8011e90:	68d9      	ldr	r1, [r3, #12]
 8011e92:	d1f8      	bne.n	8011e86 <_reclaim_reent+0x8a>
 8011e94:	4620      	mov	r0, r4
 8011e96:	f001 fd55 	bl	8013944 <_free_r>
 8011e9a:	e7ba      	b.n	8011e12 <_reclaim_reent+0x16>
 8011e9c:	680e      	ldr	r6, [r1, #0]
 8011e9e:	4620      	mov	r0, r4
 8011ea0:	f001 fd50 	bl	8013944 <_free_r>
 8011ea4:	4631      	mov	r1, r6
 8011ea6:	e7ef      	b.n	8011e88 <_reclaim_reent+0x8c>
 8011ea8:	2500      	movs	r5, #0
 8011eaa:	e7ef      	b.n	8011e8c <_reclaim_reent+0x90>
 8011eac:	bd70      	pop	{r4, r5, r6, pc}
 8011eae:	bf00      	nop
 8011eb0:	20000054 	.word	0x20000054

08011eb4 <_sbrk_r>:
 8011eb4:	b538      	push	{r3, r4, r5, lr}
 8011eb6:	4d06      	ldr	r5, [pc, #24]	; (8011ed0 <_sbrk_r+0x1c>)
 8011eb8:	2300      	movs	r3, #0
 8011eba:	4604      	mov	r4, r0
 8011ebc:	4608      	mov	r0, r1
 8011ebe:	602b      	str	r3, [r5, #0]
 8011ec0:	f7f0 fbf8 	bl	80026b4 <_sbrk>
 8011ec4:	1c43      	adds	r3, r0, #1
 8011ec6:	d102      	bne.n	8011ece <_sbrk_r+0x1a>
 8011ec8:	682b      	ldr	r3, [r5, #0]
 8011eca:	b103      	cbz	r3, 8011ece <_sbrk_r+0x1a>
 8011ecc:	6023      	str	r3, [r4, #0]
 8011ece:	bd38      	pop	{r3, r4, r5, pc}
 8011ed0:	20003868 	.word	0x20003868

08011ed4 <siprintf>:
 8011ed4:	b40e      	push	{r1, r2, r3}
 8011ed6:	b500      	push	{lr}
 8011ed8:	b09c      	sub	sp, #112	; 0x70
 8011eda:	ab1d      	add	r3, sp, #116	; 0x74
 8011edc:	9002      	str	r0, [sp, #8]
 8011ede:	9006      	str	r0, [sp, #24]
 8011ee0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011ee4:	4809      	ldr	r0, [pc, #36]	; (8011f0c <siprintf+0x38>)
 8011ee6:	9107      	str	r1, [sp, #28]
 8011ee8:	9104      	str	r1, [sp, #16]
 8011eea:	4909      	ldr	r1, [pc, #36]	; (8011f10 <siprintf+0x3c>)
 8011eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ef0:	9105      	str	r1, [sp, #20]
 8011ef2:	6800      	ldr	r0, [r0, #0]
 8011ef4:	9301      	str	r3, [sp, #4]
 8011ef6:	a902      	add	r1, sp, #8
 8011ef8:	f001 fdfa 	bl	8013af0 <_svfiprintf_r>
 8011efc:	9b02      	ldr	r3, [sp, #8]
 8011efe:	2200      	movs	r2, #0
 8011f00:	701a      	strb	r2, [r3, #0]
 8011f02:	b01c      	add	sp, #112	; 0x70
 8011f04:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f08:	b003      	add	sp, #12
 8011f0a:	4770      	bx	lr
 8011f0c:	20000054 	.word	0x20000054
 8011f10:	ffff0208 	.word	0xffff0208

08011f14 <__sread>:
 8011f14:	b510      	push	{r4, lr}
 8011f16:	460c      	mov	r4, r1
 8011f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f1c:	f001 fee8 	bl	8013cf0 <_read_r>
 8011f20:	2800      	cmp	r0, #0
 8011f22:	bfab      	itete	ge
 8011f24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011f26:	89a3      	ldrhlt	r3, [r4, #12]
 8011f28:	181b      	addge	r3, r3, r0
 8011f2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011f2e:	bfac      	ite	ge
 8011f30:	6563      	strge	r3, [r4, #84]	; 0x54
 8011f32:	81a3      	strhlt	r3, [r4, #12]
 8011f34:	bd10      	pop	{r4, pc}

08011f36 <__swrite>:
 8011f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f3a:	461f      	mov	r7, r3
 8011f3c:	898b      	ldrh	r3, [r1, #12]
 8011f3e:	05db      	lsls	r3, r3, #23
 8011f40:	4605      	mov	r5, r0
 8011f42:	460c      	mov	r4, r1
 8011f44:	4616      	mov	r6, r2
 8011f46:	d505      	bpl.n	8011f54 <__swrite+0x1e>
 8011f48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f4c:	2302      	movs	r3, #2
 8011f4e:	2200      	movs	r2, #0
 8011f50:	f001 f8d2 	bl	80130f8 <_lseek_r>
 8011f54:	89a3      	ldrh	r3, [r4, #12]
 8011f56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011f5e:	81a3      	strh	r3, [r4, #12]
 8011f60:	4632      	mov	r2, r6
 8011f62:	463b      	mov	r3, r7
 8011f64:	4628      	mov	r0, r5
 8011f66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f6a:	f000 b8ed 	b.w	8012148 <_write_r>

08011f6e <__sseek>:
 8011f6e:	b510      	push	{r4, lr}
 8011f70:	460c      	mov	r4, r1
 8011f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f76:	f001 f8bf 	bl	80130f8 <_lseek_r>
 8011f7a:	1c43      	adds	r3, r0, #1
 8011f7c:	89a3      	ldrh	r3, [r4, #12]
 8011f7e:	bf15      	itete	ne
 8011f80:	6560      	strne	r0, [r4, #84]	; 0x54
 8011f82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011f86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011f8a:	81a3      	strheq	r3, [r4, #12]
 8011f8c:	bf18      	it	ne
 8011f8e:	81a3      	strhne	r3, [r4, #12]
 8011f90:	bd10      	pop	{r4, pc}

08011f92 <__sclose>:
 8011f92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f96:	f000 b95f 	b.w	8012258 <_close_r>

08011f9a <strncpy>:
 8011f9a:	b510      	push	{r4, lr}
 8011f9c:	3901      	subs	r1, #1
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	b132      	cbz	r2, 8011fb0 <strncpy+0x16>
 8011fa2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011fa6:	f803 4b01 	strb.w	r4, [r3], #1
 8011faa:	3a01      	subs	r2, #1
 8011fac:	2c00      	cmp	r4, #0
 8011fae:	d1f7      	bne.n	8011fa0 <strncpy+0x6>
 8011fb0:	441a      	add	r2, r3
 8011fb2:	2100      	movs	r1, #0
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	d100      	bne.n	8011fba <strncpy+0x20>
 8011fb8:	bd10      	pop	{r4, pc}
 8011fba:	f803 1b01 	strb.w	r1, [r3], #1
 8011fbe:	e7f9      	b.n	8011fb4 <strncpy+0x1a>

08011fc0 <strstr>:
 8011fc0:	780a      	ldrb	r2, [r1, #0]
 8011fc2:	b570      	push	{r4, r5, r6, lr}
 8011fc4:	b96a      	cbnz	r2, 8011fe2 <strstr+0x22>
 8011fc6:	bd70      	pop	{r4, r5, r6, pc}
 8011fc8:	429a      	cmp	r2, r3
 8011fca:	d109      	bne.n	8011fe0 <strstr+0x20>
 8011fcc:	460c      	mov	r4, r1
 8011fce:	4605      	mov	r5, r0
 8011fd0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d0f6      	beq.n	8011fc6 <strstr+0x6>
 8011fd8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011fdc:	429e      	cmp	r6, r3
 8011fde:	d0f7      	beq.n	8011fd0 <strstr+0x10>
 8011fe0:	3001      	adds	r0, #1
 8011fe2:	7803      	ldrb	r3, [r0, #0]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d1ef      	bne.n	8011fc8 <strstr+0x8>
 8011fe8:	4618      	mov	r0, r3
 8011fea:	e7ec      	b.n	8011fc6 <strstr+0x6>

08011fec <strtok>:
 8011fec:	4b16      	ldr	r3, [pc, #88]	; (8012048 <strtok+0x5c>)
 8011fee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011ff0:	681e      	ldr	r6, [r3, #0]
 8011ff2:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8011ff4:	4605      	mov	r5, r0
 8011ff6:	b9fc      	cbnz	r4, 8012038 <strtok+0x4c>
 8011ff8:	2050      	movs	r0, #80	; 0x50
 8011ffa:	9101      	str	r1, [sp, #4]
 8011ffc:	f001 f8f4 	bl	80131e8 <malloc>
 8012000:	9901      	ldr	r1, [sp, #4]
 8012002:	65b0      	str	r0, [r6, #88]	; 0x58
 8012004:	4602      	mov	r2, r0
 8012006:	b920      	cbnz	r0, 8012012 <strtok+0x26>
 8012008:	4b10      	ldr	r3, [pc, #64]	; (801204c <strtok+0x60>)
 801200a:	4811      	ldr	r0, [pc, #68]	; (8012050 <strtok+0x64>)
 801200c:	2157      	movs	r1, #87	; 0x57
 801200e:	f7fe fe6d 	bl	8010cec <__assert_func>
 8012012:	e9c0 4400 	strd	r4, r4, [r0]
 8012016:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801201a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801201e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8012022:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8012026:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801202a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801202e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8012032:	6184      	str	r4, [r0, #24]
 8012034:	7704      	strb	r4, [r0, #28]
 8012036:	6244      	str	r4, [r0, #36]	; 0x24
 8012038:	6db2      	ldr	r2, [r6, #88]	; 0x58
 801203a:	2301      	movs	r3, #1
 801203c:	4628      	mov	r0, r5
 801203e:	b002      	add	sp, #8
 8012040:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012044:	f000 b806 	b.w	8012054 <__strtok_r>
 8012048:	20000054 	.word	0x20000054
 801204c:	0801563d 	.word	0x0801563d
 8012050:	08015654 	.word	0x08015654

08012054 <__strtok_r>:
 8012054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012056:	b908      	cbnz	r0, 801205c <__strtok_r+0x8>
 8012058:	6810      	ldr	r0, [r2, #0]
 801205a:	b188      	cbz	r0, 8012080 <__strtok_r+0x2c>
 801205c:	4604      	mov	r4, r0
 801205e:	4620      	mov	r0, r4
 8012060:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012064:	460f      	mov	r7, r1
 8012066:	f817 6b01 	ldrb.w	r6, [r7], #1
 801206a:	b91e      	cbnz	r6, 8012074 <__strtok_r+0x20>
 801206c:	b965      	cbnz	r5, 8012088 <__strtok_r+0x34>
 801206e:	6015      	str	r5, [r2, #0]
 8012070:	4628      	mov	r0, r5
 8012072:	e005      	b.n	8012080 <__strtok_r+0x2c>
 8012074:	42b5      	cmp	r5, r6
 8012076:	d1f6      	bne.n	8012066 <__strtok_r+0x12>
 8012078:	2b00      	cmp	r3, #0
 801207a:	d1f0      	bne.n	801205e <__strtok_r+0xa>
 801207c:	6014      	str	r4, [r2, #0]
 801207e:	7003      	strb	r3, [r0, #0]
 8012080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012082:	461c      	mov	r4, r3
 8012084:	e00c      	b.n	80120a0 <__strtok_r+0x4c>
 8012086:	b915      	cbnz	r5, 801208e <__strtok_r+0x3a>
 8012088:	f814 3b01 	ldrb.w	r3, [r4], #1
 801208c:	460e      	mov	r6, r1
 801208e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012092:	42ab      	cmp	r3, r5
 8012094:	d1f7      	bne.n	8012086 <__strtok_r+0x32>
 8012096:	2b00      	cmp	r3, #0
 8012098:	d0f3      	beq.n	8012082 <__strtok_r+0x2e>
 801209a:	2300      	movs	r3, #0
 801209c:	f804 3c01 	strb.w	r3, [r4, #-1]
 80120a0:	6014      	str	r4, [r2, #0]
 80120a2:	e7ed      	b.n	8012080 <__strtok_r+0x2c>

080120a4 <__swbuf_r>:
 80120a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120a6:	460e      	mov	r6, r1
 80120a8:	4614      	mov	r4, r2
 80120aa:	4605      	mov	r5, r0
 80120ac:	b118      	cbz	r0, 80120b6 <__swbuf_r+0x12>
 80120ae:	6983      	ldr	r3, [r0, #24]
 80120b0:	b90b      	cbnz	r3, 80120b6 <__swbuf_r+0x12>
 80120b2:	f7fe fe97 	bl	8010de4 <__sinit>
 80120b6:	4b21      	ldr	r3, [pc, #132]	; (801213c <__swbuf_r+0x98>)
 80120b8:	429c      	cmp	r4, r3
 80120ba:	d12b      	bne.n	8012114 <__swbuf_r+0x70>
 80120bc:	686c      	ldr	r4, [r5, #4]
 80120be:	69a3      	ldr	r3, [r4, #24]
 80120c0:	60a3      	str	r3, [r4, #8]
 80120c2:	89a3      	ldrh	r3, [r4, #12]
 80120c4:	071a      	lsls	r2, r3, #28
 80120c6:	d52f      	bpl.n	8012128 <__swbuf_r+0x84>
 80120c8:	6923      	ldr	r3, [r4, #16]
 80120ca:	b36b      	cbz	r3, 8012128 <__swbuf_r+0x84>
 80120cc:	6923      	ldr	r3, [r4, #16]
 80120ce:	6820      	ldr	r0, [r4, #0]
 80120d0:	1ac0      	subs	r0, r0, r3
 80120d2:	6963      	ldr	r3, [r4, #20]
 80120d4:	b2f6      	uxtb	r6, r6
 80120d6:	4283      	cmp	r3, r0
 80120d8:	4637      	mov	r7, r6
 80120da:	dc04      	bgt.n	80120e6 <__swbuf_r+0x42>
 80120dc:	4621      	mov	r1, r4
 80120de:	4628      	mov	r0, r5
 80120e0:	f000 ffca 	bl	8013078 <_fflush_r>
 80120e4:	bb30      	cbnz	r0, 8012134 <__swbuf_r+0x90>
 80120e6:	68a3      	ldr	r3, [r4, #8]
 80120e8:	3b01      	subs	r3, #1
 80120ea:	60a3      	str	r3, [r4, #8]
 80120ec:	6823      	ldr	r3, [r4, #0]
 80120ee:	1c5a      	adds	r2, r3, #1
 80120f0:	6022      	str	r2, [r4, #0]
 80120f2:	701e      	strb	r6, [r3, #0]
 80120f4:	6963      	ldr	r3, [r4, #20]
 80120f6:	3001      	adds	r0, #1
 80120f8:	4283      	cmp	r3, r0
 80120fa:	d004      	beq.n	8012106 <__swbuf_r+0x62>
 80120fc:	89a3      	ldrh	r3, [r4, #12]
 80120fe:	07db      	lsls	r3, r3, #31
 8012100:	d506      	bpl.n	8012110 <__swbuf_r+0x6c>
 8012102:	2e0a      	cmp	r6, #10
 8012104:	d104      	bne.n	8012110 <__swbuf_r+0x6c>
 8012106:	4621      	mov	r1, r4
 8012108:	4628      	mov	r0, r5
 801210a:	f000 ffb5 	bl	8013078 <_fflush_r>
 801210e:	b988      	cbnz	r0, 8012134 <__swbuf_r+0x90>
 8012110:	4638      	mov	r0, r7
 8012112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012114:	4b0a      	ldr	r3, [pc, #40]	; (8012140 <__swbuf_r+0x9c>)
 8012116:	429c      	cmp	r4, r3
 8012118:	d101      	bne.n	801211e <__swbuf_r+0x7a>
 801211a:	68ac      	ldr	r4, [r5, #8]
 801211c:	e7cf      	b.n	80120be <__swbuf_r+0x1a>
 801211e:	4b09      	ldr	r3, [pc, #36]	; (8012144 <__swbuf_r+0xa0>)
 8012120:	429c      	cmp	r4, r3
 8012122:	bf08      	it	eq
 8012124:	68ec      	ldreq	r4, [r5, #12]
 8012126:	e7ca      	b.n	80120be <__swbuf_r+0x1a>
 8012128:	4621      	mov	r1, r4
 801212a:	4628      	mov	r0, r5
 801212c:	f000 f81e 	bl	801216c <__swsetup_r>
 8012130:	2800      	cmp	r0, #0
 8012132:	d0cb      	beq.n	80120cc <__swbuf_r+0x28>
 8012134:	f04f 37ff 	mov.w	r7, #4294967295
 8012138:	e7ea      	b.n	8012110 <__swbuf_r+0x6c>
 801213a:	bf00      	nop
 801213c:	080155b4 	.word	0x080155b4
 8012140:	080155d4 	.word	0x080155d4
 8012144:	08015594 	.word	0x08015594

08012148 <_write_r>:
 8012148:	b538      	push	{r3, r4, r5, lr}
 801214a:	4d07      	ldr	r5, [pc, #28]	; (8012168 <_write_r+0x20>)
 801214c:	4604      	mov	r4, r0
 801214e:	4608      	mov	r0, r1
 8012150:	4611      	mov	r1, r2
 8012152:	2200      	movs	r2, #0
 8012154:	602a      	str	r2, [r5, #0]
 8012156:	461a      	mov	r2, r3
 8012158:	f7ef fab2 	bl	80016c0 <_write>
 801215c:	1c43      	adds	r3, r0, #1
 801215e:	d102      	bne.n	8012166 <_write_r+0x1e>
 8012160:	682b      	ldr	r3, [r5, #0]
 8012162:	b103      	cbz	r3, 8012166 <_write_r+0x1e>
 8012164:	6023      	str	r3, [r4, #0]
 8012166:	bd38      	pop	{r3, r4, r5, pc}
 8012168:	20003868 	.word	0x20003868

0801216c <__swsetup_r>:
 801216c:	4b32      	ldr	r3, [pc, #200]	; (8012238 <__swsetup_r+0xcc>)
 801216e:	b570      	push	{r4, r5, r6, lr}
 8012170:	681d      	ldr	r5, [r3, #0]
 8012172:	4606      	mov	r6, r0
 8012174:	460c      	mov	r4, r1
 8012176:	b125      	cbz	r5, 8012182 <__swsetup_r+0x16>
 8012178:	69ab      	ldr	r3, [r5, #24]
 801217a:	b913      	cbnz	r3, 8012182 <__swsetup_r+0x16>
 801217c:	4628      	mov	r0, r5
 801217e:	f7fe fe31 	bl	8010de4 <__sinit>
 8012182:	4b2e      	ldr	r3, [pc, #184]	; (801223c <__swsetup_r+0xd0>)
 8012184:	429c      	cmp	r4, r3
 8012186:	d10f      	bne.n	80121a8 <__swsetup_r+0x3c>
 8012188:	686c      	ldr	r4, [r5, #4]
 801218a:	89a3      	ldrh	r3, [r4, #12]
 801218c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012190:	0719      	lsls	r1, r3, #28
 8012192:	d42c      	bmi.n	80121ee <__swsetup_r+0x82>
 8012194:	06dd      	lsls	r5, r3, #27
 8012196:	d411      	bmi.n	80121bc <__swsetup_r+0x50>
 8012198:	2309      	movs	r3, #9
 801219a:	6033      	str	r3, [r6, #0]
 801219c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80121a0:	81a3      	strh	r3, [r4, #12]
 80121a2:	f04f 30ff 	mov.w	r0, #4294967295
 80121a6:	e03e      	b.n	8012226 <__swsetup_r+0xba>
 80121a8:	4b25      	ldr	r3, [pc, #148]	; (8012240 <__swsetup_r+0xd4>)
 80121aa:	429c      	cmp	r4, r3
 80121ac:	d101      	bne.n	80121b2 <__swsetup_r+0x46>
 80121ae:	68ac      	ldr	r4, [r5, #8]
 80121b0:	e7eb      	b.n	801218a <__swsetup_r+0x1e>
 80121b2:	4b24      	ldr	r3, [pc, #144]	; (8012244 <__swsetup_r+0xd8>)
 80121b4:	429c      	cmp	r4, r3
 80121b6:	bf08      	it	eq
 80121b8:	68ec      	ldreq	r4, [r5, #12]
 80121ba:	e7e6      	b.n	801218a <__swsetup_r+0x1e>
 80121bc:	0758      	lsls	r0, r3, #29
 80121be:	d512      	bpl.n	80121e6 <__swsetup_r+0x7a>
 80121c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80121c2:	b141      	cbz	r1, 80121d6 <__swsetup_r+0x6a>
 80121c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121c8:	4299      	cmp	r1, r3
 80121ca:	d002      	beq.n	80121d2 <__swsetup_r+0x66>
 80121cc:	4630      	mov	r0, r6
 80121ce:	f001 fbb9 	bl	8013944 <_free_r>
 80121d2:	2300      	movs	r3, #0
 80121d4:	6363      	str	r3, [r4, #52]	; 0x34
 80121d6:	89a3      	ldrh	r3, [r4, #12]
 80121d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80121dc:	81a3      	strh	r3, [r4, #12]
 80121de:	2300      	movs	r3, #0
 80121e0:	6063      	str	r3, [r4, #4]
 80121e2:	6923      	ldr	r3, [r4, #16]
 80121e4:	6023      	str	r3, [r4, #0]
 80121e6:	89a3      	ldrh	r3, [r4, #12]
 80121e8:	f043 0308 	orr.w	r3, r3, #8
 80121ec:	81a3      	strh	r3, [r4, #12]
 80121ee:	6923      	ldr	r3, [r4, #16]
 80121f0:	b94b      	cbnz	r3, 8012206 <__swsetup_r+0x9a>
 80121f2:	89a3      	ldrh	r3, [r4, #12]
 80121f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80121f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80121fc:	d003      	beq.n	8012206 <__swsetup_r+0x9a>
 80121fe:	4621      	mov	r1, r4
 8012200:	4630      	mov	r0, r6
 8012202:	f000 ffb1 	bl	8013168 <__smakebuf_r>
 8012206:	89a0      	ldrh	r0, [r4, #12]
 8012208:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801220c:	f010 0301 	ands.w	r3, r0, #1
 8012210:	d00a      	beq.n	8012228 <__swsetup_r+0xbc>
 8012212:	2300      	movs	r3, #0
 8012214:	60a3      	str	r3, [r4, #8]
 8012216:	6963      	ldr	r3, [r4, #20]
 8012218:	425b      	negs	r3, r3
 801221a:	61a3      	str	r3, [r4, #24]
 801221c:	6923      	ldr	r3, [r4, #16]
 801221e:	b943      	cbnz	r3, 8012232 <__swsetup_r+0xc6>
 8012220:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012224:	d1ba      	bne.n	801219c <__swsetup_r+0x30>
 8012226:	bd70      	pop	{r4, r5, r6, pc}
 8012228:	0781      	lsls	r1, r0, #30
 801222a:	bf58      	it	pl
 801222c:	6963      	ldrpl	r3, [r4, #20]
 801222e:	60a3      	str	r3, [r4, #8]
 8012230:	e7f4      	b.n	801221c <__swsetup_r+0xb0>
 8012232:	2000      	movs	r0, #0
 8012234:	e7f7      	b.n	8012226 <__swsetup_r+0xba>
 8012236:	bf00      	nop
 8012238:	20000054 	.word	0x20000054
 801223c:	080155b4 	.word	0x080155b4
 8012240:	080155d4 	.word	0x080155d4
 8012244:	08015594 	.word	0x08015594

08012248 <abort>:
 8012248:	b508      	push	{r3, lr}
 801224a:	2006      	movs	r0, #6
 801224c:	f001 fd8a 	bl	8013d64 <raise>
 8012250:	2001      	movs	r0, #1
 8012252:	f7f0 f9d3 	bl	80025fc <_exit>
	...

08012258 <_close_r>:
 8012258:	b538      	push	{r3, r4, r5, lr}
 801225a:	4d06      	ldr	r5, [pc, #24]	; (8012274 <_close_r+0x1c>)
 801225c:	2300      	movs	r3, #0
 801225e:	4604      	mov	r4, r0
 8012260:	4608      	mov	r0, r1
 8012262:	602b      	str	r3, [r5, #0]
 8012264:	f7f0 f9f1 	bl	800264a <_close>
 8012268:	1c43      	adds	r3, r0, #1
 801226a:	d102      	bne.n	8012272 <_close_r+0x1a>
 801226c:	682b      	ldr	r3, [r5, #0]
 801226e:	b103      	cbz	r3, 8012272 <_close_r+0x1a>
 8012270:	6023      	str	r3, [r4, #0]
 8012272:	bd38      	pop	{r3, r4, r5, pc}
 8012274:	20003868 	.word	0x20003868

08012278 <quorem>:
 8012278:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801227c:	6903      	ldr	r3, [r0, #16]
 801227e:	690c      	ldr	r4, [r1, #16]
 8012280:	42a3      	cmp	r3, r4
 8012282:	4607      	mov	r7, r0
 8012284:	f2c0 8081 	blt.w	801238a <quorem+0x112>
 8012288:	3c01      	subs	r4, #1
 801228a:	f101 0814 	add.w	r8, r1, #20
 801228e:	f100 0514 	add.w	r5, r0, #20
 8012292:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012296:	9301      	str	r3, [sp, #4]
 8012298:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801229c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80122a0:	3301      	adds	r3, #1
 80122a2:	429a      	cmp	r2, r3
 80122a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80122a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80122ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80122b0:	d331      	bcc.n	8012316 <quorem+0x9e>
 80122b2:	f04f 0e00 	mov.w	lr, #0
 80122b6:	4640      	mov	r0, r8
 80122b8:	46ac      	mov	ip, r5
 80122ba:	46f2      	mov	sl, lr
 80122bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80122c0:	b293      	uxth	r3, r2
 80122c2:	fb06 e303 	mla	r3, r6, r3, lr
 80122c6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80122ca:	b29b      	uxth	r3, r3
 80122cc:	ebaa 0303 	sub.w	r3, sl, r3
 80122d0:	f8dc a000 	ldr.w	sl, [ip]
 80122d4:	0c12      	lsrs	r2, r2, #16
 80122d6:	fa13 f38a 	uxtah	r3, r3, sl
 80122da:	fb06 e202 	mla	r2, r6, r2, lr
 80122de:	9300      	str	r3, [sp, #0]
 80122e0:	9b00      	ldr	r3, [sp, #0]
 80122e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80122e6:	b292      	uxth	r2, r2
 80122e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80122ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80122f0:	f8bd 3000 	ldrh.w	r3, [sp]
 80122f4:	4581      	cmp	r9, r0
 80122f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122fa:	f84c 3b04 	str.w	r3, [ip], #4
 80122fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012302:	d2db      	bcs.n	80122bc <quorem+0x44>
 8012304:	f855 300b 	ldr.w	r3, [r5, fp]
 8012308:	b92b      	cbnz	r3, 8012316 <quorem+0x9e>
 801230a:	9b01      	ldr	r3, [sp, #4]
 801230c:	3b04      	subs	r3, #4
 801230e:	429d      	cmp	r5, r3
 8012310:	461a      	mov	r2, r3
 8012312:	d32e      	bcc.n	8012372 <quorem+0xfa>
 8012314:	613c      	str	r4, [r7, #16]
 8012316:	4638      	mov	r0, r7
 8012318:	f001 f9fc 	bl	8013714 <__mcmp>
 801231c:	2800      	cmp	r0, #0
 801231e:	db24      	blt.n	801236a <quorem+0xf2>
 8012320:	3601      	adds	r6, #1
 8012322:	4628      	mov	r0, r5
 8012324:	f04f 0c00 	mov.w	ip, #0
 8012328:	f858 2b04 	ldr.w	r2, [r8], #4
 801232c:	f8d0 e000 	ldr.w	lr, [r0]
 8012330:	b293      	uxth	r3, r2
 8012332:	ebac 0303 	sub.w	r3, ip, r3
 8012336:	0c12      	lsrs	r2, r2, #16
 8012338:	fa13 f38e 	uxtah	r3, r3, lr
 801233c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012340:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012344:	b29b      	uxth	r3, r3
 8012346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801234a:	45c1      	cmp	r9, r8
 801234c:	f840 3b04 	str.w	r3, [r0], #4
 8012350:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012354:	d2e8      	bcs.n	8012328 <quorem+0xb0>
 8012356:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801235a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801235e:	b922      	cbnz	r2, 801236a <quorem+0xf2>
 8012360:	3b04      	subs	r3, #4
 8012362:	429d      	cmp	r5, r3
 8012364:	461a      	mov	r2, r3
 8012366:	d30a      	bcc.n	801237e <quorem+0x106>
 8012368:	613c      	str	r4, [r7, #16]
 801236a:	4630      	mov	r0, r6
 801236c:	b003      	add	sp, #12
 801236e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012372:	6812      	ldr	r2, [r2, #0]
 8012374:	3b04      	subs	r3, #4
 8012376:	2a00      	cmp	r2, #0
 8012378:	d1cc      	bne.n	8012314 <quorem+0x9c>
 801237a:	3c01      	subs	r4, #1
 801237c:	e7c7      	b.n	801230e <quorem+0x96>
 801237e:	6812      	ldr	r2, [r2, #0]
 8012380:	3b04      	subs	r3, #4
 8012382:	2a00      	cmp	r2, #0
 8012384:	d1f0      	bne.n	8012368 <quorem+0xf0>
 8012386:	3c01      	subs	r4, #1
 8012388:	e7eb      	b.n	8012362 <quorem+0xea>
 801238a:	2000      	movs	r0, #0
 801238c:	e7ee      	b.n	801236c <quorem+0xf4>
	...

08012390 <_dtoa_r>:
 8012390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012394:	ed2d 8b04 	vpush	{d8-d9}
 8012398:	ec57 6b10 	vmov	r6, r7, d0
 801239c:	b093      	sub	sp, #76	; 0x4c
 801239e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80123a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80123a4:	9106      	str	r1, [sp, #24]
 80123a6:	ee10 aa10 	vmov	sl, s0
 80123aa:	4604      	mov	r4, r0
 80123ac:	9209      	str	r2, [sp, #36]	; 0x24
 80123ae:	930c      	str	r3, [sp, #48]	; 0x30
 80123b0:	46bb      	mov	fp, r7
 80123b2:	b975      	cbnz	r5, 80123d2 <_dtoa_r+0x42>
 80123b4:	2010      	movs	r0, #16
 80123b6:	f000 ff17 	bl	80131e8 <malloc>
 80123ba:	4602      	mov	r2, r0
 80123bc:	6260      	str	r0, [r4, #36]	; 0x24
 80123be:	b920      	cbnz	r0, 80123ca <_dtoa_r+0x3a>
 80123c0:	4ba7      	ldr	r3, [pc, #668]	; (8012660 <_dtoa_r+0x2d0>)
 80123c2:	21ea      	movs	r1, #234	; 0xea
 80123c4:	48a7      	ldr	r0, [pc, #668]	; (8012664 <_dtoa_r+0x2d4>)
 80123c6:	f7fe fc91 	bl	8010cec <__assert_func>
 80123ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80123ce:	6005      	str	r5, [r0, #0]
 80123d0:	60c5      	str	r5, [r0, #12]
 80123d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123d4:	6819      	ldr	r1, [r3, #0]
 80123d6:	b151      	cbz	r1, 80123ee <_dtoa_r+0x5e>
 80123d8:	685a      	ldr	r2, [r3, #4]
 80123da:	604a      	str	r2, [r1, #4]
 80123dc:	2301      	movs	r3, #1
 80123de:	4093      	lsls	r3, r2
 80123e0:	608b      	str	r3, [r1, #8]
 80123e2:	4620      	mov	r0, r4
 80123e4:	f000 ff54 	bl	8013290 <_Bfree>
 80123e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123ea:	2200      	movs	r2, #0
 80123ec:	601a      	str	r2, [r3, #0]
 80123ee:	1e3b      	subs	r3, r7, #0
 80123f0:	bfaa      	itet	ge
 80123f2:	2300      	movge	r3, #0
 80123f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80123f8:	f8c8 3000 	strge.w	r3, [r8]
 80123fc:	4b9a      	ldr	r3, [pc, #616]	; (8012668 <_dtoa_r+0x2d8>)
 80123fe:	bfbc      	itt	lt
 8012400:	2201      	movlt	r2, #1
 8012402:	f8c8 2000 	strlt.w	r2, [r8]
 8012406:	ea33 030b 	bics.w	r3, r3, fp
 801240a:	d11b      	bne.n	8012444 <_dtoa_r+0xb4>
 801240c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801240e:	f242 730f 	movw	r3, #9999	; 0x270f
 8012412:	6013      	str	r3, [r2, #0]
 8012414:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012418:	4333      	orrs	r3, r6
 801241a:	f000 8592 	beq.w	8012f42 <_dtoa_r+0xbb2>
 801241e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012420:	b963      	cbnz	r3, 801243c <_dtoa_r+0xac>
 8012422:	4b92      	ldr	r3, [pc, #584]	; (801266c <_dtoa_r+0x2dc>)
 8012424:	e022      	b.n	801246c <_dtoa_r+0xdc>
 8012426:	4b92      	ldr	r3, [pc, #584]	; (8012670 <_dtoa_r+0x2e0>)
 8012428:	9301      	str	r3, [sp, #4]
 801242a:	3308      	adds	r3, #8
 801242c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801242e:	6013      	str	r3, [r2, #0]
 8012430:	9801      	ldr	r0, [sp, #4]
 8012432:	b013      	add	sp, #76	; 0x4c
 8012434:	ecbd 8b04 	vpop	{d8-d9}
 8012438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801243c:	4b8b      	ldr	r3, [pc, #556]	; (801266c <_dtoa_r+0x2dc>)
 801243e:	9301      	str	r3, [sp, #4]
 8012440:	3303      	adds	r3, #3
 8012442:	e7f3      	b.n	801242c <_dtoa_r+0x9c>
 8012444:	2200      	movs	r2, #0
 8012446:	2300      	movs	r3, #0
 8012448:	4650      	mov	r0, sl
 801244a:	4659      	mov	r1, fp
 801244c:	f7ee fb3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8012450:	ec4b ab19 	vmov	d9, sl, fp
 8012454:	4680      	mov	r8, r0
 8012456:	b158      	cbz	r0, 8012470 <_dtoa_r+0xe0>
 8012458:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801245a:	2301      	movs	r3, #1
 801245c:	6013      	str	r3, [r2, #0]
 801245e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012460:	2b00      	cmp	r3, #0
 8012462:	f000 856b 	beq.w	8012f3c <_dtoa_r+0xbac>
 8012466:	4883      	ldr	r0, [pc, #524]	; (8012674 <_dtoa_r+0x2e4>)
 8012468:	6018      	str	r0, [r3, #0]
 801246a:	1e43      	subs	r3, r0, #1
 801246c:	9301      	str	r3, [sp, #4]
 801246e:	e7df      	b.n	8012430 <_dtoa_r+0xa0>
 8012470:	ec4b ab10 	vmov	d0, sl, fp
 8012474:	aa10      	add	r2, sp, #64	; 0x40
 8012476:	a911      	add	r1, sp, #68	; 0x44
 8012478:	4620      	mov	r0, r4
 801247a:	f001 f9f1 	bl	8013860 <__d2b>
 801247e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8012482:	ee08 0a10 	vmov	s16, r0
 8012486:	2d00      	cmp	r5, #0
 8012488:	f000 8084 	beq.w	8012594 <_dtoa_r+0x204>
 801248c:	ee19 3a90 	vmov	r3, s19
 8012490:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012494:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8012498:	4656      	mov	r6, sl
 801249a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801249e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80124a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80124a6:	4b74      	ldr	r3, [pc, #464]	; (8012678 <_dtoa_r+0x2e8>)
 80124a8:	2200      	movs	r2, #0
 80124aa:	4630      	mov	r0, r6
 80124ac:	4639      	mov	r1, r7
 80124ae:	f7ed feeb 	bl	8000288 <__aeabi_dsub>
 80124b2:	a365      	add	r3, pc, #404	; (adr r3, 8012648 <_dtoa_r+0x2b8>)
 80124b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b8:	f7ee f89e 	bl	80005f8 <__aeabi_dmul>
 80124bc:	a364      	add	r3, pc, #400	; (adr r3, 8012650 <_dtoa_r+0x2c0>)
 80124be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124c2:	f7ed fee3 	bl	800028c <__adddf3>
 80124c6:	4606      	mov	r6, r0
 80124c8:	4628      	mov	r0, r5
 80124ca:	460f      	mov	r7, r1
 80124cc:	f7ee f82a 	bl	8000524 <__aeabi_i2d>
 80124d0:	a361      	add	r3, pc, #388	; (adr r3, 8012658 <_dtoa_r+0x2c8>)
 80124d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d6:	f7ee f88f 	bl	80005f8 <__aeabi_dmul>
 80124da:	4602      	mov	r2, r0
 80124dc:	460b      	mov	r3, r1
 80124de:	4630      	mov	r0, r6
 80124e0:	4639      	mov	r1, r7
 80124e2:	f7ed fed3 	bl	800028c <__adddf3>
 80124e6:	4606      	mov	r6, r0
 80124e8:	460f      	mov	r7, r1
 80124ea:	f7ee fb35 	bl	8000b58 <__aeabi_d2iz>
 80124ee:	2200      	movs	r2, #0
 80124f0:	9000      	str	r0, [sp, #0]
 80124f2:	2300      	movs	r3, #0
 80124f4:	4630      	mov	r0, r6
 80124f6:	4639      	mov	r1, r7
 80124f8:	f7ee faf0 	bl	8000adc <__aeabi_dcmplt>
 80124fc:	b150      	cbz	r0, 8012514 <_dtoa_r+0x184>
 80124fe:	9800      	ldr	r0, [sp, #0]
 8012500:	f7ee f810 	bl	8000524 <__aeabi_i2d>
 8012504:	4632      	mov	r2, r6
 8012506:	463b      	mov	r3, r7
 8012508:	f7ee fade 	bl	8000ac8 <__aeabi_dcmpeq>
 801250c:	b910      	cbnz	r0, 8012514 <_dtoa_r+0x184>
 801250e:	9b00      	ldr	r3, [sp, #0]
 8012510:	3b01      	subs	r3, #1
 8012512:	9300      	str	r3, [sp, #0]
 8012514:	9b00      	ldr	r3, [sp, #0]
 8012516:	2b16      	cmp	r3, #22
 8012518:	d85a      	bhi.n	80125d0 <_dtoa_r+0x240>
 801251a:	9a00      	ldr	r2, [sp, #0]
 801251c:	4b57      	ldr	r3, [pc, #348]	; (801267c <_dtoa_r+0x2ec>)
 801251e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012526:	ec51 0b19 	vmov	r0, r1, d9
 801252a:	f7ee fad7 	bl	8000adc <__aeabi_dcmplt>
 801252e:	2800      	cmp	r0, #0
 8012530:	d050      	beq.n	80125d4 <_dtoa_r+0x244>
 8012532:	9b00      	ldr	r3, [sp, #0]
 8012534:	3b01      	subs	r3, #1
 8012536:	9300      	str	r3, [sp, #0]
 8012538:	2300      	movs	r3, #0
 801253a:	930b      	str	r3, [sp, #44]	; 0x2c
 801253c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801253e:	1b5d      	subs	r5, r3, r5
 8012540:	1e6b      	subs	r3, r5, #1
 8012542:	9305      	str	r3, [sp, #20]
 8012544:	bf45      	ittet	mi
 8012546:	f1c5 0301 	rsbmi	r3, r5, #1
 801254a:	9304      	strmi	r3, [sp, #16]
 801254c:	2300      	movpl	r3, #0
 801254e:	2300      	movmi	r3, #0
 8012550:	bf4c      	ite	mi
 8012552:	9305      	strmi	r3, [sp, #20]
 8012554:	9304      	strpl	r3, [sp, #16]
 8012556:	9b00      	ldr	r3, [sp, #0]
 8012558:	2b00      	cmp	r3, #0
 801255a:	db3d      	blt.n	80125d8 <_dtoa_r+0x248>
 801255c:	9b05      	ldr	r3, [sp, #20]
 801255e:	9a00      	ldr	r2, [sp, #0]
 8012560:	920a      	str	r2, [sp, #40]	; 0x28
 8012562:	4413      	add	r3, r2
 8012564:	9305      	str	r3, [sp, #20]
 8012566:	2300      	movs	r3, #0
 8012568:	9307      	str	r3, [sp, #28]
 801256a:	9b06      	ldr	r3, [sp, #24]
 801256c:	2b09      	cmp	r3, #9
 801256e:	f200 8089 	bhi.w	8012684 <_dtoa_r+0x2f4>
 8012572:	2b05      	cmp	r3, #5
 8012574:	bfc4      	itt	gt
 8012576:	3b04      	subgt	r3, #4
 8012578:	9306      	strgt	r3, [sp, #24]
 801257a:	9b06      	ldr	r3, [sp, #24]
 801257c:	f1a3 0302 	sub.w	r3, r3, #2
 8012580:	bfcc      	ite	gt
 8012582:	2500      	movgt	r5, #0
 8012584:	2501      	movle	r5, #1
 8012586:	2b03      	cmp	r3, #3
 8012588:	f200 8087 	bhi.w	801269a <_dtoa_r+0x30a>
 801258c:	e8df f003 	tbb	[pc, r3]
 8012590:	59383a2d 	.word	0x59383a2d
 8012594:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8012598:	441d      	add	r5, r3
 801259a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801259e:	2b20      	cmp	r3, #32
 80125a0:	bfc1      	itttt	gt
 80125a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80125a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80125aa:	fa0b f303 	lslgt.w	r3, fp, r3
 80125ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 80125b2:	bfda      	itte	le
 80125b4:	f1c3 0320 	rsble	r3, r3, #32
 80125b8:	fa06 f003 	lslle.w	r0, r6, r3
 80125bc:	4318      	orrgt	r0, r3
 80125be:	f7ed ffa1 	bl	8000504 <__aeabi_ui2d>
 80125c2:	2301      	movs	r3, #1
 80125c4:	4606      	mov	r6, r0
 80125c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80125ca:	3d01      	subs	r5, #1
 80125cc:	930e      	str	r3, [sp, #56]	; 0x38
 80125ce:	e76a      	b.n	80124a6 <_dtoa_r+0x116>
 80125d0:	2301      	movs	r3, #1
 80125d2:	e7b2      	b.n	801253a <_dtoa_r+0x1aa>
 80125d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80125d6:	e7b1      	b.n	801253c <_dtoa_r+0x1ac>
 80125d8:	9b04      	ldr	r3, [sp, #16]
 80125da:	9a00      	ldr	r2, [sp, #0]
 80125dc:	1a9b      	subs	r3, r3, r2
 80125de:	9304      	str	r3, [sp, #16]
 80125e0:	4253      	negs	r3, r2
 80125e2:	9307      	str	r3, [sp, #28]
 80125e4:	2300      	movs	r3, #0
 80125e6:	930a      	str	r3, [sp, #40]	; 0x28
 80125e8:	e7bf      	b.n	801256a <_dtoa_r+0x1da>
 80125ea:	2300      	movs	r3, #0
 80125ec:	9308      	str	r3, [sp, #32]
 80125ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	dc55      	bgt.n	80126a0 <_dtoa_r+0x310>
 80125f4:	2301      	movs	r3, #1
 80125f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80125fa:	461a      	mov	r2, r3
 80125fc:	9209      	str	r2, [sp, #36]	; 0x24
 80125fe:	e00c      	b.n	801261a <_dtoa_r+0x28a>
 8012600:	2301      	movs	r3, #1
 8012602:	e7f3      	b.n	80125ec <_dtoa_r+0x25c>
 8012604:	2300      	movs	r3, #0
 8012606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012608:	9308      	str	r3, [sp, #32]
 801260a:	9b00      	ldr	r3, [sp, #0]
 801260c:	4413      	add	r3, r2
 801260e:	9302      	str	r3, [sp, #8]
 8012610:	3301      	adds	r3, #1
 8012612:	2b01      	cmp	r3, #1
 8012614:	9303      	str	r3, [sp, #12]
 8012616:	bfb8      	it	lt
 8012618:	2301      	movlt	r3, #1
 801261a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801261c:	2200      	movs	r2, #0
 801261e:	6042      	str	r2, [r0, #4]
 8012620:	2204      	movs	r2, #4
 8012622:	f102 0614 	add.w	r6, r2, #20
 8012626:	429e      	cmp	r6, r3
 8012628:	6841      	ldr	r1, [r0, #4]
 801262a:	d93d      	bls.n	80126a8 <_dtoa_r+0x318>
 801262c:	4620      	mov	r0, r4
 801262e:	f000 fdef 	bl	8013210 <_Balloc>
 8012632:	9001      	str	r0, [sp, #4]
 8012634:	2800      	cmp	r0, #0
 8012636:	d13b      	bne.n	80126b0 <_dtoa_r+0x320>
 8012638:	4b11      	ldr	r3, [pc, #68]	; (8012680 <_dtoa_r+0x2f0>)
 801263a:	4602      	mov	r2, r0
 801263c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012640:	e6c0      	b.n	80123c4 <_dtoa_r+0x34>
 8012642:	2301      	movs	r3, #1
 8012644:	e7df      	b.n	8012606 <_dtoa_r+0x276>
 8012646:	bf00      	nop
 8012648:	636f4361 	.word	0x636f4361
 801264c:	3fd287a7 	.word	0x3fd287a7
 8012650:	8b60c8b3 	.word	0x8b60c8b3
 8012654:	3fc68a28 	.word	0x3fc68a28
 8012658:	509f79fb 	.word	0x509f79fb
 801265c:	3fd34413 	.word	0x3fd34413
 8012660:	0801563d 	.word	0x0801563d
 8012664:	080156be 	.word	0x080156be
 8012668:	7ff00000 	.word	0x7ff00000
 801266c:	080156ba 	.word	0x080156ba
 8012670:	080156b1 	.word	0x080156b1
 8012674:	0801561a 	.word	0x0801561a
 8012678:	3ff80000 	.word	0x3ff80000
 801267c:	080157b0 	.word	0x080157b0
 8012680:	08015719 	.word	0x08015719
 8012684:	2501      	movs	r5, #1
 8012686:	2300      	movs	r3, #0
 8012688:	9306      	str	r3, [sp, #24]
 801268a:	9508      	str	r5, [sp, #32]
 801268c:	f04f 33ff 	mov.w	r3, #4294967295
 8012690:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8012694:	2200      	movs	r2, #0
 8012696:	2312      	movs	r3, #18
 8012698:	e7b0      	b.n	80125fc <_dtoa_r+0x26c>
 801269a:	2301      	movs	r3, #1
 801269c:	9308      	str	r3, [sp, #32]
 801269e:	e7f5      	b.n	801268c <_dtoa_r+0x2fc>
 80126a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80126a6:	e7b8      	b.n	801261a <_dtoa_r+0x28a>
 80126a8:	3101      	adds	r1, #1
 80126aa:	6041      	str	r1, [r0, #4]
 80126ac:	0052      	lsls	r2, r2, #1
 80126ae:	e7b8      	b.n	8012622 <_dtoa_r+0x292>
 80126b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80126b2:	9a01      	ldr	r2, [sp, #4]
 80126b4:	601a      	str	r2, [r3, #0]
 80126b6:	9b03      	ldr	r3, [sp, #12]
 80126b8:	2b0e      	cmp	r3, #14
 80126ba:	f200 809d 	bhi.w	80127f8 <_dtoa_r+0x468>
 80126be:	2d00      	cmp	r5, #0
 80126c0:	f000 809a 	beq.w	80127f8 <_dtoa_r+0x468>
 80126c4:	9b00      	ldr	r3, [sp, #0]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	dd32      	ble.n	8012730 <_dtoa_r+0x3a0>
 80126ca:	4ab7      	ldr	r2, [pc, #732]	; (80129a8 <_dtoa_r+0x618>)
 80126cc:	f003 030f 	and.w	r3, r3, #15
 80126d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80126d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80126d8:	9b00      	ldr	r3, [sp, #0]
 80126da:	05d8      	lsls	r0, r3, #23
 80126dc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80126e0:	d516      	bpl.n	8012710 <_dtoa_r+0x380>
 80126e2:	4bb2      	ldr	r3, [pc, #712]	; (80129ac <_dtoa_r+0x61c>)
 80126e4:	ec51 0b19 	vmov	r0, r1, d9
 80126e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80126ec:	f7ee f8ae 	bl	800084c <__aeabi_ddiv>
 80126f0:	f007 070f 	and.w	r7, r7, #15
 80126f4:	4682      	mov	sl, r0
 80126f6:	468b      	mov	fp, r1
 80126f8:	2503      	movs	r5, #3
 80126fa:	4eac      	ldr	r6, [pc, #688]	; (80129ac <_dtoa_r+0x61c>)
 80126fc:	b957      	cbnz	r7, 8012714 <_dtoa_r+0x384>
 80126fe:	4642      	mov	r2, r8
 8012700:	464b      	mov	r3, r9
 8012702:	4650      	mov	r0, sl
 8012704:	4659      	mov	r1, fp
 8012706:	f7ee f8a1 	bl	800084c <__aeabi_ddiv>
 801270a:	4682      	mov	sl, r0
 801270c:	468b      	mov	fp, r1
 801270e:	e028      	b.n	8012762 <_dtoa_r+0x3d2>
 8012710:	2502      	movs	r5, #2
 8012712:	e7f2      	b.n	80126fa <_dtoa_r+0x36a>
 8012714:	07f9      	lsls	r1, r7, #31
 8012716:	d508      	bpl.n	801272a <_dtoa_r+0x39a>
 8012718:	4640      	mov	r0, r8
 801271a:	4649      	mov	r1, r9
 801271c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012720:	f7ed ff6a 	bl	80005f8 <__aeabi_dmul>
 8012724:	3501      	adds	r5, #1
 8012726:	4680      	mov	r8, r0
 8012728:	4689      	mov	r9, r1
 801272a:	107f      	asrs	r7, r7, #1
 801272c:	3608      	adds	r6, #8
 801272e:	e7e5      	b.n	80126fc <_dtoa_r+0x36c>
 8012730:	f000 809b 	beq.w	801286a <_dtoa_r+0x4da>
 8012734:	9b00      	ldr	r3, [sp, #0]
 8012736:	4f9d      	ldr	r7, [pc, #628]	; (80129ac <_dtoa_r+0x61c>)
 8012738:	425e      	negs	r6, r3
 801273a:	4b9b      	ldr	r3, [pc, #620]	; (80129a8 <_dtoa_r+0x618>)
 801273c:	f006 020f 	and.w	r2, r6, #15
 8012740:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012748:	ec51 0b19 	vmov	r0, r1, d9
 801274c:	f7ed ff54 	bl	80005f8 <__aeabi_dmul>
 8012750:	1136      	asrs	r6, r6, #4
 8012752:	4682      	mov	sl, r0
 8012754:	468b      	mov	fp, r1
 8012756:	2300      	movs	r3, #0
 8012758:	2502      	movs	r5, #2
 801275a:	2e00      	cmp	r6, #0
 801275c:	d17a      	bne.n	8012854 <_dtoa_r+0x4c4>
 801275e:	2b00      	cmp	r3, #0
 8012760:	d1d3      	bne.n	801270a <_dtoa_r+0x37a>
 8012762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012764:	2b00      	cmp	r3, #0
 8012766:	f000 8082 	beq.w	801286e <_dtoa_r+0x4de>
 801276a:	4b91      	ldr	r3, [pc, #580]	; (80129b0 <_dtoa_r+0x620>)
 801276c:	2200      	movs	r2, #0
 801276e:	4650      	mov	r0, sl
 8012770:	4659      	mov	r1, fp
 8012772:	f7ee f9b3 	bl	8000adc <__aeabi_dcmplt>
 8012776:	2800      	cmp	r0, #0
 8012778:	d079      	beq.n	801286e <_dtoa_r+0x4de>
 801277a:	9b03      	ldr	r3, [sp, #12]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d076      	beq.n	801286e <_dtoa_r+0x4de>
 8012780:	9b02      	ldr	r3, [sp, #8]
 8012782:	2b00      	cmp	r3, #0
 8012784:	dd36      	ble.n	80127f4 <_dtoa_r+0x464>
 8012786:	9b00      	ldr	r3, [sp, #0]
 8012788:	4650      	mov	r0, sl
 801278a:	4659      	mov	r1, fp
 801278c:	1e5f      	subs	r7, r3, #1
 801278e:	2200      	movs	r2, #0
 8012790:	4b88      	ldr	r3, [pc, #544]	; (80129b4 <_dtoa_r+0x624>)
 8012792:	f7ed ff31 	bl	80005f8 <__aeabi_dmul>
 8012796:	9e02      	ldr	r6, [sp, #8]
 8012798:	4682      	mov	sl, r0
 801279a:	468b      	mov	fp, r1
 801279c:	3501      	adds	r5, #1
 801279e:	4628      	mov	r0, r5
 80127a0:	f7ed fec0 	bl	8000524 <__aeabi_i2d>
 80127a4:	4652      	mov	r2, sl
 80127a6:	465b      	mov	r3, fp
 80127a8:	f7ed ff26 	bl	80005f8 <__aeabi_dmul>
 80127ac:	4b82      	ldr	r3, [pc, #520]	; (80129b8 <_dtoa_r+0x628>)
 80127ae:	2200      	movs	r2, #0
 80127b0:	f7ed fd6c 	bl	800028c <__adddf3>
 80127b4:	46d0      	mov	r8, sl
 80127b6:	46d9      	mov	r9, fp
 80127b8:	4682      	mov	sl, r0
 80127ba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80127be:	2e00      	cmp	r6, #0
 80127c0:	d158      	bne.n	8012874 <_dtoa_r+0x4e4>
 80127c2:	4b7e      	ldr	r3, [pc, #504]	; (80129bc <_dtoa_r+0x62c>)
 80127c4:	2200      	movs	r2, #0
 80127c6:	4640      	mov	r0, r8
 80127c8:	4649      	mov	r1, r9
 80127ca:	f7ed fd5d 	bl	8000288 <__aeabi_dsub>
 80127ce:	4652      	mov	r2, sl
 80127d0:	465b      	mov	r3, fp
 80127d2:	4680      	mov	r8, r0
 80127d4:	4689      	mov	r9, r1
 80127d6:	f7ee f99f 	bl	8000b18 <__aeabi_dcmpgt>
 80127da:	2800      	cmp	r0, #0
 80127dc:	f040 8295 	bne.w	8012d0a <_dtoa_r+0x97a>
 80127e0:	4652      	mov	r2, sl
 80127e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80127e6:	4640      	mov	r0, r8
 80127e8:	4649      	mov	r1, r9
 80127ea:	f7ee f977 	bl	8000adc <__aeabi_dcmplt>
 80127ee:	2800      	cmp	r0, #0
 80127f0:	f040 8289 	bne.w	8012d06 <_dtoa_r+0x976>
 80127f4:	ec5b ab19 	vmov	sl, fp, d9
 80127f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	f2c0 8148 	blt.w	8012a90 <_dtoa_r+0x700>
 8012800:	9a00      	ldr	r2, [sp, #0]
 8012802:	2a0e      	cmp	r2, #14
 8012804:	f300 8144 	bgt.w	8012a90 <_dtoa_r+0x700>
 8012808:	4b67      	ldr	r3, [pc, #412]	; (80129a8 <_dtoa_r+0x618>)
 801280a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801280e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012814:	2b00      	cmp	r3, #0
 8012816:	f280 80d5 	bge.w	80129c4 <_dtoa_r+0x634>
 801281a:	9b03      	ldr	r3, [sp, #12]
 801281c:	2b00      	cmp	r3, #0
 801281e:	f300 80d1 	bgt.w	80129c4 <_dtoa_r+0x634>
 8012822:	f040 826f 	bne.w	8012d04 <_dtoa_r+0x974>
 8012826:	4b65      	ldr	r3, [pc, #404]	; (80129bc <_dtoa_r+0x62c>)
 8012828:	2200      	movs	r2, #0
 801282a:	4640      	mov	r0, r8
 801282c:	4649      	mov	r1, r9
 801282e:	f7ed fee3 	bl	80005f8 <__aeabi_dmul>
 8012832:	4652      	mov	r2, sl
 8012834:	465b      	mov	r3, fp
 8012836:	f7ee f965 	bl	8000b04 <__aeabi_dcmpge>
 801283a:	9e03      	ldr	r6, [sp, #12]
 801283c:	4637      	mov	r7, r6
 801283e:	2800      	cmp	r0, #0
 8012840:	f040 8245 	bne.w	8012cce <_dtoa_r+0x93e>
 8012844:	9d01      	ldr	r5, [sp, #4]
 8012846:	2331      	movs	r3, #49	; 0x31
 8012848:	f805 3b01 	strb.w	r3, [r5], #1
 801284c:	9b00      	ldr	r3, [sp, #0]
 801284e:	3301      	adds	r3, #1
 8012850:	9300      	str	r3, [sp, #0]
 8012852:	e240      	b.n	8012cd6 <_dtoa_r+0x946>
 8012854:	07f2      	lsls	r2, r6, #31
 8012856:	d505      	bpl.n	8012864 <_dtoa_r+0x4d4>
 8012858:	e9d7 2300 	ldrd	r2, r3, [r7]
 801285c:	f7ed fecc 	bl	80005f8 <__aeabi_dmul>
 8012860:	3501      	adds	r5, #1
 8012862:	2301      	movs	r3, #1
 8012864:	1076      	asrs	r6, r6, #1
 8012866:	3708      	adds	r7, #8
 8012868:	e777      	b.n	801275a <_dtoa_r+0x3ca>
 801286a:	2502      	movs	r5, #2
 801286c:	e779      	b.n	8012762 <_dtoa_r+0x3d2>
 801286e:	9f00      	ldr	r7, [sp, #0]
 8012870:	9e03      	ldr	r6, [sp, #12]
 8012872:	e794      	b.n	801279e <_dtoa_r+0x40e>
 8012874:	9901      	ldr	r1, [sp, #4]
 8012876:	4b4c      	ldr	r3, [pc, #304]	; (80129a8 <_dtoa_r+0x618>)
 8012878:	4431      	add	r1, r6
 801287a:	910d      	str	r1, [sp, #52]	; 0x34
 801287c:	9908      	ldr	r1, [sp, #32]
 801287e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012882:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012886:	2900      	cmp	r1, #0
 8012888:	d043      	beq.n	8012912 <_dtoa_r+0x582>
 801288a:	494d      	ldr	r1, [pc, #308]	; (80129c0 <_dtoa_r+0x630>)
 801288c:	2000      	movs	r0, #0
 801288e:	f7ed ffdd 	bl	800084c <__aeabi_ddiv>
 8012892:	4652      	mov	r2, sl
 8012894:	465b      	mov	r3, fp
 8012896:	f7ed fcf7 	bl	8000288 <__aeabi_dsub>
 801289a:	9d01      	ldr	r5, [sp, #4]
 801289c:	4682      	mov	sl, r0
 801289e:	468b      	mov	fp, r1
 80128a0:	4649      	mov	r1, r9
 80128a2:	4640      	mov	r0, r8
 80128a4:	f7ee f958 	bl	8000b58 <__aeabi_d2iz>
 80128a8:	4606      	mov	r6, r0
 80128aa:	f7ed fe3b 	bl	8000524 <__aeabi_i2d>
 80128ae:	4602      	mov	r2, r0
 80128b0:	460b      	mov	r3, r1
 80128b2:	4640      	mov	r0, r8
 80128b4:	4649      	mov	r1, r9
 80128b6:	f7ed fce7 	bl	8000288 <__aeabi_dsub>
 80128ba:	3630      	adds	r6, #48	; 0x30
 80128bc:	f805 6b01 	strb.w	r6, [r5], #1
 80128c0:	4652      	mov	r2, sl
 80128c2:	465b      	mov	r3, fp
 80128c4:	4680      	mov	r8, r0
 80128c6:	4689      	mov	r9, r1
 80128c8:	f7ee f908 	bl	8000adc <__aeabi_dcmplt>
 80128cc:	2800      	cmp	r0, #0
 80128ce:	d163      	bne.n	8012998 <_dtoa_r+0x608>
 80128d0:	4642      	mov	r2, r8
 80128d2:	464b      	mov	r3, r9
 80128d4:	4936      	ldr	r1, [pc, #216]	; (80129b0 <_dtoa_r+0x620>)
 80128d6:	2000      	movs	r0, #0
 80128d8:	f7ed fcd6 	bl	8000288 <__aeabi_dsub>
 80128dc:	4652      	mov	r2, sl
 80128de:	465b      	mov	r3, fp
 80128e0:	f7ee f8fc 	bl	8000adc <__aeabi_dcmplt>
 80128e4:	2800      	cmp	r0, #0
 80128e6:	f040 80b5 	bne.w	8012a54 <_dtoa_r+0x6c4>
 80128ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80128ec:	429d      	cmp	r5, r3
 80128ee:	d081      	beq.n	80127f4 <_dtoa_r+0x464>
 80128f0:	4b30      	ldr	r3, [pc, #192]	; (80129b4 <_dtoa_r+0x624>)
 80128f2:	2200      	movs	r2, #0
 80128f4:	4650      	mov	r0, sl
 80128f6:	4659      	mov	r1, fp
 80128f8:	f7ed fe7e 	bl	80005f8 <__aeabi_dmul>
 80128fc:	4b2d      	ldr	r3, [pc, #180]	; (80129b4 <_dtoa_r+0x624>)
 80128fe:	4682      	mov	sl, r0
 8012900:	468b      	mov	fp, r1
 8012902:	4640      	mov	r0, r8
 8012904:	4649      	mov	r1, r9
 8012906:	2200      	movs	r2, #0
 8012908:	f7ed fe76 	bl	80005f8 <__aeabi_dmul>
 801290c:	4680      	mov	r8, r0
 801290e:	4689      	mov	r9, r1
 8012910:	e7c6      	b.n	80128a0 <_dtoa_r+0x510>
 8012912:	4650      	mov	r0, sl
 8012914:	4659      	mov	r1, fp
 8012916:	f7ed fe6f 	bl	80005f8 <__aeabi_dmul>
 801291a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801291c:	9d01      	ldr	r5, [sp, #4]
 801291e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012920:	4682      	mov	sl, r0
 8012922:	468b      	mov	fp, r1
 8012924:	4649      	mov	r1, r9
 8012926:	4640      	mov	r0, r8
 8012928:	f7ee f916 	bl	8000b58 <__aeabi_d2iz>
 801292c:	4606      	mov	r6, r0
 801292e:	f7ed fdf9 	bl	8000524 <__aeabi_i2d>
 8012932:	3630      	adds	r6, #48	; 0x30
 8012934:	4602      	mov	r2, r0
 8012936:	460b      	mov	r3, r1
 8012938:	4640      	mov	r0, r8
 801293a:	4649      	mov	r1, r9
 801293c:	f7ed fca4 	bl	8000288 <__aeabi_dsub>
 8012940:	f805 6b01 	strb.w	r6, [r5], #1
 8012944:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012946:	429d      	cmp	r5, r3
 8012948:	4680      	mov	r8, r0
 801294a:	4689      	mov	r9, r1
 801294c:	f04f 0200 	mov.w	r2, #0
 8012950:	d124      	bne.n	801299c <_dtoa_r+0x60c>
 8012952:	4b1b      	ldr	r3, [pc, #108]	; (80129c0 <_dtoa_r+0x630>)
 8012954:	4650      	mov	r0, sl
 8012956:	4659      	mov	r1, fp
 8012958:	f7ed fc98 	bl	800028c <__adddf3>
 801295c:	4602      	mov	r2, r0
 801295e:	460b      	mov	r3, r1
 8012960:	4640      	mov	r0, r8
 8012962:	4649      	mov	r1, r9
 8012964:	f7ee f8d8 	bl	8000b18 <__aeabi_dcmpgt>
 8012968:	2800      	cmp	r0, #0
 801296a:	d173      	bne.n	8012a54 <_dtoa_r+0x6c4>
 801296c:	4652      	mov	r2, sl
 801296e:	465b      	mov	r3, fp
 8012970:	4913      	ldr	r1, [pc, #76]	; (80129c0 <_dtoa_r+0x630>)
 8012972:	2000      	movs	r0, #0
 8012974:	f7ed fc88 	bl	8000288 <__aeabi_dsub>
 8012978:	4602      	mov	r2, r0
 801297a:	460b      	mov	r3, r1
 801297c:	4640      	mov	r0, r8
 801297e:	4649      	mov	r1, r9
 8012980:	f7ee f8ac 	bl	8000adc <__aeabi_dcmplt>
 8012984:	2800      	cmp	r0, #0
 8012986:	f43f af35 	beq.w	80127f4 <_dtoa_r+0x464>
 801298a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801298c:	1e6b      	subs	r3, r5, #1
 801298e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012990:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012994:	2b30      	cmp	r3, #48	; 0x30
 8012996:	d0f8      	beq.n	801298a <_dtoa_r+0x5fa>
 8012998:	9700      	str	r7, [sp, #0]
 801299a:	e049      	b.n	8012a30 <_dtoa_r+0x6a0>
 801299c:	4b05      	ldr	r3, [pc, #20]	; (80129b4 <_dtoa_r+0x624>)
 801299e:	f7ed fe2b 	bl	80005f8 <__aeabi_dmul>
 80129a2:	4680      	mov	r8, r0
 80129a4:	4689      	mov	r9, r1
 80129a6:	e7bd      	b.n	8012924 <_dtoa_r+0x594>
 80129a8:	080157b0 	.word	0x080157b0
 80129ac:	08015788 	.word	0x08015788
 80129b0:	3ff00000 	.word	0x3ff00000
 80129b4:	40240000 	.word	0x40240000
 80129b8:	401c0000 	.word	0x401c0000
 80129bc:	40140000 	.word	0x40140000
 80129c0:	3fe00000 	.word	0x3fe00000
 80129c4:	9d01      	ldr	r5, [sp, #4]
 80129c6:	4656      	mov	r6, sl
 80129c8:	465f      	mov	r7, fp
 80129ca:	4642      	mov	r2, r8
 80129cc:	464b      	mov	r3, r9
 80129ce:	4630      	mov	r0, r6
 80129d0:	4639      	mov	r1, r7
 80129d2:	f7ed ff3b 	bl	800084c <__aeabi_ddiv>
 80129d6:	f7ee f8bf 	bl	8000b58 <__aeabi_d2iz>
 80129da:	4682      	mov	sl, r0
 80129dc:	f7ed fda2 	bl	8000524 <__aeabi_i2d>
 80129e0:	4642      	mov	r2, r8
 80129e2:	464b      	mov	r3, r9
 80129e4:	f7ed fe08 	bl	80005f8 <__aeabi_dmul>
 80129e8:	4602      	mov	r2, r0
 80129ea:	460b      	mov	r3, r1
 80129ec:	4630      	mov	r0, r6
 80129ee:	4639      	mov	r1, r7
 80129f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80129f4:	f7ed fc48 	bl	8000288 <__aeabi_dsub>
 80129f8:	f805 6b01 	strb.w	r6, [r5], #1
 80129fc:	9e01      	ldr	r6, [sp, #4]
 80129fe:	9f03      	ldr	r7, [sp, #12]
 8012a00:	1bae      	subs	r6, r5, r6
 8012a02:	42b7      	cmp	r7, r6
 8012a04:	4602      	mov	r2, r0
 8012a06:	460b      	mov	r3, r1
 8012a08:	d135      	bne.n	8012a76 <_dtoa_r+0x6e6>
 8012a0a:	f7ed fc3f 	bl	800028c <__adddf3>
 8012a0e:	4642      	mov	r2, r8
 8012a10:	464b      	mov	r3, r9
 8012a12:	4606      	mov	r6, r0
 8012a14:	460f      	mov	r7, r1
 8012a16:	f7ee f87f 	bl	8000b18 <__aeabi_dcmpgt>
 8012a1a:	b9d0      	cbnz	r0, 8012a52 <_dtoa_r+0x6c2>
 8012a1c:	4642      	mov	r2, r8
 8012a1e:	464b      	mov	r3, r9
 8012a20:	4630      	mov	r0, r6
 8012a22:	4639      	mov	r1, r7
 8012a24:	f7ee f850 	bl	8000ac8 <__aeabi_dcmpeq>
 8012a28:	b110      	cbz	r0, 8012a30 <_dtoa_r+0x6a0>
 8012a2a:	f01a 0f01 	tst.w	sl, #1
 8012a2e:	d110      	bne.n	8012a52 <_dtoa_r+0x6c2>
 8012a30:	4620      	mov	r0, r4
 8012a32:	ee18 1a10 	vmov	r1, s16
 8012a36:	f000 fc2b 	bl	8013290 <_Bfree>
 8012a3a:	2300      	movs	r3, #0
 8012a3c:	9800      	ldr	r0, [sp, #0]
 8012a3e:	702b      	strb	r3, [r5, #0]
 8012a40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012a42:	3001      	adds	r0, #1
 8012a44:	6018      	str	r0, [r3, #0]
 8012a46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	f43f acf1 	beq.w	8012430 <_dtoa_r+0xa0>
 8012a4e:	601d      	str	r5, [r3, #0]
 8012a50:	e4ee      	b.n	8012430 <_dtoa_r+0xa0>
 8012a52:	9f00      	ldr	r7, [sp, #0]
 8012a54:	462b      	mov	r3, r5
 8012a56:	461d      	mov	r5, r3
 8012a58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012a5c:	2a39      	cmp	r2, #57	; 0x39
 8012a5e:	d106      	bne.n	8012a6e <_dtoa_r+0x6de>
 8012a60:	9a01      	ldr	r2, [sp, #4]
 8012a62:	429a      	cmp	r2, r3
 8012a64:	d1f7      	bne.n	8012a56 <_dtoa_r+0x6c6>
 8012a66:	9901      	ldr	r1, [sp, #4]
 8012a68:	2230      	movs	r2, #48	; 0x30
 8012a6a:	3701      	adds	r7, #1
 8012a6c:	700a      	strb	r2, [r1, #0]
 8012a6e:	781a      	ldrb	r2, [r3, #0]
 8012a70:	3201      	adds	r2, #1
 8012a72:	701a      	strb	r2, [r3, #0]
 8012a74:	e790      	b.n	8012998 <_dtoa_r+0x608>
 8012a76:	4ba6      	ldr	r3, [pc, #664]	; (8012d10 <_dtoa_r+0x980>)
 8012a78:	2200      	movs	r2, #0
 8012a7a:	f7ed fdbd 	bl	80005f8 <__aeabi_dmul>
 8012a7e:	2200      	movs	r2, #0
 8012a80:	2300      	movs	r3, #0
 8012a82:	4606      	mov	r6, r0
 8012a84:	460f      	mov	r7, r1
 8012a86:	f7ee f81f 	bl	8000ac8 <__aeabi_dcmpeq>
 8012a8a:	2800      	cmp	r0, #0
 8012a8c:	d09d      	beq.n	80129ca <_dtoa_r+0x63a>
 8012a8e:	e7cf      	b.n	8012a30 <_dtoa_r+0x6a0>
 8012a90:	9a08      	ldr	r2, [sp, #32]
 8012a92:	2a00      	cmp	r2, #0
 8012a94:	f000 80d7 	beq.w	8012c46 <_dtoa_r+0x8b6>
 8012a98:	9a06      	ldr	r2, [sp, #24]
 8012a9a:	2a01      	cmp	r2, #1
 8012a9c:	f300 80ba 	bgt.w	8012c14 <_dtoa_r+0x884>
 8012aa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012aa2:	2a00      	cmp	r2, #0
 8012aa4:	f000 80b2 	beq.w	8012c0c <_dtoa_r+0x87c>
 8012aa8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012aac:	9e07      	ldr	r6, [sp, #28]
 8012aae:	9d04      	ldr	r5, [sp, #16]
 8012ab0:	9a04      	ldr	r2, [sp, #16]
 8012ab2:	441a      	add	r2, r3
 8012ab4:	9204      	str	r2, [sp, #16]
 8012ab6:	9a05      	ldr	r2, [sp, #20]
 8012ab8:	2101      	movs	r1, #1
 8012aba:	441a      	add	r2, r3
 8012abc:	4620      	mov	r0, r4
 8012abe:	9205      	str	r2, [sp, #20]
 8012ac0:	f000 fc9e 	bl	8013400 <__i2b>
 8012ac4:	4607      	mov	r7, r0
 8012ac6:	2d00      	cmp	r5, #0
 8012ac8:	dd0c      	ble.n	8012ae4 <_dtoa_r+0x754>
 8012aca:	9b05      	ldr	r3, [sp, #20]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	dd09      	ble.n	8012ae4 <_dtoa_r+0x754>
 8012ad0:	42ab      	cmp	r3, r5
 8012ad2:	9a04      	ldr	r2, [sp, #16]
 8012ad4:	bfa8      	it	ge
 8012ad6:	462b      	movge	r3, r5
 8012ad8:	1ad2      	subs	r2, r2, r3
 8012ada:	9204      	str	r2, [sp, #16]
 8012adc:	9a05      	ldr	r2, [sp, #20]
 8012ade:	1aed      	subs	r5, r5, r3
 8012ae0:	1ad3      	subs	r3, r2, r3
 8012ae2:	9305      	str	r3, [sp, #20]
 8012ae4:	9b07      	ldr	r3, [sp, #28]
 8012ae6:	b31b      	cbz	r3, 8012b30 <_dtoa_r+0x7a0>
 8012ae8:	9b08      	ldr	r3, [sp, #32]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	f000 80af 	beq.w	8012c4e <_dtoa_r+0x8be>
 8012af0:	2e00      	cmp	r6, #0
 8012af2:	dd13      	ble.n	8012b1c <_dtoa_r+0x78c>
 8012af4:	4639      	mov	r1, r7
 8012af6:	4632      	mov	r2, r6
 8012af8:	4620      	mov	r0, r4
 8012afa:	f000 fd41 	bl	8013580 <__pow5mult>
 8012afe:	ee18 2a10 	vmov	r2, s16
 8012b02:	4601      	mov	r1, r0
 8012b04:	4607      	mov	r7, r0
 8012b06:	4620      	mov	r0, r4
 8012b08:	f000 fc90 	bl	801342c <__multiply>
 8012b0c:	ee18 1a10 	vmov	r1, s16
 8012b10:	4680      	mov	r8, r0
 8012b12:	4620      	mov	r0, r4
 8012b14:	f000 fbbc 	bl	8013290 <_Bfree>
 8012b18:	ee08 8a10 	vmov	s16, r8
 8012b1c:	9b07      	ldr	r3, [sp, #28]
 8012b1e:	1b9a      	subs	r2, r3, r6
 8012b20:	d006      	beq.n	8012b30 <_dtoa_r+0x7a0>
 8012b22:	ee18 1a10 	vmov	r1, s16
 8012b26:	4620      	mov	r0, r4
 8012b28:	f000 fd2a 	bl	8013580 <__pow5mult>
 8012b2c:	ee08 0a10 	vmov	s16, r0
 8012b30:	2101      	movs	r1, #1
 8012b32:	4620      	mov	r0, r4
 8012b34:	f000 fc64 	bl	8013400 <__i2b>
 8012b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	4606      	mov	r6, r0
 8012b3e:	f340 8088 	ble.w	8012c52 <_dtoa_r+0x8c2>
 8012b42:	461a      	mov	r2, r3
 8012b44:	4601      	mov	r1, r0
 8012b46:	4620      	mov	r0, r4
 8012b48:	f000 fd1a 	bl	8013580 <__pow5mult>
 8012b4c:	9b06      	ldr	r3, [sp, #24]
 8012b4e:	2b01      	cmp	r3, #1
 8012b50:	4606      	mov	r6, r0
 8012b52:	f340 8081 	ble.w	8012c58 <_dtoa_r+0x8c8>
 8012b56:	f04f 0800 	mov.w	r8, #0
 8012b5a:	6933      	ldr	r3, [r6, #16]
 8012b5c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012b60:	6918      	ldr	r0, [r3, #16]
 8012b62:	f000 fbfd 	bl	8013360 <__hi0bits>
 8012b66:	f1c0 0020 	rsb	r0, r0, #32
 8012b6a:	9b05      	ldr	r3, [sp, #20]
 8012b6c:	4418      	add	r0, r3
 8012b6e:	f010 001f 	ands.w	r0, r0, #31
 8012b72:	f000 8092 	beq.w	8012c9a <_dtoa_r+0x90a>
 8012b76:	f1c0 0320 	rsb	r3, r0, #32
 8012b7a:	2b04      	cmp	r3, #4
 8012b7c:	f340 808a 	ble.w	8012c94 <_dtoa_r+0x904>
 8012b80:	f1c0 001c 	rsb	r0, r0, #28
 8012b84:	9b04      	ldr	r3, [sp, #16]
 8012b86:	4403      	add	r3, r0
 8012b88:	9304      	str	r3, [sp, #16]
 8012b8a:	9b05      	ldr	r3, [sp, #20]
 8012b8c:	4403      	add	r3, r0
 8012b8e:	4405      	add	r5, r0
 8012b90:	9305      	str	r3, [sp, #20]
 8012b92:	9b04      	ldr	r3, [sp, #16]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	dd07      	ble.n	8012ba8 <_dtoa_r+0x818>
 8012b98:	ee18 1a10 	vmov	r1, s16
 8012b9c:	461a      	mov	r2, r3
 8012b9e:	4620      	mov	r0, r4
 8012ba0:	f000 fd48 	bl	8013634 <__lshift>
 8012ba4:	ee08 0a10 	vmov	s16, r0
 8012ba8:	9b05      	ldr	r3, [sp, #20]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	dd05      	ble.n	8012bba <_dtoa_r+0x82a>
 8012bae:	4631      	mov	r1, r6
 8012bb0:	461a      	mov	r2, r3
 8012bb2:	4620      	mov	r0, r4
 8012bb4:	f000 fd3e 	bl	8013634 <__lshift>
 8012bb8:	4606      	mov	r6, r0
 8012bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d06e      	beq.n	8012c9e <_dtoa_r+0x90e>
 8012bc0:	ee18 0a10 	vmov	r0, s16
 8012bc4:	4631      	mov	r1, r6
 8012bc6:	f000 fda5 	bl	8013714 <__mcmp>
 8012bca:	2800      	cmp	r0, #0
 8012bcc:	da67      	bge.n	8012c9e <_dtoa_r+0x90e>
 8012bce:	9b00      	ldr	r3, [sp, #0]
 8012bd0:	3b01      	subs	r3, #1
 8012bd2:	ee18 1a10 	vmov	r1, s16
 8012bd6:	9300      	str	r3, [sp, #0]
 8012bd8:	220a      	movs	r2, #10
 8012bda:	2300      	movs	r3, #0
 8012bdc:	4620      	mov	r0, r4
 8012bde:	f000 fb79 	bl	80132d4 <__multadd>
 8012be2:	9b08      	ldr	r3, [sp, #32]
 8012be4:	ee08 0a10 	vmov	s16, r0
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	f000 81b1 	beq.w	8012f50 <_dtoa_r+0xbc0>
 8012bee:	2300      	movs	r3, #0
 8012bf0:	4639      	mov	r1, r7
 8012bf2:	220a      	movs	r2, #10
 8012bf4:	4620      	mov	r0, r4
 8012bf6:	f000 fb6d 	bl	80132d4 <__multadd>
 8012bfa:	9b02      	ldr	r3, [sp, #8]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	4607      	mov	r7, r0
 8012c00:	f300 808e 	bgt.w	8012d20 <_dtoa_r+0x990>
 8012c04:	9b06      	ldr	r3, [sp, #24]
 8012c06:	2b02      	cmp	r3, #2
 8012c08:	dc51      	bgt.n	8012cae <_dtoa_r+0x91e>
 8012c0a:	e089      	b.n	8012d20 <_dtoa_r+0x990>
 8012c0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012c0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012c12:	e74b      	b.n	8012aac <_dtoa_r+0x71c>
 8012c14:	9b03      	ldr	r3, [sp, #12]
 8012c16:	1e5e      	subs	r6, r3, #1
 8012c18:	9b07      	ldr	r3, [sp, #28]
 8012c1a:	42b3      	cmp	r3, r6
 8012c1c:	bfbf      	itttt	lt
 8012c1e:	9b07      	ldrlt	r3, [sp, #28]
 8012c20:	9607      	strlt	r6, [sp, #28]
 8012c22:	1af2      	sublt	r2, r6, r3
 8012c24:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012c26:	bfb6      	itet	lt
 8012c28:	189b      	addlt	r3, r3, r2
 8012c2a:	1b9e      	subge	r6, r3, r6
 8012c2c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8012c2e:	9b03      	ldr	r3, [sp, #12]
 8012c30:	bfb8      	it	lt
 8012c32:	2600      	movlt	r6, #0
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	bfb7      	itett	lt
 8012c38:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8012c3c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8012c40:	1a9d      	sublt	r5, r3, r2
 8012c42:	2300      	movlt	r3, #0
 8012c44:	e734      	b.n	8012ab0 <_dtoa_r+0x720>
 8012c46:	9e07      	ldr	r6, [sp, #28]
 8012c48:	9d04      	ldr	r5, [sp, #16]
 8012c4a:	9f08      	ldr	r7, [sp, #32]
 8012c4c:	e73b      	b.n	8012ac6 <_dtoa_r+0x736>
 8012c4e:	9a07      	ldr	r2, [sp, #28]
 8012c50:	e767      	b.n	8012b22 <_dtoa_r+0x792>
 8012c52:	9b06      	ldr	r3, [sp, #24]
 8012c54:	2b01      	cmp	r3, #1
 8012c56:	dc18      	bgt.n	8012c8a <_dtoa_r+0x8fa>
 8012c58:	f1ba 0f00 	cmp.w	sl, #0
 8012c5c:	d115      	bne.n	8012c8a <_dtoa_r+0x8fa>
 8012c5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012c62:	b993      	cbnz	r3, 8012c8a <_dtoa_r+0x8fa>
 8012c64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012c68:	0d1b      	lsrs	r3, r3, #20
 8012c6a:	051b      	lsls	r3, r3, #20
 8012c6c:	b183      	cbz	r3, 8012c90 <_dtoa_r+0x900>
 8012c6e:	9b04      	ldr	r3, [sp, #16]
 8012c70:	3301      	adds	r3, #1
 8012c72:	9304      	str	r3, [sp, #16]
 8012c74:	9b05      	ldr	r3, [sp, #20]
 8012c76:	3301      	adds	r3, #1
 8012c78:	9305      	str	r3, [sp, #20]
 8012c7a:	f04f 0801 	mov.w	r8, #1
 8012c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	f47f af6a 	bne.w	8012b5a <_dtoa_r+0x7ca>
 8012c86:	2001      	movs	r0, #1
 8012c88:	e76f      	b.n	8012b6a <_dtoa_r+0x7da>
 8012c8a:	f04f 0800 	mov.w	r8, #0
 8012c8e:	e7f6      	b.n	8012c7e <_dtoa_r+0x8ee>
 8012c90:	4698      	mov	r8, r3
 8012c92:	e7f4      	b.n	8012c7e <_dtoa_r+0x8ee>
 8012c94:	f43f af7d 	beq.w	8012b92 <_dtoa_r+0x802>
 8012c98:	4618      	mov	r0, r3
 8012c9a:	301c      	adds	r0, #28
 8012c9c:	e772      	b.n	8012b84 <_dtoa_r+0x7f4>
 8012c9e:	9b03      	ldr	r3, [sp, #12]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	dc37      	bgt.n	8012d14 <_dtoa_r+0x984>
 8012ca4:	9b06      	ldr	r3, [sp, #24]
 8012ca6:	2b02      	cmp	r3, #2
 8012ca8:	dd34      	ble.n	8012d14 <_dtoa_r+0x984>
 8012caa:	9b03      	ldr	r3, [sp, #12]
 8012cac:	9302      	str	r3, [sp, #8]
 8012cae:	9b02      	ldr	r3, [sp, #8]
 8012cb0:	b96b      	cbnz	r3, 8012cce <_dtoa_r+0x93e>
 8012cb2:	4631      	mov	r1, r6
 8012cb4:	2205      	movs	r2, #5
 8012cb6:	4620      	mov	r0, r4
 8012cb8:	f000 fb0c 	bl	80132d4 <__multadd>
 8012cbc:	4601      	mov	r1, r0
 8012cbe:	4606      	mov	r6, r0
 8012cc0:	ee18 0a10 	vmov	r0, s16
 8012cc4:	f000 fd26 	bl	8013714 <__mcmp>
 8012cc8:	2800      	cmp	r0, #0
 8012cca:	f73f adbb 	bgt.w	8012844 <_dtoa_r+0x4b4>
 8012cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cd0:	9d01      	ldr	r5, [sp, #4]
 8012cd2:	43db      	mvns	r3, r3
 8012cd4:	9300      	str	r3, [sp, #0]
 8012cd6:	f04f 0800 	mov.w	r8, #0
 8012cda:	4631      	mov	r1, r6
 8012cdc:	4620      	mov	r0, r4
 8012cde:	f000 fad7 	bl	8013290 <_Bfree>
 8012ce2:	2f00      	cmp	r7, #0
 8012ce4:	f43f aea4 	beq.w	8012a30 <_dtoa_r+0x6a0>
 8012ce8:	f1b8 0f00 	cmp.w	r8, #0
 8012cec:	d005      	beq.n	8012cfa <_dtoa_r+0x96a>
 8012cee:	45b8      	cmp	r8, r7
 8012cf0:	d003      	beq.n	8012cfa <_dtoa_r+0x96a>
 8012cf2:	4641      	mov	r1, r8
 8012cf4:	4620      	mov	r0, r4
 8012cf6:	f000 facb 	bl	8013290 <_Bfree>
 8012cfa:	4639      	mov	r1, r7
 8012cfc:	4620      	mov	r0, r4
 8012cfe:	f000 fac7 	bl	8013290 <_Bfree>
 8012d02:	e695      	b.n	8012a30 <_dtoa_r+0x6a0>
 8012d04:	2600      	movs	r6, #0
 8012d06:	4637      	mov	r7, r6
 8012d08:	e7e1      	b.n	8012cce <_dtoa_r+0x93e>
 8012d0a:	9700      	str	r7, [sp, #0]
 8012d0c:	4637      	mov	r7, r6
 8012d0e:	e599      	b.n	8012844 <_dtoa_r+0x4b4>
 8012d10:	40240000 	.word	0x40240000
 8012d14:	9b08      	ldr	r3, [sp, #32]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	f000 80ca 	beq.w	8012eb0 <_dtoa_r+0xb20>
 8012d1c:	9b03      	ldr	r3, [sp, #12]
 8012d1e:	9302      	str	r3, [sp, #8]
 8012d20:	2d00      	cmp	r5, #0
 8012d22:	dd05      	ble.n	8012d30 <_dtoa_r+0x9a0>
 8012d24:	4639      	mov	r1, r7
 8012d26:	462a      	mov	r2, r5
 8012d28:	4620      	mov	r0, r4
 8012d2a:	f000 fc83 	bl	8013634 <__lshift>
 8012d2e:	4607      	mov	r7, r0
 8012d30:	f1b8 0f00 	cmp.w	r8, #0
 8012d34:	d05b      	beq.n	8012dee <_dtoa_r+0xa5e>
 8012d36:	6879      	ldr	r1, [r7, #4]
 8012d38:	4620      	mov	r0, r4
 8012d3a:	f000 fa69 	bl	8013210 <_Balloc>
 8012d3e:	4605      	mov	r5, r0
 8012d40:	b928      	cbnz	r0, 8012d4e <_dtoa_r+0x9be>
 8012d42:	4b87      	ldr	r3, [pc, #540]	; (8012f60 <_dtoa_r+0xbd0>)
 8012d44:	4602      	mov	r2, r0
 8012d46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012d4a:	f7ff bb3b 	b.w	80123c4 <_dtoa_r+0x34>
 8012d4e:	693a      	ldr	r2, [r7, #16]
 8012d50:	3202      	adds	r2, #2
 8012d52:	0092      	lsls	r2, r2, #2
 8012d54:	f107 010c 	add.w	r1, r7, #12
 8012d58:	300c      	adds	r0, #12
 8012d5a:	f7fe f92a 	bl	8010fb2 <memcpy>
 8012d5e:	2201      	movs	r2, #1
 8012d60:	4629      	mov	r1, r5
 8012d62:	4620      	mov	r0, r4
 8012d64:	f000 fc66 	bl	8013634 <__lshift>
 8012d68:	9b01      	ldr	r3, [sp, #4]
 8012d6a:	f103 0901 	add.w	r9, r3, #1
 8012d6e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8012d72:	4413      	add	r3, r2
 8012d74:	9305      	str	r3, [sp, #20]
 8012d76:	f00a 0301 	and.w	r3, sl, #1
 8012d7a:	46b8      	mov	r8, r7
 8012d7c:	9304      	str	r3, [sp, #16]
 8012d7e:	4607      	mov	r7, r0
 8012d80:	4631      	mov	r1, r6
 8012d82:	ee18 0a10 	vmov	r0, s16
 8012d86:	f7ff fa77 	bl	8012278 <quorem>
 8012d8a:	4641      	mov	r1, r8
 8012d8c:	9002      	str	r0, [sp, #8]
 8012d8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012d92:	ee18 0a10 	vmov	r0, s16
 8012d96:	f000 fcbd 	bl	8013714 <__mcmp>
 8012d9a:	463a      	mov	r2, r7
 8012d9c:	9003      	str	r0, [sp, #12]
 8012d9e:	4631      	mov	r1, r6
 8012da0:	4620      	mov	r0, r4
 8012da2:	f000 fcd3 	bl	801374c <__mdiff>
 8012da6:	68c2      	ldr	r2, [r0, #12]
 8012da8:	f109 3bff 	add.w	fp, r9, #4294967295
 8012dac:	4605      	mov	r5, r0
 8012dae:	bb02      	cbnz	r2, 8012df2 <_dtoa_r+0xa62>
 8012db0:	4601      	mov	r1, r0
 8012db2:	ee18 0a10 	vmov	r0, s16
 8012db6:	f000 fcad 	bl	8013714 <__mcmp>
 8012dba:	4602      	mov	r2, r0
 8012dbc:	4629      	mov	r1, r5
 8012dbe:	4620      	mov	r0, r4
 8012dc0:	9207      	str	r2, [sp, #28]
 8012dc2:	f000 fa65 	bl	8013290 <_Bfree>
 8012dc6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8012dca:	ea43 0102 	orr.w	r1, r3, r2
 8012dce:	9b04      	ldr	r3, [sp, #16]
 8012dd0:	430b      	orrs	r3, r1
 8012dd2:	464d      	mov	r5, r9
 8012dd4:	d10f      	bne.n	8012df6 <_dtoa_r+0xa66>
 8012dd6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012dda:	d02a      	beq.n	8012e32 <_dtoa_r+0xaa2>
 8012ddc:	9b03      	ldr	r3, [sp, #12]
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	dd02      	ble.n	8012de8 <_dtoa_r+0xa58>
 8012de2:	9b02      	ldr	r3, [sp, #8]
 8012de4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8012de8:	f88b a000 	strb.w	sl, [fp]
 8012dec:	e775      	b.n	8012cda <_dtoa_r+0x94a>
 8012dee:	4638      	mov	r0, r7
 8012df0:	e7ba      	b.n	8012d68 <_dtoa_r+0x9d8>
 8012df2:	2201      	movs	r2, #1
 8012df4:	e7e2      	b.n	8012dbc <_dtoa_r+0xa2c>
 8012df6:	9b03      	ldr	r3, [sp, #12]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	db04      	blt.n	8012e06 <_dtoa_r+0xa76>
 8012dfc:	9906      	ldr	r1, [sp, #24]
 8012dfe:	430b      	orrs	r3, r1
 8012e00:	9904      	ldr	r1, [sp, #16]
 8012e02:	430b      	orrs	r3, r1
 8012e04:	d122      	bne.n	8012e4c <_dtoa_r+0xabc>
 8012e06:	2a00      	cmp	r2, #0
 8012e08:	ddee      	ble.n	8012de8 <_dtoa_r+0xa58>
 8012e0a:	ee18 1a10 	vmov	r1, s16
 8012e0e:	2201      	movs	r2, #1
 8012e10:	4620      	mov	r0, r4
 8012e12:	f000 fc0f 	bl	8013634 <__lshift>
 8012e16:	4631      	mov	r1, r6
 8012e18:	ee08 0a10 	vmov	s16, r0
 8012e1c:	f000 fc7a 	bl	8013714 <__mcmp>
 8012e20:	2800      	cmp	r0, #0
 8012e22:	dc03      	bgt.n	8012e2c <_dtoa_r+0xa9c>
 8012e24:	d1e0      	bne.n	8012de8 <_dtoa_r+0xa58>
 8012e26:	f01a 0f01 	tst.w	sl, #1
 8012e2a:	d0dd      	beq.n	8012de8 <_dtoa_r+0xa58>
 8012e2c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012e30:	d1d7      	bne.n	8012de2 <_dtoa_r+0xa52>
 8012e32:	2339      	movs	r3, #57	; 0x39
 8012e34:	f88b 3000 	strb.w	r3, [fp]
 8012e38:	462b      	mov	r3, r5
 8012e3a:	461d      	mov	r5, r3
 8012e3c:	3b01      	subs	r3, #1
 8012e3e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012e42:	2a39      	cmp	r2, #57	; 0x39
 8012e44:	d071      	beq.n	8012f2a <_dtoa_r+0xb9a>
 8012e46:	3201      	adds	r2, #1
 8012e48:	701a      	strb	r2, [r3, #0]
 8012e4a:	e746      	b.n	8012cda <_dtoa_r+0x94a>
 8012e4c:	2a00      	cmp	r2, #0
 8012e4e:	dd07      	ble.n	8012e60 <_dtoa_r+0xad0>
 8012e50:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012e54:	d0ed      	beq.n	8012e32 <_dtoa_r+0xaa2>
 8012e56:	f10a 0301 	add.w	r3, sl, #1
 8012e5a:	f88b 3000 	strb.w	r3, [fp]
 8012e5e:	e73c      	b.n	8012cda <_dtoa_r+0x94a>
 8012e60:	9b05      	ldr	r3, [sp, #20]
 8012e62:	f809 ac01 	strb.w	sl, [r9, #-1]
 8012e66:	4599      	cmp	r9, r3
 8012e68:	d047      	beq.n	8012efa <_dtoa_r+0xb6a>
 8012e6a:	ee18 1a10 	vmov	r1, s16
 8012e6e:	2300      	movs	r3, #0
 8012e70:	220a      	movs	r2, #10
 8012e72:	4620      	mov	r0, r4
 8012e74:	f000 fa2e 	bl	80132d4 <__multadd>
 8012e78:	45b8      	cmp	r8, r7
 8012e7a:	ee08 0a10 	vmov	s16, r0
 8012e7e:	f04f 0300 	mov.w	r3, #0
 8012e82:	f04f 020a 	mov.w	r2, #10
 8012e86:	4641      	mov	r1, r8
 8012e88:	4620      	mov	r0, r4
 8012e8a:	d106      	bne.n	8012e9a <_dtoa_r+0xb0a>
 8012e8c:	f000 fa22 	bl	80132d4 <__multadd>
 8012e90:	4680      	mov	r8, r0
 8012e92:	4607      	mov	r7, r0
 8012e94:	f109 0901 	add.w	r9, r9, #1
 8012e98:	e772      	b.n	8012d80 <_dtoa_r+0x9f0>
 8012e9a:	f000 fa1b 	bl	80132d4 <__multadd>
 8012e9e:	4639      	mov	r1, r7
 8012ea0:	4680      	mov	r8, r0
 8012ea2:	2300      	movs	r3, #0
 8012ea4:	220a      	movs	r2, #10
 8012ea6:	4620      	mov	r0, r4
 8012ea8:	f000 fa14 	bl	80132d4 <__multadd>
 8012eac:	4607      	mov	r7, r0
 8012eae:	e7f1      	b.n	8012e94 <_dtoa_r+0xb04>
 8012eb0:	9b03      	ldr	r3, [sp, #12]
 8012eb2:	9302      	str	r3, [sp, #8]
 8012eb4:	9d01      	ldr	r5, [sp, #4]
 8012eb6:	ee18 0a10 	vmov	r0, s16
 8012eba:	4631      	mov	r1, r6
 8012ebc:	f7ff f9dc 	bl	8012278 <quorem>
 8012ec0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012ec4:	9b01      	ldr	r3, [sp, #4]
 8012ec6:	f805 ab01 	strb.w	sl, [r5], #1
 8012eca:	1aea      	subs	r2, r5, r3
 8012ecc:	9b02      	ldr	r3, [sp, #8]
 8012ece:	4293      	cmp	r3, r2
 8012ed0:	dd09      	ble.n	8012ee6 <_dtoa_r+0xb56>
 8012ed2:	ee18 1a10 	vmov	r1, s16
 8012ed6:	2300      	movs	r3, #0
 8012ed8:	220a      	movs	r2, #10
 8012eda:	4620      	mov	r0, r4
 8012edc:	f000 f9fa 	bl	80132d4 <__multadd>
 8012ee0:	ee08 0a10 	vmov	s16, r0
 8012ee4:	e7e7      	b.n	8012eb6 <_dtoa_r+0xb26>
 8012ee6:	9b02      	ldr	r3, [sp, #8]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	bfc8      	it	gt
 8012eec:	461d      	movgt	r5, r3
 8012eee:	9b01      	ldr	r3, [sp, #4]
 8012ef0:	bfd8      	it	le
 8012ef2:	2501      	movle	r5, #1
 8012ef4:	441d      	add	r5, r3
 8012ef6:	f04f 0800 	mov.w	r8, #0
 8012efa:	ee18 1a10 	vmov	r1, s16
 8012efe:	2201      	movs	r2, #1
 8012f00:	4620      	mov	r0, r4
 8012f02:	f000 fb97 	bl	8013634 <__lshift>
 8012f06:	4631      	mov	r1, r6
 8012f08:	ee08 0a10 	vmov	s16, r0
 8012f0c:	f000 fc02 	bl	8013714 <__mcmp>
 8012f10:	2800      	cmp	r0, #0
 8012f12:	dc91      	bgt.n	8012e38 <_dtoa_r+0xaa8>
 8012f14:	d102      	bne.n	8012f1c <_dtoa_r+0xb8c>
 8012f16:	f01a 0f01 	tst.w	sl, #1
 8012f1a:	d18d      	bne.n	8012e38 <_dtoa_r+0xaa8>
 8012f1c:	462b      	mov	r3, r5
 8012f1e:	461d      	mov	r5, r3
 8012f20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012f24:	2a30      	cmp	r2, #48	; 0x30
 8012f26:	d0fa      	beq.n	8012f1e <_dtoa_r+0xb8e>
 8012f28:	e6d7      	b.n	8012cda <_dtoa_r+0x94a>
 8012f2a:	9a01      	ldr	r2, [sp, #4]
 8012f2c:	429a      	cmp	r2, r3
 8012f2e:	d184      	bne.n	8012e3a <_dtoa_r+0xaaa>
 8012f30:	9b00      	ldr	r3, [sp, #0]
 8012f32:	3301      	adds	r3, #1
 8012f34:	9300      	str	r3, [sp, #0]
 8012f36:	2331      	movs	r3, #49	; 0x31
 8012f38:	7013      	strb	r3, [r2, #0]
 8012f3a:	e6ce      	b.n	8012cda <_dtoa_r+0x94a>
 8012f3c:	4b09      	ldr	r3, [pc, #36]	; (8012f64 <_dtoa_r+0xbd4>)
 8012f3e:	f7ff ba95 	b.w	801246c <_dtoa_r+0xdc>
 8012f42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	f47f aa6e 	bne.w	8012426 <_dtoa_r+0x96>
 8012f4a:	4b07      	ldr	r3, [pc, #28]	; (8012f68 <_dtoa_r+0xbd8>)
 8012f4c:	f7ff ba8e 	b.w	801246c <_dtoa_r+0xdc>
 8012f50:	9b02      	ldr	r3, [sp, #8]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	dcae      	bgt.n	8012eb4 <_dtoa_r+0xb24>
 8012f56:	9b06      	ldr	r3, [sp, #24]
 8012f58:	2b02      	cmp	r3, #2
 8012f5a:	f73f aea8 	bgt.w	8012cae <_dtoa_r+0x91e>
 8012f5e:	e7a9      	b.n	8012eb4 <_dtoa_r+0xb24>
 8012f60:	08015719 	.word	0x08015719
 8012f64:	08015619 	.word	0x08015619
 8012f68:	080156b1 	.word	0x080156b1

08012f6c <__sflush_r>:
 8012f6c:	898a      	ldrh	r2, [r1, #12]
 8012f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f72:	4605      	mov	r5, r0
 8012f74:	0710      	lsls	r0, r2, #28
 8012f76:	460c      	mov	r4, r1
 8012f78:	d458      	bmi.n	801302c <__sflush_r+0xc0>
 8012f7a:	684b      	ldr	r3, [r1, #4]
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	dc05      	bgt.n	8012f8c <__sflush_r+0x20>
 8012f80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	dc02      	bgt.n	8012f8c <__sflush_r+0x20>
 8012f86:	2000      	movs	r0, #0
 8012f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012f8e:	2e00      	cmp	r6, #0
 8012f90:	d0f9      	beq.n	8012f86 <__sflush_r+0x1a>
 8012f92:	2300      	movs	r3, #0
 8012f94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012f98:	682f      	ldr	r7, [r5, #0]
 8012f9a:	602b      	str	r3, [r5, #0]
 8012f9c:	d032      	beq.n	8013004 <__sflush_r+0x98>
 8012f9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012fa0:	89a3      	ldrh	r3, [r4, #12]
 8012fa2:	075a      	lsls	r2, r3, #29
 8012fa4:	d505      	bpl.n	8012fb2 <__sflush_r+0x46>
 8012fa6:	6863      	ldr	r3, [r4, #4]
 8012fa8:	1ac0      	subs	r0, r0, r3
 8012faa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012fac:	b10b      	cbz	r3, 8012fb2 <__sflush_r+0x46>
 8012fae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012fb0:	1ac0      	subs	r0, r0, r3
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	4602      	mov	r2, r0
 8012fb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012fb8:	6a21      	ldr	r1, [r4, #32]
 8012fba:	4628      	mov	r0, r5
 8012fbc:	47b0      	blx	r6
 8012fbe:	1c43      	adds	r3, r0, #1
 8012fc0:	89a3      	ldrh	r3, [r4, #12]
 8012fc2:	d106      	bne.n	8012fd2 <__sflush_r+0x66>
 8012fc4:	6829      	ldr	r1, [r5, #0]
 8012fc6:	291d      	cmp	r1, #29
 8012fc8:	d82c      	bhi.n	8013024 <__sflush_r+0xb8>
 8012fca:	4a2a      	ldr	r2, [pc, #168]	; (8013074 <__sflush_r+0x108>)
 8012fcc:	40ca      	lsrs	r2, r1
 8012fce:	07d6      	lsls	r6, r2, #31
 8012fd0:	d528      	bpl.n	8013024 <__sflush_r+0xb8>
 8012fd2:	2200      	movs	r2, #0
 8012fd4:	6062      	str	r2, [r4, #4]
 8012fd6:	04d9      	lsls	r1, r3, #19
 8012fd8:	6922      	ldr	r2, [r4, #16]
 8012fda:	6022      	str	r2, [r4, #0]
 8012fdc:	d504      	bpl.n	8012fe8 <__sflush_r+0x7c>
 8012fde:	1c42      	adds	r2, r0, #1
 8012fe0:	d101      	bne.n	8012fe6 <__sflush_r+0x7a>
 8012fe2:	682b      	ldr	r3, [r5, #0]
 8012fe4:	b903      	cbnz	r3, 8012fe8 <__sflush_r+0x7c>
 8012fe6:	6560      	str	r0, [r4, #84]	; 0x54
 8012fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012fea:	602f      	str	r7, [r5, #0]
 8012fec:	2900      	cmp	r1, #0
 8012fee:	d0ca      	beq.n	8012f86 <__sflush_r+0x1a>
 8012ff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012ff4:	4299      	cmp	r1, r3
 8012ff6:	d002      	beq.n	8012ffe <__sflush_r+0x92>
 8012ff8:	4628      	mov	r0, r5
 8012ffa:	f000 fca3 	bl	8013944 <_free_r>
 8012ffe:	2000      	movs	r0, #0
 8013000:	6360      	str	r0, [r4, #52]	; 0x34
 8013002:	e7c1      	b.n	8012f88 <__sflush_r+0x1c>
 8013004:	6a21      	ldr	r1, [r4, #32]
 8013006:	2301      	movs	r3, #1
 8013008:	4628      	mov	r0, r5
 801300a:	47b0      	blx	r6
 801300c:	1c41      	adds	r1, r0, #1
 801300e:	d1c7      	bne.n	8012fa0 <__sflush_r+0x34>
 8013010:	682b      	ldr	r3, [r5, #0]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d0c4      	beq.n	8012fa0 <__sflush_r+0x34>
 8013016:	2b1d      	cmp	r3, #29
 8013018:	d001      	beq.n	801301e <__sflush_r+0xb2>
 801301a:	2b16      	cmp	r3, #22
 801301c:	d101      	bne.n	8013022 <__sflush_r+0xb6>
 801301e:	602f      	str	r7, [r5, #0]
 8013020:	e7b1      	b.n	8012f86 <__sflush_r+0x1a>
 8013022:	89a3      	ldrh	r3, [r4, #12]
 8013024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013028:	81a3      	strh	r3, [r4, #12]
 801302a:	e7ad      	b.n	8012f88 <__sflush_r+0x1c>
 801302c:	690f      	ldr	r7, [r1, #16]
 801302e:	2f00      	cmp	r7, #0
 8013030:	d0a9      	beq.n	8012f86 <__sflush_r+0x1a>
 8013032:	0793      	lsls	r3, r2, #30
 8013034:	680e      	ldr	r6, [r1, #0]
 8013036:	bf08      	it	eq
 8013038:	694b      	ldreq	r3, [r1, #20]
 801303a:	600f      	str	r7, [r1, #0]
 801303c:	bf18      	it	ne
 801303e:	2300      	movne	r3, #0
 8013040:	eba6 0807 	sub.w	r8, r6, r7
 8013044:	608b      	str	r3, [r1, #8]
 8013046:	f1b8 0f00 	cmp.w	r8, #0
 801304a:	dd9c      	ble.n	8012f86 <__sflush_r+0x1a>
 801304c:	6a21      	ldr	r1, [r4, #32]
 801304e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013050:	4643      	mov	r3, r8
 8013052:	463a      	mov	r2, r7
 8013054:	4628      	mov	r0, r5
 8013056:	47b0      	blx	r6
 8013058:	2800      	cmp	r0, #0
 801305a:	dc06      	bgt.n	801306a <__sflush_r+0xfe>
 801305c:	89a3      	ldrh	r3, [r4, #12]
 801305e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013062:	81a3      	strh	r3, [r4, #12]
 8013064:	f04f 30ff 	mov.w	r0, #4294967295
 8013068:	e78e      	b.n	8012f88 <__sflush_r+0x1c>
 801306a:	4407      	add	r7, r0
 801306c:	eba8 0800 	sub.w	r8, r8, r0
 8013070:	e7e9      	b.n	8013046 <__sflush_r+0xda>
 8013072:	bf00      	nop
 8013074:	20400001 	.word	0x20400001

08013078 <_fflush_r>:
 8013078:	b538      	push	{r3, r4, r5, lr}
 801307a:	690b      	ldr	r3, [r1, #16]
 801307c:	4605      	mov	r5, r0
 801307e:	460c      	mov	r4, r1
 8013080:	b913      	cbnz	r3, 8013088 <_fflush_r+0x10>
 8013082:	2500      	movs	r5, #0
 8013084:	4628      	mov	r0, r5
 8013086:	bd38      	pop	{r3, r4, r5, pc}
 8013088:	b118      	cbz	r0, 8013092 <_fflush_r+0x1a>
 801308a:	6983      	ldr	r3, [r0, #24]
 801308c:	b90b      	cbnz	r3, 8013092 <_fflush_r+0x1a>
 801308e:	f7fd fea9 	bl	8010de4 <__sinit>
 8013092:	4b14      	ldr	r3, [pc, #80]	; (80130e4 <_fflush_r+0x6c>)
 8013094:	429c      	cmp	r4, r3
 8013096:	d11b      	bne.n	80130d0 <_fflush_r+0x58>
 8013098:	686c      	ldr	r4, [r5, #4]
 801309a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d0ef      	beq.n	8013082 <_fflush_r+0xa>
 80130a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80130a4:	07d0      	lsls	r0, r2, #31
 80130a6:	d404      	bmi.n	80130b2 <_fflush_r+0x3a>
 80130a8:	0599      	lsls	r1, r3, #22
 80130aa:	d402      	bmi.n	80130b2 <_fflush_r+0x3a>
 80130ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80130ae:	f7fd ff6e 	bl	8010f8e <__retarget_lock_acquire_recursive>
 80130b2:	4628      	mov	r0, r5
 80130b4:	4621      	mov	r1, r4
 80130b6:	f7ff ff59 	bl	8012f6c <__sflush_r>
 80130ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80130bc:	07da      	lsls	r2, r3, #31
 80130be:	4605      	mov	r5, r0
 80130c0:	d4e0      	bmi.n	8013084 <_fflush_r+0xc>
 80130c2:	89a3      	ldrh	r3, [r4, #12]
 80130c4:	059b      	lsls	r3, r3, #22
 80130c6:	d4dd      	bmi.n	8013084 <_fflush_r+0xc>
 80130c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80130ca:	f7fd ff61 	bl	8010f90 <__retarget_lock_release_recursive>
 80130ce:	e7d9      	b.n	8013084 <_fflush_r+0xc>
 80130d0:	4b05      	ldr	r3, [pc, #20]	; (80130e8 <_fflush_r+0x70>)
 80130d2:	429c      	cmp	r4, r3
 80130d4:	d101      	bne.n	80130da <_fflush_r+0x62>
 80130d6:	68ac      	ldr	r4, [r5, #8]
 80130d8:	e7df      	b.n	801309a <_fflush_r+0x22>
 80130da:	4b04      	ldr	r3, [pc, #16]	; (80130ec <_fflush_r+0x74>)
 80130dc:	429c      	cmp	r4, r3
 80130de:	bf08      	it	eq
 80130e0:	68ec      	ldreq	r4, [r5, #12]
 80130e2:	e7da      	b.n	801309a <_fflush_r+0x22>
 80130e4:	080155b4 	.word	0x080155b4
 80130e8:	080155d4 	.word	0x080155d4
 80130ec:	08015594 	.word	0x08015594

080130f0 <_localeconv_r>:
 80130f0:	4800      	ldr	r0, [pc, #0]	; (80130f4 <_localeconv_r+0x4>)
 80130f2:	4770      	bx	lr
 80130f4:	200001a8 	.word	0x200001a8

080130f8 <_lseek_r>:
 80130f8:	b538      	push	{r3, r4, r5, lr}
 80130fa:	4d07      	ldr	r5, [pc, #28]	; (8013118 <_lseek_r+0x20>)
 80130fc:	4604      	mov	r4, r0
 80130fe:	4608      	mov	r0, r1
 8013100:	4611      	mov	r1, r2
 8013102:	2200      	movs	r2, #0
 8013104:	602a      	str	r2, [r5, #0]
 8013106:	461a      	mov	r2, r3
 8013108:	f7ef fac6 	bl	8002698 <_lseek>
 801310c:	1c43      	adds	r3, r0, #1
 801310e:	d102      	bne.n	8013116 <_lseek_r+0x1e>
 8013110:	682b      	ldr	r3, [r5, #0]
 8013112:	b103      	cbz	r3, 8013116 <_lseek_r+0x1e>
 8013114:	6023      	str	r3, [r4, #0]
 8013116:	bd38      	pop	{r3, r4, r5, pc}
 8013118:	20003868 	.word	0x20003868

0801311c <__swhatbuf_r>:
 801311c:	b570      	push	{r4, r5, r6, lr}
 801311e:	460e      	mov	r6, r1
 8013120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013124:	2900      	cmp	r1, #0
 8013126:	b096      	sub	sp, #88	; 0x58
 8013128:	4614      	mov	r4, r2
 801312a:	461d      	mov	r5, r3
 801312c:	da08      	bge.n	8013140 <__swhatbuf_r+0x24>
 801312e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013132:	2200      	movs	r2, #0
 8013134:	602a      	str	r2, [r5, #0]
 8013136:	061a      	lsls	r2, r3, #24
 8013138:	d410      	bmi.n	801315c <__swhatbuf_r+0x40>
 801313a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801313e:	e00e      	b.n	801315e <__swhatbuf_r+0x42>
 8013140:	466a      	mov	r2, sp
 8013142:	f000 fe2b 	bl	8013d9c <_fstat_r>
 8013146:	2800      	cmp	r0, #0
 8013148:	dbf1      	blt.n	801312e <__swhatbuf_r+0x12>
 801314a:	9a01      	ldr	r2, [sp, #4]
 801314c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013150:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013154:	425a      	negs	r2, r3
 8013156:	415a      	adcs	r2, r3
 8013158:	602a      	str	r2, [r5, #0]
 801315a:	e7ee      	b.n	801313a <__swhatbuf_r+0x1e>
 801315c:	2340      	movs	r3, #64	; 0x40
 801315e:	2000      	movs	r0, #0
 8013160:	6023      	str	r3, [r4, #0]
 8013162:	b016      	add	sp, #88	; 0x58
 8013164:	bd70      	pop	{r4, r5, r6, pc}
	...

08013168 <__smakebuf_r>:
 8013168:	898b      	ldrh	r3, [r1, #12]
 801316a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801316c:	079d      	lsls	r5, r3, #30
 801316e:	4606      	mov	r6, r0
 8013170:	460c      	mov	r4, r1
 8013172:	d507      	bpl.n	8013184 <__smakebuf_r+0x1c>
 8013174:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013178:	6023      	str	r3, [r4, #0]
 801317a:	6123      	str	r3, [r4, #16]
 801317c:	2301      	movs	r3, #1
 801317e:	6163      	str	r3, [r4, #20]
 8013180:	b002      	add	sp, #8
 8013182:	bd70      	pop	{r4, r5, r6, pc}
 8013184:	ab01      	add	r3, sp, #4
 8013186:	466a      	mov	r2, sp
 8013188:	f7ff ffc8 	bl	801311c <__swhatbuf_r>
 801318c:	9900      	ldr	r1, [sp, #0]
 801318e:	4605      	mov	r5, r0
 8013190:	4630      	mov	r0, r6
 8013192:	f7fd ff5f 	bl	8011054 <_malloc_r>
 8013196:	b948      	cbnz	r0, 80131ac <__smakebuf_r+0x44>
 8013198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801319c:	059a      	lsls	r2, r3, #22
 801319e:	d4ef      	bmi.n	8013180 <__smakebuf_r+0x18>
 80131a0:	f023 0303 	bic.w	r3, r3, #3
 80131a4:	f043 0302 	orr.w	r3, r3, #2
 80131a8:	81a3      	strh	r3, [r4, #12]
 80131aa:	e7e3      	b.n	8013174 <__smakebuf_r+0xc>
 80131ac:	4b0d      	ldr	r3, [pc, #52]	; (80131e4 <__smakebuf_r+0x7c>)
 80131ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80131b0:	89a3      	ldrh	r3, [r4, #12]
 80131b2:	6020      	str	r0, [r4, #0]
 80131b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80131b8:	81a3      	strh	r3, [r4, #12]
 80131ba:	9b00      	ldr	r3, [sp, #0]
 80131bc:	6163      	str	r3, [r4, #20]
 80131be:	9b01      	ldr	r3, [sp, #4]
 80131c0:	6120      	str	r0, [r4, #16]
 80131c2:	b15b      	cbz	r3, 80131dc <__smakebuf_r+0x74>
 80131c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80131c8:	4630      	mov	r0, r6
 80131ca:	f000 fdf9 	bl	8013dc0 <_isatty_r>
 80131ce:	b128      	cbz	r0, 80131dc <__smakebuf_r+0x74>
 80131d0:	89a3      	ldrh	r3, [r4, #12]
 80131d2:	f023 0303 	bic.w	r3, r3, #3
 80131d6:	f043 0301 	orr.w	r3, r3, #1
 80131da:	81a3      	strh	r3, [r4, #12]
 80131dc:	89a0      	ldrh	r0, [r4, #12]
 80131de:	4305      	orrs	r5, r0
 80131e0:	81a5      	strh	r5, [r4, #12]
 80131e2:	e7cd      	b.n	8013180 <__smakebuf_r+0x18>
 80131e4:	08010d7d 	.word	0x08010d7d

080131e8 <malloc>:
 80131e8:	4b02      	ldr	r3, [pc, #8]	; (80131f4 <malloc+0xc>)
 80131ea:	4601      	mov	r1, r0
 80131ec:	6818      	ldr	r0, [r3, #0]
 80131ee:	f7fd bf31 	b.w	8011054 <_malloc_r>
 80131f2:	bf00      	nop
 80131f4:	20000054 	.word	0x20000054

080131f8 <__malloc_lock>:
 80131f8:	4801      	ldr	r0, [pc, #4]	; (8013200 <__malloc_lock+0x8>)
 80131fa:	f7fd bec8 	b.w	8010f8e <__retarget_lock_acquire_recursive>
 80131fe:	bf00      	nop
 8013200:	2000385c 	.word	0x2000385c

08013204 <__malloc_unlock>:
 8013204:	4801      	ldr	r0, [pc, #4]	; (801320c <__malloc_unlock+0x8>)
 8013206:	f7fd bec3 	b.w	8010f90 <__retarget_lock_release_recursive>
 801320a:	bf00      	nop
 801320c:	2000385c 	.word	0x2000385c

08013210 <_Balloc>:
 8013210:	b570      	push	{r4, r5, r6, lr}
 8013212:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013214:	4604      	mov	r4, r0
 8013216:	460d      	mov	r5, r1
 8013218:	b976      	cbnz	r6, 8013238 <_Balloc+0x28>
 801321a:	2010      	movs	r0, #16
 801321c:	f7ff ffe4 	bl	80131e8 <malloc>
 8013220:	4602      	mov	r2, r0
 8013222:	6260      	str	r0, [r4, #36]	; 0x24
 8013224:	b920      	cbnz	r0, 8013230 <_Balloc+0x20>
 8013226:	4b18      	ldr	r3, [pc, #96]	; (8013288 <_Balloc+0x78>)
 8013228:	4818      	ldr	r0, [pc, #96]	; (801328c <_Balloc+0x7c>)
 801322a:	2166      	movs	r1, #102	; 0x66
 801322c:	f7fd fd5e 	bl	8010cec <__assert_func>
 8013230:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013234:	6006      	str	r6, [r0, #0]
 8013236:	60c6      	str	r6, [r0, #12]
 8013238:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801323a:	68f3      	ldr	r3, [r6, #12]
 801323c:	b183      	cbz	r3, 8013260 <_Balloc+0x50>
 801323e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013240:	68db      	ldr	r3, [r3, #12]
 8013242:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013246:	b9b8      	cbnz	r0, 8013278 <_Balloc+0x68>
 8013248:	2101      	movs	r1, #1
 801324a:	fa01 f605 	lsl.w	r6, r1, r5
 801324e:	1d72      	adds	r2, r6, #5
 8013250:	0092      	lsls	r2, r2, #2
 8013252:	4620      	mov	r0, r4
 8013254:	f000 fb60 	bl	8013918 <_calloc_r>
 8013258:	b160      	cbz	r0, 8013274 <_Balloc+0x64>
 801325a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801325e:	e00e      	b.n	801327e <_Balloc+0x6e>
 8013260:	2221      	movs	r2, #33	; 0x21
 8013262:	2104      	movs	r1, #4
 8013264:	4620      	mov	r0, r4
 8013266:	f000 fb57 	bl	8013918 <_calloc_r>
 801326a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801326c:	60f0      	str	r0, [r6, #12]
 801326e:	68db      	ldr	r3, [r3, #12]
 8013270:	2b00      	cmp	r3, #0
 8013272:	d1e4      	bne.n	801323e <_Balloc+0x2e>
 8013274:	2000      	movs	r0, #0
 8013276:	bd70      	pop	{r4, r5, r6, pc}
 8013278:	6802      	ldr	r2, [r0, #0]
 801327a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801327e:	2300      	movs	r3, #0
 8013280:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013284:	e7f7      	b.n	8013276 <_Balloc+0x66>
 8013286:	bf00      	nop
 8013288:	0801563d 	.word	0x0801563d
 801328c:	0801572a 	.word	0x0801572a

08013290 <_Bfree>:
 8013290:	b570      	push	{r4, r5, r6, lr}
 8013292:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013294:	4605      	mov	r5, r0
 8013296:	460c      	mov	r4, r1
 8013298:	b976      	cbnz	r6, 80132b8 <_Bfree+0x28>
 801329a:	2010      	movs	r0, #16
 801329c:	f7ff ffa4 	bl	80131e8 <malloc>
 80132a0:	4602      	mov	r2, r0
 80132a2:	6268      	str	r0, [r5, #36]	; 0x24
 80132a4:	b920      	cbnz	r0, 80132b0 <_Bfree+0x20>
 80132a6:	4b09      	ldr	r3, [pc, #36]	; (80132cc <_Bfree+0x3c>)
 80132a8:	4809      	ldr	r0, [pc, #36]	; (80132d0 <_Bfree+0x40>)
 80132aa:	218a      	movs	r1, #138	; 0x8a
 80132ac:	f7fd fd1e 	bl	8010cec <__assert_func>
 80132b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80132b4:	6006      	str	r6, [r0, #0]
 80132b6:	60c6      	str	r6, [r0, #12]
 80132b8:	b13c      	cbz	r4, 80132ca <_Bfree+0x3a>
 80132ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80132bc:	6862      	ldr	r2, [r4, #4]
 80132be:	68db      	ldr	r3, [r3, #12]
 80132c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80132c4:	6021      	str	r1, [r4, #0]
 80132c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80132ca:	bd70      	pop	{r4, r5, r6, pc}
 80132cc:	0801563d 	.word	0x0801563d
 80132d0:	0801572a 	.word	0x0801572a

080132d4 <__multadd>:
 80132d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132d8:	690d      	ldr	r5, [r1, #16]
 80132da:	4607      	mov	r7, r0
 80132dc:	460c      	mov	r4, r1
 80132de:	461e      	mov	r6, r3
 80132e0:	f101 0c14 	add.w	ip, r1, #20
 80132e4:	2000      	movs	r0, #0
 80132e6:	f8dc 3000 	ldr.w	r3, [ip]
 80132ea:	b299      	uxth	r1, r3
 80132ec:	fb02 6101 	mla	r1, r2, r1, r6
 80132f0:	0c1e      	lsrs	r6, r3, #16
 80132f2:	0c0b      	lsrs	r3, r1, #16
 80132f4:	fb02 3306 	mla	r3, r2, r6, r3
 80132f8:	b289      	uxth	r1, r1
 80132fa:	3001      	adds	r0, #1
 80132fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013300:	4285      	cmp	r5, r0
 8013302:	f84c 1b04 	str.w	r1, [ip], #4
 8013306:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801330a:	dcec      	bgt.n	80132e6 <__multadd+0x12>
 801330c:	b30e      	cbz	r6, 8013352 <__multadd+0x7e>
 801330e:	68a3      	ldr	r3, [r4, #8]
 8013310:	42ab      	cmp	r3, r5
 8013312:	dc19      	bgt.n	8013348 <__multadd+0x74>
 8013314:	6861      	ldr	r1, [r4, #4]
 8013316:	4638      	mov	r0, r7
 8013318:	3101      	adds	r1, #1
 801331a:	f7ff ff79 	bl	8013210 <_Balloc>
 801331e:	4680      	mov	r8, r0
 8013320:	b928      	cbnz	r0, 801332e <__multadd+0x5a>
 8013322:	4602      	mov	r2, r0
 8013324:	4b0c      	ldr	r3, [pc, #48]	; (8013358 <__multadd+0x84>)
 8013326:	480d      	ldr	r0, [pc, #52]	; (801335c <__multadd+0x88>)
 8013328:	21b5      	movs	r1, #181	; 0xb5
 801332a:	f7fd fcdf 	bl	8010cec <__assert_func>
 801332e:	6922      	ldr	r2, [r4, #16]
 8013330:	3202      	adds	r2, #2
 8013332:	f104 010c 	add.w	r1, r4, #12
 8013336:	0092      	lsls	r2, r2, #2
 8013338:	300c      	adds	r0, #12
 801333a:	f7fd fe3a 	bl	8010fb2 <memcpy>
 801333e:	4621      	mov	r1, r4
 8013340:	4638      	mov	r0, r7
 8013342:	f7ff ffa5 	bl	8013290 <_Bfree>
 8013346:	4644      	mov	r4, r8
 8013348:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801334c:	3501      	adds	r5, #1
 801334e:	615e      	str	r6, [r3, #20]
 8013350:	6125      	str	r5, [r4, #16]
 8013352:	4620      	mov	r0, r4
 8013354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013358:	08015719 	.word	0x08015719
 801335c:	0801572a 	.word	0x0801572a

08013360 <__hi0bits>:
 8013360:	0c03      	lsrs	r3, r0, #16
 8013362:	041b      	lsls	r3, r3, #16
 8013364:	b9d3      	cbnz	r3, 801339c <__hi0bits+0x3c>
 8013366:	0400      	lsls	r0, r0, #16
 8013368:	2310      	movs	r3, #16
 801336a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801336e:	bf04      	itt	eq
 8013370:	0200      	lsleq	r0, r0, #8
 8013372:	3308      	addeq	r3, #8
 8013374:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013378:	bf04      	itt	eq
 801337a:	0100      	lsleq	r0, r0, #4
 801337c:	3304      	addeq	r3, #4
 801337e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013382:	bf04      	itt	eq
 8013384:	0080      	lsleq	r0, r0, #2
 8013386:	3302      	addeq	r3, #2
 8013388:	2800      	cmp	r0, #0
 801338a:	db05      	blt.n	8013398 <__hi0bits+0x38>
 801338c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013390:	f103 0301 	add.w	r3, r3, #1
 8013394:	bf08      	it	eq
 8013396:	2320      	moveq	r3, #32
 8013398:	4618      	mov	r0, r3
 801339a:	4770      	bx	lr
 801339c:	2300      	movs	r3, #0
 801339e:	e7e4      	b.n	801336a <__hi0bits+0xa>

080133a0 <__lo0bits>:
 80133a0:	6803      	ldr	r3, [r0, #0]
 80133a2:	f013 0207 	ands.w	r2, r3, #7
 80133a6:	4601      	mov	r1, r0
 80133a8:	d00b      	beq.n	80133c2 <__lo0bits+0x22>
 80133aa:	07da      	lsls	r2, r3, #31
 80133ac:	d423      	bmi.n	80133f6 <__lo0bits+0x56>
 80133ae:	0798      	lsls	r0, r3, #30
 80133b0:	bf49      	itett	mi
 80133b2:	085b      	lsrmi	r3, r3, #1
 80133b4:	089b      	lsrpl	r3, r3, #2
 80133b6:	2001      	movmi	r0, #1
 80133b8:	600b      	strmi	r3, [r1, #0]
 80133ba:	bf5c      	itt	pl
 80133bc:	600b      	strpl	r3, [r1, #0]
 80133be:	2002      	movpl	r0, #2
 80133c0:	4770      	bx	lr
 80133c2:	b298      	uxth	r0, r3
 80133c4:	b9a8      	cbnz	r0, 80133f2 <__lo0bits+0x52>
 80133c6:	0c1b      	lsrs	r3, r3, #16
 80133c8:	2010      	movs	r0, #16
 80133ca:	b2da      	uxtb	r2, r3
 80133cc:	b90a      	cbnz	r2, 80133d2 <__lo0bits+0x32>
 80133ce:	3008      	adds	r0, #8
 80133d0:	0a1b      	lsrs	r3, r3, #8
 80133d2:	071a      	lsls	r2, r3, #28
 80133d4:	bf04      	itt	eq
 80133d6:	091b      	lsreq	r3, r3, #4
 80133d8:	3004      	addeq	r0, #4
 80133da:	079a      	lsls	r2, r3, #30
 80133dc:	bf04      	itt	eq
 80133de:	089b      	lsreq	r3, r3, #2
 80133e0:	3002      	addeq	r0, #2
 80133e2:	07da      	lsls	r2, r3, #31
 80133e4:	d403      	bmi.n	80133ee <__lo0bits+0x4e>
 80133e6:	085b      	lsrs	r3, r3, #1
 80133e8:	f100 0001 	add.w	r0, r0, #1
 80133ec:	d005      	beq.n	80133fa <__lo0bits+0x5a>
 80133ee:	600b      	str	r3, [r1, #0]
 80133f0:	4770      	bx	lr
 80133f2:	4610      	mov	r0, r2
 80133f4:	e7e9      	b.n	80133ca <__lo0bits+0x2a>
 80133f6:	2000      	movs	r0, #0
 80133f8:	4770      	bx	lr
 80133fa:	2020      	movs	r0, #32
 80133fc:	4770      	bx	lr
	...

08013400 <__i2b>:
 8013400:	b510      	push	{r4, lr}
 8013402:	460c      	mov	r4, r1
 8013404:	2101      	movs	r1, #1
 8013406:	f7ff ff03 	bl	8013210 <_Balloc>
 801340a:	4602      	mov	r2, r0
 801340c:	b928      	cbnz	r0, 801341a <__i2b+0x1a>
 801340e:	4b05      	ldr	r3, [pc, #20]	; (8013424 <__i2b+0x24>)
 8013410:	4805      	ldr	r0, [pc, #20]	; (8013428 <__i2b+0x28>)
 8013412:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013416:	f7fd fc69 	bl	8010cec <__assert_func>
 801341a:	2301      	movs	r3, #1
 801341c:	6144      	str	r4, [r0, #20]
 801341e:	6103      	str	r3, [r0, #16]
 8013420:	bd10      	pop	{r4, pc}
 8013422:	bf00      	nop
 8013424:	08015719 	.word	0x08015719
 8013428:	0801572a 	.word	0x0801572a

0801342c <__multiply>:
 801342c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013430:	4691      	mov	r9, r2
 8013432:	690a      	ldr	r2, [r1, #16]
 8013434:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013438:	429a      	cmp	r2, r3
 801343a:	bfb8      	it	lt
 801343c:	460b      	movlt	r3, r1
 801343e:	460c      	mov	r4, r1
 8013440:	bfbc      	itt	lt
 8013442:	464c      	movlt	r4, r9
 8013444:	4699      	movlt	r9, r3
 8013446:	6927      	ldr	r7, [r4, #16]
 8013448:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801344c:	68a3      	ldr	r3, [r4, #8]
 801344e:	6861      	ldr	r1, [r4, #4]
 8013450:	eb07 060a 	add.w	r6, r7, sl
 8013454:	42b3      	cmp	r3, r6
 8013456:	b085      	sub	sp, #20
 8013458:	bfb8      	it	lt
 801345a:	3101      	addlt	r1, #1
 801345c:	f7ff fed8 	bl	8013210 <_Balloc>
 8013460:	b930      	cbnz	r0, 8013470 <__multiply+0x44>
 8013462:	4602      	mov	r2, r0
 8013464:	4b44      	ldr	r3, [pc, #272]	; (8013578 <__multiply+0x14c>)
 8013466:	4845      	ldr	r0, [pc, #276]	; (801357c <__multiply+0x150>)
 8013468:	f240 115d 	movw	r1, #349	; 0x15d
 801346c:	f7fd fc3e 	bl	8010cec <__assert_func>
 8013470:	f100 0514 	add.w	r5, r0, #20
 8013474:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013478:	462b      	mov	r3, r5
 801347a:	2200      	movs	r2, #0
 801347c:	4543      	cmp	r3, r8
 801347e:	d321      	bcc.n	80134c4 <__multiply+0x98>
 8013480:	f104 0314 	add.w	r3, r4, #20
 8013484:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013488:	f109 0314 	add.w	r3, r9, #20
 801348c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013490:	9202      	str	r2, [sp, #8]
 8013492:	1b3a      	subs	r2, r7, r4
 8013494:	3a15      	subs	r2, #21
 8013496:	f022 0203 	bic.w	r2, r2, #3
 801349a:	3204      	adds	r2, #4
 801349c:	f104 0115 	add.w	r1, r4, #21
 80134a0:	428f      	cmp	r7, r1
 80134a2:	bf38      	it	cc
 80134a4:	2204      	movcc	r2, #4
 80134a6:	9201      	str	r2, [sp, #4]
 80134a8:	9a02      	ldr	r2, [sp, #8]
 80134aa:	9303      	str	r3, [sp, #12]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	d80c      	bhi.n	80134ca <__multiply+0x9e>
 80134b0:	2e00      	cmp	r6, #0
 80134b2:	dd03      	ble.n	80134bc <__multiply+0x90>
 80134b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d05a      	beq.n	8013572 <__multiply+0x146>
 80134bc:	6106      	str	r6, [r0, #16]
 80134be:	b005      	add	sp, #20
 80134c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134c4:	f843 2b04 	str.w	r2, [r3], #4
 80134c8:	e7d8      	b.n	801347c <__multiply+0x50>
 80134ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80134ce:	f1ba 0f00 	cmp.w	sl, #0
 80134d2:	d024      	beq.n	801351e <__multiply+0xf2>
 80134d4:	f104 0e14 	add.w	lr, r4, #20
 80134d8:	46a9      	mov	r9, r5
 80134da:	f04f 0c00 	mov.w	ip, #0
 80134de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80134e2:	f8d9 1000 	ldr.w	r1, [r9]
 80134e6:	fa1f fb82 	uxth.w	fp, r2
 80134ea:	b289      	uxth	r1, r1
 80134ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80134f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80134f4:	f8d9 2000 	ldr.w	r2, [r9]
 80134f8:	4461      	add	r1, ip
 80134fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80134fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8013502:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013506:	b289      	uxth	r1, r1
 8013508:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801350c:	4577      	cmp	r7, lr
 801350e:	f849 1b04 	str.w	r1, [r9], #4
 8013512:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013516:	d8e2      	bhi.n	80134de <__multiply+0xb2>
 8013518:	9a01      	ldr	r2, [sp, #4]
 801351a:	f845 c002 	str.w	ip, [r5, r2]
 801351e:	9a03      	ldr	r2, [sp, #12]
 8013520:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013524:	3304      	adds	r3, #4
 8013526:	f1b9 0f00 	cmp.w	r9, #0
 801352a:	d020      	beq.n	801356e <__multiply+0x142>
 801352c:	6829      	ldr	r1, [r5, #0]
 801352e:	f104 0c14 	add.w	ip, r4, #20
 8013532:	46ae      	mov	lr, r5
 8013534:	f04f 0a00 	mov.w	sl, #0
 8013538:	f8bc b000 	ldrh.w	fp, [ip]
 801353c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013540:	fb09 220b 	mla	r2, r9, fp, r2
 8013544:	4492      	add	sl, r2
 8013546:	b289      	uxth	r1, r1
 8013548:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801354c:	f84e 1b04 	str.w	r1, [lr], #4
 8013550:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013554:	f8be 1000 	ldrh.w	r1, [lr]
 8013558:	0c12      	lsrs	r2, r2, #16
 801355a:	fb09 1102 	mla	r1, r9, r2, r1
 801355e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013562:	4567      	cmp	r7, ip
 8013564:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013568:	d8e6      	bhi.n	8013538 <__multiply+0x10c>
 801356a:	9a01      	ldr	r2, [sp, #4]
 801356c:	50a9      	str	r1, [r5, r2]
 801356e:	3504      	adds	r5, #4
 8013570:	e79a      	b.n	80134a8 <__multiply+0x7c>
 8013572:	3e01      	subs	r6, #1
 8013574:	e79c      	b.n	80134b0 <__multiply+0x84>
 8013576:	bf00      	nop
 8013578:	08015719 	.word	0x08015719
 801357c:	0801572a 	.word	0x0801572a

08013580 <__pow5mult>:
 8013580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013584:	4615      	mov	r5, r2
 8013586:	f012 0203 	ands.w	r2, r2, #3
 801358a:	4606      	mov	r6, r0
 801358c:	460f      	mov	r7, r1
 801358e:	d007      	beq.n	80135a0 <__pow5mult+0x20>
 8013590:	4c25      	ldr	r4, [pc, #148]	; (8013628 <__pow5mult+0xa8>)
 8013592:	3a01      	subs	r2, #1
 8013594:	2300      	movs	r3, #0
 8013596:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801359a:	f7ff fe9b 	bl	80132d4 <__multadd>
 801359e:	4607      	mov	r7, r0
 80135a0:	10ad      	asrs	r5, r5, #2
 80135a2:	d03d      	beq.n	8013620 <__pow5mult+0xa0>
 80135a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80135a6:	b97c      	cbnz	r4, 80135c8 <__pow5mult+0x48>
 80135a8:	2010      	movs	r0, #16
 80135aa:	f7ff fe1d 	bl	80131e8 <malloc>
 80135ae:	4602      	mov	r2, r0
 80135b0:	6270      	str	r0, [r6, #36]	; 0x24
 80135b2:	b928      	cbnz	r0, 80135c0 <__pow5mult+0x40>
 80135b4:	4b1d      	ldr	r3, [pc, #116]	; (801362c <__pow5mult+0xac>)
 80135b6:	481e      	ldr	r0, [pc, #120]	; (8013630 <__pow5mult+0xb0>)
 80135b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80135bc:	f7fd fb96 	bl	8010cec <__assert_func>
 80135c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80135c4:	6004      	str	r4, [r0, #0]
 80135c6:	60c4      	str	r4, [r0, #12]
 80135c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80135cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80135d0:	b94c      	cbnz	r4, 80135e6 <__pow5mult+0x66>
 80135d2:	f240 2171 	movw	r1, #625	; 0x271
 80135d6:	4630      	mov	r0, r6
 80135d8:	f7ff ff12 	bl	8013400 <__i2b>
 80135dc:	2300      	movs	r3, #0
 80135de:	f8c8 0008 	str.w	r0, [r8, #8]
 80135e2:	4604      	mov	r4, r0
 80135e4:	6003      	str	r3, [r0, #0]
 80135e6:	f04f 0900 	mov.w	r9, #0
 80135ea:	07eb      	lsls	r3, r5, #31
 80135ec:	d50a      	bpl.n	8013604 <__pow5mult+0x84>
 80135ee:	4639      	mov	r1, r7
 80135f0:	4622      	mov	r2, r4
 80135f2:	4630      	mov	r0, r6
 80135f4:	f7ff ff1a 	bl	801342c <__multiply>
 80135f8:	4639      	mov	r1, r7
 80135fa:	4680      	mov	r8, r0
 80135fc:	4630      	mov	r0, r6
 80135fe:	f7ff fe47 	bl	8013290 <_Bfree>
 8013602:	4647      	mov	r7, r8
 8013604:	106d      	asrs	r5, r5, #1
 8013606:	d00b      	beq.n	8013620 <__pow5mult+0xa0>
 8013608:	6820      	ldr	r0, [r4, #0]
 801360a:	b938      	cbnz	r0, 801361c <__pow5mult+0x9c>
 801360c:	4622      	mov	r2, r4
 801360e:	4621      	mov	r1, r4
 8013610:	4630      	mov	r0, r6
 8013612:	f7ff ff0b 	bl	801342c <__multiply>
 8013616:	6020      	str	r0, [r4, #0]
 8013618:	f8c0 9000 	str.w	r9, [r0]
 801361c:	4604      	mov	r4, r0
 801361e:	e7e4      	b.n	80135ea <__pow5mult+0x6a>
 8013620:	4638      	mov	r0, r7
 8013622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013626:	bf00      	nop
 8013628:	08015878 	.word	0x08015878
 801362c:	0801563d 	.word	0x0801563d
 8013630:	0801572a 	.word	0x0801572a

08013634 <__lshift>:
 8013634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013638:	460c      	mov	r4, r1
 801363a:	6849      	ldr	r1, [r1, #4]
 801363c:	6923      	ldr	r3, [r4, #16]
 801363e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013642:	68a3      	ldr	r3, [r4, #8]
 8013644:	4607      	mov	r7, r0
 8013646:	4691      	mov	r9, r2
 8013648:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801364c:	f108 0601 	add.w	r6, r8, #1
 8013650:	42b3      	cmp	r3, r6
 8013652:	db0b      	blt.n	801366c <__lshift+0x38>
 8013654:	4638      	mov	r0, r7
 8013656:	f7ff fddb 	bl	8013210 <_Balloc>
 801365a:	4605      	mov	r5, r0
 801365c:	b948      	cbnz	r0, 8013672 <__lshift+0x3e>
 801365e:	4602      	mov	r2, r0
 8013660:	4b2a      	ldr	r3, [pc, #168]	; (801370c <__lshift+0xd8>)
 8013662:	482b      	ldr	r0, [pc, #172]	; (8013710 <__lshift+0xdc>)
 8013664:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013668:	f7fd fb40 	bl	8010cec <__assert_func>
 801366c:	3101      	adds	r1, #1
 801366e:	005b      	lsls	r3, r3, #1
 8013670:	e7ee      	b.n	8013650 <__lshift+0x1c>
 8013672:	2300      	movs	r3, #0
 8013674:	f100 0114 	add.w	r1, r0, #20
 8013678:	f100 0210 	add.w	r2, r0, #16
 801367c:	4618      	mov	r0, r3
 801367e:	4553      	cmp	r3, sl
 8013680:	db37      	blt.n	80136f2 <__lshift+0xbe>
 8013682:	6920      	ldr	r0, [r4, #16]
 8013684:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013688:	f104 0314 	add.w	r3, r4, #20
 801368c:	f019 091f 	ands.w	r9, r9, #31
 8013690:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013694:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013698:	d02f      	beq.n	80136fa <__lshift+0xc6>
 801369a:	f1c9 0e20 	rsb	lr, r9, #32
 801369e:	468a      	mov	sl, r1
 80136a0:	f04f 0c00 	mov.w	ip, #0
 80136a4:	681a      	ldr	r2, [r3, #0]
 80136a6:	fa02 f209 	lsl.w	r2, r2, r9
 80136aa:	ea42 020c 	orr.w	r2, r2, ip
 80136ae:	f84a 2b04 	str.w	r2, [sl], #4
 80136b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80136b6:	4298      	cmp	r0, r3
 80136b8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80136bc:	d8f2      	bhi.n	80136a4 <__lshift+0x70>
 80136be:	1b03      	subs	r3, r0, r4
 80136c0:	3b15      	subs	r3, #21
 80136c2:	f023 0303 	bic.w	r3, r3, #3
 80136c6:	3304      	adds	r3, #4
 80136c8:	f104 0215 	add.w	r2, r4, #21
 80136cc:	4290      	cmp	r0, r2
 80136ce:	bf38      	it	cc
 80136d0:	2304      	movcc	r3, #4
 80136d2:	f841 c003 	str.w	ip, [r1, r3]
 80136d6:	f1bc 0f00 	cmp.w	ip, #0
 80136da:	d001      	beq.n	80136e0 <__lshift+0xac>
 80136dc:	f108 0602 	add.w	r6, r8, #2
 80136e0:	3e01      	subs	r6, #1
 80136e2:	4638      	mov	r0, r7
 80136e4:	612e      	str	r6, [r5, #16]
 80136e6:	4621      	mov	r1, r4
 80136e8:	f7ff fdd2 	bl	8013290 <_Bfree>
 80136ec:	4628      	mov	r0, r5
 80136ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80136f6:	3301      	adds	r3, #1
 80136f8:	e7c1      	b.n	801367e <__lshift+0x4a>
 80136fa:	3904      	subs	r1, #4
 80136fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013700:	f841 2f04 	str.w	r2, [r1, #4]!
 8013704:	4298      	cmp	r0, r3
 8013706:	d8f9      	bhi.n	80136fc <__lshift+0xc8>
 8013708:	e7ea      	b.n	80136e0 <__lshift+0xac>
 801370a:	bf00      	nop
 801370c:	08015719 	.word	0x08015719
 8013710:	0801572a 	.word	0x0801572a

08013714 <__mcmp>:
 8013714:	b530      	push	{r4, r5, lr}
 8013716:	6902      	ldr	r2, [r0, #16]
 8013718:	690c      	ldr	r4, [r1, #16]
 801371a:	1b12      	subs	r2, r2, r4
 801371c:	d10e      	bne.n	801373c <__mcmp+0x28>
 801371e:	f100 0314 	add.w	r3, r0, #20
 8013722:	3114      	adds	r1, #20
 8013724:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013728:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801372c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013730:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013734:	42a5      	cmp	r5, r4
 8013736:	d003      	beq.n	8013740 <__mcmp+0x2c>
 8013738:	d305      	bcc.n	8013746 <__mcmp+0x32>
 801373a:	2201      	movs	r2, #1
 801373c:	4610      	mov	r0, r2
 801373e:	bd30      	pop	{r4, r5, pc}
 8013740:	4283      	cmp	r3, r0
 8013742:	d3f3      	bcc.n	801372c <__mcmp+0x18>
 8013744:	e7fa      	b.n	801373c <__mcmp+0x28>
 8013746:	f04f 32ff 	mov.w	r2, #4294967295
 801374a:	e7f7      	b.n	801373c <__mcmp+0x28>

0801374c <__mdiff>:
 801374c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013750:	460c      	mov	r4, r1
 8013752:	4606      	mov	r6, r0
 8013754:	4611      	mov	r1, r2
 8013756:	4620      	mov	r0, r4
 8013758:	4690      	mov	r8, r2
 801375a:	f7ff ffdb 	bl	8013714 <__mcmp>
 801375e:	1e05      	subs	r5, r0, #0
 8013760:	d110      	bne.n	8013784 <__mdiff+0x38>
 8013762:	4629      	mov	r1, r5
 8013764:	4630      	mov	r0, r6
 8013766:	f7ff fd53 	bl	8013210 <_Balloc>
 801376a:	b930      	cbnz	r0, 801377a <__mdiff+0x2e>
 801376c:	4b3a      	ldr	r3, [pc, #232]	; (8013858 <__mdiff+0x10c>)
 801376e:	4602      	mov	r2, r0
 8013770:	f240 2132 	movw	r1, #562	; 0x232
 8013774:	4839      	ldr	r0, [pc, #228]	; (801385c <__mdiff+0x110>)
 8013776:	f7fd fab9 	bl	8010cec <__assert_func>
 801377a:	2301      	movs	r3, #1
 801377c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013780:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013784:	bfa4      	itt	ge
 8013786:	4643      	movge	r3, r8
 8013788:	46a0      	movge	r8, r4
 801378a:	4630      	mov	r0, r6
 801378c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013790:	bfa6      	itte	ge
 8013792:	461c      	movge	r4, r3
 8013794:	2500      	movge	r5, #0
 8013796:	2501      	movlt	r5, #1
 8013798:	f7ff fd3a 	bl	8013210 <_Balloc>
 801379c:	b920      	cbnz	r0, 80137a8 <__mdiff+0x5c>
 801379e:	4b2e      	ldr	r3, [pc, #184]	; (8013858 <__mdiff+0x10c>)
 80137a0:	4602      	mov	r2, r0
 80137a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80137a6:	e7e5      	b.n	8013774 <__mdiff+0x28>
 80137a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80137ac:	6926      	ldr	r6, [r4, #16]
 80137ae:	60c5      	str	r5, [r0, #12]
 80137b0:	f104 0914 	add.w	r9, r4, #20
 80137b4:	f108 0514 	add.w	r5, r8, #20
 80137b8:	f100 0e14 	add.w	lr, r0, #20
 80137bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80137c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80137c4:	f108 0210 	add.w	r2, r8, #16
 80137c8:	46f2      	mov	sl, lr
 80137ca:	2100      	movs	r1, #0
 80137cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80137d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80137d4:	fa1f f883 	uxth.w	r8, r3
 80137d8:	fa11 f18b 	uxtah	r1, r1, fp
 80137dc:	0c1b      	lsrs	r3, r3, #16
 80137de:	eba1 0808 	sub.w	r8, r1, r8
 80137e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80137e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80137ea:	fa1f f888 	uxth.w	r8, r8
 80137ee:	1419      	asrs	r1, r3, #16
 80137f0:	454e      	cmp	r6, r9
 80137f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80137f6:	f84a 3b04 	str.w	r3, [sl], #4
 80137fa:	d8e7      	bhi.n	80137cc <__mdiff+0x80>
 80137fc:	1b33      	subs	r3, r6, r4
 80137fe:	3b15      	subs	r3, #21
 8013800:	f023 0303 	bic.w	r3, r3, #3
 8013804:	3304      	adds	r3, #4
 8013806:	3415      	adds	r4, #21
 8013808:	42a6      	cmp	r6, r4
 801380a:	bf38      	it	cc
 801380c:	2304      	movcc	r3, #4
 801380e:	441d      	add	r5, r3
 8013810:	4473      	add	r3, lr
 8013812:	469e      	mov	lr, r3
 8013814:	462e      	mov	r6, r5
 8013816:	4566      	cmp	r6, ip
 8013818:	d30e      	bcc.n	8013838 <__mdiff+0xec>
 801381a:	f10c 0203 	add.w	r2, ip, #3
 801381e:	1b52      	subs	r2, r2, r5
 8013820:	f022 0203 	bic.w	r2, r2, #3
 8013824:	3d03      	subs	r5, #3
 8013826:	45ac      	cmp	ip, r5
 8013828:	bf38      	it	cc
 801382a:	2200      	movcc	r2, #0
 801382c:	441a      	add	r2, r3
 801382e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8013832:	b17b      	cbz	r3, 8013854 <__mdiff+0x108>
 8013834:	6107      	str	r7, [r0, #16]
 8013836:	e7a3      	b.n	8013780 <__mdiff+0x34>
 8013838:	f856 8b04 	ldr.w	r8, [r6], #4
 801383c:	fa11 f288 	uxtah	r2, r1, r8
 8013840:	1414      	asrs	r4, r2, #16
 8013842:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013846:	b292      	uxth	r2, r2
 8013848:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801384c:	f84e 2b04 	str.w	r2, [lr], #4
 8013850:	1421      	asrs	r1, r4, #16
 8013852:	e7e0      	b.n	8013816 <__mdiff+0xca>
 8013854:	3f01      	subs	r7, #1
 8013856:	e7ea      	b.n	801382e <__mdiff+0xe2>
 8013858:	08015719 	.word	0x08015719
 801385c:	0801572a 	.word	0x0801572a

08013860 <__d2b>:
 8013860:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013864:	4689      	mov	r9, r1
 8013866:	2101      	movs	r1, #1
 8013868:	ec57 6b10 	vmov	r6, r7, d0
 801386c:	4690      	mov	r8, r2
 801386e:	f7ff fccf 	bl	8013210 <_Balloc>
 8013872:	4604      	mov	r4, r0
 8013874:	b930      	cbnz	r0, 8013884 <__d2b+0x24>
 8013876:	4602      	mov	r2, r0
 8013878:	4b25      	ldr	r3, [pc, #148]	; (8013910 <__d2b+0xb0>)
 801387a:	4826      	ldr	r0, [pc, #152]	; (8013914 <__d2b+0xb4>)
 801387c:	f240 310a 	movw	r1, #778	; 0x30a
 8013880:	f7fd fa34 	bl	8010cec <__assert_func>
 8013884:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013888:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801388c:	bb35      	cbnz	r5, 80138dc <__d2b+0x7c>
 801388e:	2e00      	cmp	r6, #0
 8013890:	9301      	str	r3, [sp, #4]
 8013892:	d028      	beq.n	80138e6 <__d2b+0x86>
 8013894:	4668      	mov	r0, sp
 8013896:	9600      	str	r6, [sp, #0]
 8013898:	f7ff fd82 	bl	80133a0 <__lo0bits>
 801389c:	9900      	ldr	r1, [sp, #0]
 801389e:	b300      	cbz	r0, 80138e2 <__d2b+0x82>
 80138a0:	9a01      	ldr	r2, [sp, #4]
 80138a2:	f1c0 0320 	rsb	r3, r0, #32
 80138a6:	fa02 f303 	lsl.w	r3, r2, r3
 80138aa:	430b      	orrs	r3, r1
 80138ac:	40c2      	lsrs	r2, r0
 80138ae:	6163      	str	r3, [r4, #20]
 80138b0:	9201      	str	r2, [sp, #4]
 80138b2:	9b01      	ldr	r3, [sp, #4]
 80138b4:	61a3      	str	r3, [r4, #24]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	bf14      	ite	ne
 80138ba:	2202      	movne	r2, #2
 80138bc:	2201      	moveq	r2, #1
 80138be:	6122      	str	r2, [r4, #16]
 80138c0:	b1d5      	cbz	r5, 80138f8 <__d2b+0x98>
 80138c2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80138c6:	4405      	add	r5, r0
 80138c8:	f8c9 5000 	str.w	r5, [r9]
 80138cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80138d0:	f8c8 0000 	str.w	r0, [r8]
 80138d4:	4620      	mov	r0, r4
 80138d6:	b003      	add	sp, #12
 80138d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80138dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80138e0:	e7d5      	b.n	801388e <__d2b+0x2e>
 80138e2:	6161      	str	r1, [r4, #20]
 80138e4:	e7e5      	b.n	80138b2 <__d2b+0x52>
 80138e6:	a801      	add	r0, sp, #4
 80138e8:	f7ff fd5a 	bl	80133a0 <__lo0bits>
 80138ec:	9b01      	ldr	r3, [sp, #4]
 80138ee:	6163      	str	r3, [r4, #20]
 80138f0:	2201      	movs	r2, #1
 80138f2:	6122      	str	r2, [r4, #16]
 80138f4:	3020      	adds	r0, #32
 80138f6:	e7e3      	b.n	80138c0 <__d2b+0x60>
 80138f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80138fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013900:	f8c9 0000 	str.w	r0, [r9]
 8013904:	6918      	ldr	r0, [r3, #16]
 8013906:	f7ff fd2b 	bl	8013360 <__hi0bits>
 801390a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801390e:	e7df      	b.n	80138d0 <__d2b+0x70>
 8013910:	08015719 	.word	0x08015719
 8013914:	0801572a 	.word	0x0801572a

08013918 <_calloc_r>:
 8013918:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801391a:	fba1 2402 	umull	r2, r4, r1, r2
 801391e:	b94c      	cbnz	r4, 8013934 <_calloc_r+0x1c>
 8013920:	4611      	mov	r1, r2
 8013922:	9201      	str	r2, [sp, #4]
 8013924:	f7fd fb96 	bl	8011054 <_malloc_r>
 8013928:	9a01      	ldr	r2, [sp, #4]
 801392a:	4605      	mov	r5, r0
 801392c:	b930      	cbnz	r0, 801393c <_calloc_r+0x24>
 801392e:	4628      	mov	r0, r5
 8013930:	b003      	add	sp, #12
 8013932:	bd30      	pop	{r4, r5, pc}
 8013934:	220c      	movs	r2, #12
 8013936:	6002      	str	r2, [r0, #0]
 8013938:	2500      	movs	r5, #0
 801393a:	e7f8      	b.n	801392e <_calloc_r+0x16>
 801393c:	4621      	mov	r1, r4
 801393e:	f7fd fb60 	bl	8011002 <memset>
 8013942:	e7f4      	b.n	801392e <_calloc_r+0x16>

08013944 <_free_r>:
 8013944:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013946:	2900      	cmp	r1, #0
 8013948:	d044      	beq.n	80139d4 <_free_r+0x90>
 801394a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801394e:	9001      	str	r0, [sp, #4]
 8013950:	2b00      	cmp	r3, #0
 8013952:	f1a1 0404 	sub.w	r4, r1, #4
 8013956:	bfb8      	it	lt
 8013958:	18e4      	addlt	r4, r4, r3
 801395a:	f7ff fc4d 	bl	80131f8 <__malloc_lock>
 801395e:	4a1e      	ldr	r2, [pc, #120]	; (80139d8 <_free_r+0x94>)
 8013960:	9801      	ldr	r0, [sp, #4]
 8013962:	6813      	ldr	r3, [r2, #0]
 8013964:	b933      	cbnz	r3, 8013974 <_free_r+0x30>
 8013966:	6063      	str	r3, [r4, #4]
 8013968:	6014      	str	r4, [r2, #0]
 801396a:	b003      	add	sp, #12
 801396c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013970:	f7ff bc48 	b.w	8013204 <__malloc_unlock>
 8013974:	42a3      	cmp	r3, r4
 8013976:	d908      	bls.n	801398a <_free_r+0x46>
 8013978:	6825      	ldr	r5, [r4, #0]
 801397a:	1961      	adds	r1, r4, r5
 801397c:	428b      	cmp	r3, r1
 801397e:	bf01      	itttt	eq
 8013980:	6819      	ldreq	r1, [r3, #0]
 8013982:	685b      	ldreq	r3, [r3, #4]
 8013984:	1949      	addeq	r1, r1, r5
 8013986:	6021      	streq	r1, [r4, #0]
 8013988:	e7ed      	b.n	8013966 <_free_r+0x22>
 801398a:	461a      	mov	r2, r3
 801398c:	685b      	ldr	r3, [r3, #4]
 801398e:	b10b      	cbz	r3, 8013994 <_free_r+0x50>
 8013990:	42a3      	cmp	r3, r4
 8013992:	d9fa      	bls.n	801398a <_free_r+0x46>
 8013994:	6811      	ldr	r1, [r2, #0]
 8013996:	1855      	adds	r5, r2, r1
 8013998:	42a5      	cmp	r5, r4
 801399a:	d10b      	bne.n	80139b4 <_free_r+0x70>
 801399c:	6824      	ldr	r4, [r4, #0]
 801399e:	4421      	add	r1, r4
 80139a0:	1854      	adds	r4, r2, r1
 80139a2:	42a3      	cmp	r3, r4
 80139a4:	6011      	str	r1, [r2, #0]
 80139a6:	d1e0      	bne.n	801396a <_free_r+0x26>
 80139a8:	681c      	ldr	r4, [r3, #0]
 80139aa:	685b      	ldr	r3, [r3, #4]
 80139ac:	6053      	str	r3, [r2, #4]
 80139ae:	4421      	add	r1, r4
 80139b0:	6011      	str	r1, [r2, #0]
 80139b2:	e7da      	b.n	801396a <_free_r+0x26>
 80139b4:	d902      	bls.n	80139bc <_free_r+0x78>
 80139b6:	230c      	movs	r3, #12
 80139b8:	6003      	str	r3, [r0, #0]
 80139ba:	e7d6      	b.n	801396a <_free_r+0x26>
 80139bc:	6825      	ldr	r5, [r4, #0]
 80139be:	1961      	adds	r1, r4, r5
 80139c0:	428b      	cmp	r3, r1
 80139c2:	bf04      	itt	eq
 80139c4:	6819      	ldreq	r1, [r3, #0]
 80139c6:	685b      	ldreq	r3, [r3, #4]
 80139c8:	6063      	str	r3, [r4, #4]
 80139ca:	bf04      	itt	eq
 80139cc:	1949      	addeq	r1, r1, r5
 80139ce:	6021      	streq	r1, [r4, #0]
 80139d0:	6054      	str	r4, [r2, #4]
 80139d2:	e7ca      	b.n	801396a <_free_r+0x26>
 80139d4:	b003      	add	sp, #12
 80139d6:	bd30      	pop	{r4, r5, pc}
 80139d8:	20003860 	.word	0x20003860

080139dc <_realloc_r>:
 80139dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139e0:	4680      	mov	r8, r0
 80139e2:	4614      	mov	r4, r2
 80139e4:	460e      	mov	r6, r1
 80139e6:	b921      	cbnz	r1, 80139f2 <_realloc_r+0x16>
 80139e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80139ec:	4611      	mov	r1, r2
 80139ee:	f7fd bb31 	b.w	8011054 <_malloc_r>
 80139f2:	b92a      	cbnz	r2, 8013a00 <_realloc_r+0x24>
 80139f4:	f7ff ffa6 	bl	8013944 <_free_r>
 80139f8:	4625      	mov	r5, r4
 80139fa:	4628      	mov	r0, r5
 80139fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a00:	f000 fa00 	bl	8013e04 <_malloc_usable_size_r>
 8013a04:	4284      	cmp	r4, r0
 8013a06:	4607      	mov	r7, r0
 8013a08:	d802      	bhi.n	8013a10 <_realloc_r+0x34>
 8013a0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013a0e:	d812      	bhi.n	8013a36 <_realloc_r+0x5a>
 8013a10:	4621      	mov	r1, r4
 8013a12:	4640      	mov	r0, r8
 8013a14:	f7fd fb1e 	bl	8011054 <_malloc_r>
 8013a18:	4605      	mov	r5, r0
 8013a1a:	2800      	cmp	r0, #0
 8013a1c:	d0ed      	beq.n	80139fa <_realloc_r+0x1e>
 8013a1e:	42bc      	cmp	r4, r7
 8013a20:	4622      	mov	r2, r4
 8013a22:	4631      	mov	r1, r6
 8013a24:	bf28      	it	cs
 8013a26:	463a      	movcs	r2, r7
 8013a28:	f7fd fac3 	bl	8010fb2 <memcpy>
 8013a2c:	4631      	mov	r1, r6
 8013a2e:	4640      	mov	r0, r8
 8013a30:	f7ff ff88 	bl	8013944 <_free_r>
 8013a34:	e7e1      	b.n	80139fa <_realloc_r+0x1e>
 8013a36:	4635      	mov	r5, r6
 8013a38:	e7df      	b.n	80139fa <_realloc_r+0x1e>

08013a3a <__ssputs_r>:
 8013a3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a3e:	688e      	ldr	r6, [r1, #8]
 8013a40:	429e      	cmp	r6, r3
 8013a42:	4682      	mov	sl, r0
 8013a44:	460c      	mov	r4, r1
 8013a46:	4690      	mov	r8, r2
 8013a48:	461f      	mov	r7, r3
 8013a4a:	d838      	bhi.n	8013abe <__ssputs_r+0x84>
 8013a4c:	898a      	ldrh	r2, [r1, #12]
 8013a4e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013a52:	d032      	beq.n	8013aba <__ssputs_r+0x80>
 8013a54:	6825      	ldr	r5, [r4, #0]
 8013a56:	6909      	ldr	r1, [r1, #16]
 8013a58:	eba5 0901 	sub.w	r9, r5, r1
 8013a5c:	6965      	ldr	r5, [r4, #20]
 8013a5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013a62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013a66:	3301      	adds	r3, #1
 8013a68:	444b      	add	r3, r9
 8013a6a:	106d      	asrs	r5, r5, #1
 8013a6c:	429d      	cmp	r5, r3
 8013a6e:	bf38      	it	cc
 8013a70:	461d      	movcc	r5, r3
 8013a72:	0553      	lsls	r3, r2, #21
 8013a74:	d531      	bpl.n	8013ada <__ssputs_r+0xa0>
 8013a76:	4629      	mov	r1, r5
 8013a78:	f7fd faec 	bl	8011054 <_malloc_r>
 8013a7c:	4606      	mov	r6, r0
 8013a7e:	b950      	cbnz	r0, 8013a96 <__ssputs_r+0x5c>
 8013a80:	230c      	movs	r3, #12
 8013a82:	f8ca 3000 	str.w	r3, [sl]
 8013a86:	89a3      	ldrh	r3, [r4, #12]
 8013a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013a8c:	81a3      	strh	r3, [r4, #12]
 8013a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8013a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a96:	6921      	ldr	r1, [r4, #16]
 8013a98:	464a      	mov	r2, r9
 8013a9a:	f7fd fa8a 	bl	8010fb2 <memcpy>
 8013a9e:	89a3      	ldrh	r3, [r4, #12]
 8013aa0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013aa8:	81a3      	strh	r3, [r4, #12]
 8013aaa:	6126      	str	r6, [r4, #16]
 8013aac:	6165      	str	r5, [r4, #20]
 8013aae:	444e      	add	r6, r9
 8013ab0:	eba5 0509 	sub.w	r5, r5, r9
 8013ab4:	6026      	str	r6, [r4, #0]
 8013ab6:	60a5      	str	r5, [r4, #8]
 8013ab8:	463e      	mov	r6, r7
 8013aba:	42be      	cmp	r6, r7
 8013abc:	d900      	bls.n	8013ac0 <__ssputs_r+0x86>
 8013abe:	463e      	mov	r6, r7
 8013ac0:	6820      	ldr	r0, [r4, #0]
 8013ac2:	4632      	mov	r2, r6
 8013ac4:	4641      	mov	r1, r8
 8013ac6:	f7fd fa82 	bl	8010fce <memmove>
 8013aca:	68a3      	ldr	r3, [r4, #8]
 8013acc:	1b9b      	subs	r3, r3, r6
 8013ace:	60a3      	str	r3, [r4, #8]
 8013ad0:	6823      	ldr	r3, [r4, #0]
 8013ad2:	4433      	add	r3, r6
 8013ad4:	6023      	str	r3, [r4, #0]
 8013ad6:	2000      	movs	r0, #0
 8013ad8:	e7db      	b.n	8013a92 <__ssputs_r+0x58>
 8013ada:	462a      	mov	r2, r5
 8013adc:	f7ff ff7e 	bl	80139dc <_realloc_r>
 8013ae0:	4606      	mov	r6, r0
 8013ae2:	2800      	cmp	r0, #0
 8013ae4:	d1e1      	bne.n	8013aaa <__ssputs_r+0x70>
 8013ae6:	6921      	ldr	r1, [r4, #16]
 8013ae8:	4650      	mov	r0, sl
 8013aea:	f7ff ff2b 	bl	8013944 <_free_r>
 8013aee:	e7c7      	b.n	8013a80 <__ssputs_r+0x46>

08013af0 <_svfiprintf_r>:
 8013af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013af4:	4698      	mov	r8, r3
 8013af6:	898b      	ldrh	r3, [r1, #12]
 8013af8:	061b      	lsls	r3, r3, #24
 8013afa:	b09d      	sub	sp, #116	; 0x74
 8013afc:	4607      	mov	r7, r0
 8013afe:	460d      	mov	r5, r1
 8013b00:	4614      	mov	r4, r2
 8013b02:	d50e      	bpl.n	8013b22 <_svfiprintf_r+0x32>
 8013b04:	690b      	ldr	r3, [r1, #16]
 8013b06:	b963      	cbnz	r3, 8013b22 <_svfiprintf_r+0x32>
 8013b08:	2140      	movs	r1, #64	; 0x40
 8013b0a:	f7fd faa3 	bl	8011054 <_malloc_r>
 8013b0e:	6028      	str	r0, [r5, #0]
 8013b10:	6128      	str	r0, [r5, #16]
 8013b12:	b920      	cbnz	r0, 8013b1e <_svfiprintf_r+0x2e>
 8013b14:	230c      	movs	r3, #12
 8013b16:	603b      	str	r3, [r7, #0]
 8013b18:	f04f 30ff 	mov.w	r0, #4294967295
 8013b1c:	e0d1      	b.n	8013cc2 <_svfiprintf_r+0x1d2>
 8013b1e:	2340      	movs	r3, #64	; 0x40
 8013b20:	616b      	str	r3, [r5, #20]
 8013b22:	2300      	movs	r3, #0
 8013b24:	9309      	str	r3, [sp, #36]	; 0x24
 8013b26:	2320      	movs	r3, #32
 8013b28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b30:	2330      	movs	r3, #48	; 0x30
 8013b32:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013cdc <_svfiprintf_r+0x1ec>
 8013b36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b3a:	f04f 0901 	mov.w	r9, #1
 8013b3e:	4623      	mov	r3, r4
 8013b40:	469a      	mov	sl, r3
 8013b42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b46:	b10a      	cbz	r2, 8013b4c <_svfiprintf_r+0x5c>
 8013b48:	2a25      	cmp	r2, #37	; 0x25
 8013b4a:	d1f9      	bne.n	8013b40 <_svfiprintf_r+0x50>
 8013b4c:	ebba 0b04 	subs.w	fp, sl, r4
 8013b50:	d00b      	beq.n	8013b6a <_svfiprintf_r+0x7a>
 8013b52:	465b      	mov	r3, fp
 8013b54:	4622      	mov	r2, r4
 8013b56:	4629      	mov	r1, r5
 8013b58:	4638      	mov	r0, r7
 8013b5a:	f7ff ff6e 	bl	8013a3a <__ssputs_r>
 8013b5e:	3001      	adds	r0, #1
 8013b60:	f000 80aa 	beq.w	8013cb8 <_svfiprintf_r+0x1c8>
 8013b64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b66:	445a      	add	r2, fp
 8013b68:	9209      	str	r2, [sp, #36]	; 0x24
 8013b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	f000 80a2 	beq.w	8013cb8 <_svfiprintf_r+0x1c8>
 8013b74:	2300      	movs	r3, #0
 8013b76:	f04f 32ff 	mov.w	r2, #4294967295
 8013b7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b7e:	f10a 0a01 	add.w	sl, sl, #1
 8013b82:	9304      	str	r3, [sp, #16]
 8013b84:	9307      	str	r3, [sp, #28]
 8013b86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b8a:	931a      	str	r3, [sp, #104]	; 0x68
 8013b8c:	4654      	mov	r4, sl
 8013b8e:	2205      	movs	r2, #5
 8013b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b94:	4851      	ldr	r0, [pc, #324]	; (8013cdc <_svfiprintf_r+0x1ec>)
 8013b96:	f7ec fb23 	bl	80001e0 <memchr>
 8013b9a:	9a04      	ldr	r2, [sp, #16]
 8013b9c:	b9d8      	cbnz	r0, 8013bd6 <_svfiprintf_r+0xe6>
 8013b9e:	06d0      	lsls	r0, r2, #27
 8013ba0:	bf44      	itt	mi
 8013ba2:	2320      	movmi	r3, #32
 8013ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013ba8:	0711      	lsls	r1, r2, #28
 8013baa:	bf44      	itt	mi
 8013bac:	232b      	movmi	r3, #43	; 0x2b
 8013bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8013bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8013bb8:	d015      	beq.n	8013be6 <_svfiprintf_r+0xf6>
 8013bba:	9a07      	ldr	r2, [sp, #28]
 8013bbc:	4654      	mov	r4, sl
 8013bbe:	2000      	movs	r0, #0
 8013bc0:	f04f 0c0a 	mov.w	ip, #10
 8013bc4:	4621      	mov	r1, r4
 8013bc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bca:	3b30      	subs	r3, #48	; 0x30
 8013bcc:	2b09      	cmp	r3, #9
 8013bce:	d94e      	bls.n	8013c6e <_svfiprintf_r+0x17e>
 8013bd0:	b1b0      	cbz	r0, 8013c00 <_svfiprintf_r+0x110>
 8013bd2:	9207      	str	r2, [sp, #28]
 8013bd4:	e014      	b.n	8013c00 <_svfiprintf_r+0x110>
 8013bd6:	eba0 0308 	sub.w	r3, r0, r8
 8013bda:	fa09 f303 	lsl.w	r3, r9, r3
 8013bde:	4313      	orrs	r3, r2
 8013be0:	9304      	str	r3, [sp, #16]
 8013be2:	46a2      	mov	sl, r4
 8013be4:	e7d2      	b.n	8013b8c <_svfiprintf_r+0x9c>
 8013be6:	9b03      	ldr	r3, [sp, #12]
 8013be8:	1d19      	adds	r1, r3, #4
 8013bea:	681b      	ldr	r3, [r3, #0]
 8013bec:	9103      	str	r1, [sp, #12]
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	bfbb      	ittet	lt
 8013bf2:	425b      	neglt	r3, r3
 8013bf4:	f042 0202 	orrlt.w	r2, r2, #2
 8013bf8:	9307      	strge	r3, [sp, #28]
 8013bfa:	9307      	strlt	r3, [sp, #28]
 8013bfc:	bfb8      	it	lt
 8013bfe:	9204      	strlt	r2, [sp, #16]
 8013c00:	7823      	ldrb	r3, [r4, #0]
 8013c02:	2b2e      	cmp	r3, #46	; 0x2e
 8013c04:	d10c      	bne.n	8013c20 <_svfiprintf_r+0x130>
 8013c06:	7863      	ldrb	r3, [r4, #1]
 8013c08:	2b2a      	cmp	r3, #42	; 0x2a
 8013c0a:	d135      	bne.n	8013c78 <_svfiprintf_r+0x188>
 8013c0c:	9b03      	ldr	r3, [sp, #12]
 8013c0e:	1d1a      	adds	r2, r3, #4
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	9203      	str	r2, [sp, #12]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	bfb8      	it	lt
 8013c18:	f04f 33ff 	movlt.w	r3, #4294967295
 8013c1c:	3402      	adds	r4, #2
 8013c1e:	9305      	str	r3, [sp, #20]
 8013c20:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013cec <_svfiprintf_r+0x1fc>
 8013c24:	7821      	ldrb	r1, [r4, #0]
 8013c26:	2203      	movs	r2, #3
 8013c28:	4650      	mov	r0, sl
 8013c2a:	f7ec fad9 	bl	80001e0 <memchr>
 8013c2e:	b140      	cbz	r0, 8013c42 <_svfiprintf_r+0x152>
 8013c30:	2340      	movs	r3, #64	; 0x40
 8013c32:	eba0 000a 	sub.w	r0, r0, sl
 8013c36:	fa03 f000 	lsl.w	r0, r3, r0
 8013c3a:	9b04      	ldr	r3, [sp, #16]
 8013c3c:	4303      	orrs	r3, r0
 8013c3e:	3401      	adds	r4, #1
 8013c40:	9304      	str	r3, [sp, #16]
 8013c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c46:	4826      	ldr	r0, [pc, #152]	; (8013ce0 <_svfiprintf_r+0x1f0>)
 8013c48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c4c:	2206      	movs	r2, #6
 8013c4e:	f7ec fac7 	bl	80001e0 <memchr>
 8013c52:	2800      	cmp	r0, #0
 8013c54:	d038      	beq.n	8013cc8 <_svfiprintf_r+0x1d8>
 8013c56:	4b23      	ldr	r3, [pc, #140]	; (8013ce4 <_svfiprintf_r+0x1f4>)
 8013c58:	bb1b      	cbnz	r3, 8013ca2 <_svfiprintf_r+0x1b2>
 8013c5a:	9b03      	ldr	r3, [sp, #12]
 8013c5c:	3307      	adds	r3, #7
 8013c5e:	f023 0307 	bic.w	r3, r3, #7
 8013c62:	3308      	adds	r3, #8
 8013c64:	9303      	str	r3, [sp, #12]
 8013c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c68:	4433      	add	r3, r6
 8013c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8013c6c:	e767      	b.n	8013b3e <_svfiprintf_r+0x4e>
 8013c6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c72:	460c      	mov	r4, r1
 8013c74:	2001      	movs	r0, #1
 8013c76:	e7a5      	b.n	8013bc4 <_svfiprintf_r+0xd4>
 8013c78:	2300      	movs	r3, #0
 8013c7a:	3401      	adds	r4, #1
 8013c7c:	9305      	str	r3, [sp, #20]
 8013c7e:	4619      	mov	r1, r3
 8013c80:	f04f 0c0a 	mov.w	ip, #10
 8013c84:	4620      	mov	r0, r4
 8013c86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c8a:	3a30      	subs	r2, #48	; 0x30
 8013c8c:	2a09      	cmp	r2, #9
 8013c8e:	d903      	bls.n	8013c98 <_svfiprintf_r+0x1a8>
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d0c5      	beq.n	8013c20 <_svfiprintf_r+0x130>
 8013c94:	9105      	str	r1, [sp, #20]
 8013c96:	e7c3      	b.n	8013c20 <_svfiprintf_r+0x130>
 8013c98:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c9c:	4604      	mov	r4, r0
 8013c9e:	2301      	movs	r3, #1
 8013ca0:	e7f0      	b.n	8013c84 <_svfiprintf_r+0x194>
 8013ca2:	ab03      	add	r3, sp, #12
 8013ca4:	9300      	str	r3, [sp, #0]
 8013ca6:	462a      	mov	r2, r5
 8013ca8:	4b0f      	ldr	r3, [pc, #60]	; (8013ce8 <_svfiprintf_r+0x1f8>)
 8013caa:	a904      	add	r1, sp, #16
 8013cac:	4638      	mov	r0, r7
 8013cae:	f7fd fc3f 	bl	8011530 <_printf_float>
 8013cb2:	1c42      	adds	r2, r0, #1
 8013cb4:	4606      	mov	r6, r0
 8013cb6:	d1d6      	bne.n	8013c66 <_svfiprintf_r+0x176>
 8013cb8:	89ab      	ldrh	r3, [r5, #12]
 8013cba:	065b      	lsls	r3, r3, #25
 8013cbc:	f53f af2c 	bmi.w	8013b18 <_svfiprintf_r+0x28>
 8013cc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013cc2:	b01d      	add	sp, #116	; 0x74
 8013cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cc8:	ab03      	add	r3, sp, #12
 8013cca:	9300      	str	r3, [sp, #0]
 8013ccc:	462a      	mov	r2, r5
 8013cce:	4b06      	ldr	r3, [pc, #24]	; (8013ce8 <_svfiprintf_r+0x1f8>)
 8013cd0:	a904      	add	r1, sp, #16
 8013cd2:	4638      	mov	r0, r7
 8013cd4:	f7fd fed0 	bl	8011a78 <_printf_i>
 8013cd8:	e7eb      	b.n	8013cb2 <_svfiprintf_r+0x1c2>
 8013cda:	bf00      	nop
 8013cdc:	080155f8 	.word	0x080155f8
 8013ce0:	08015602 	.word	0x08015602
 8013ce4:	08011531 	.word	0x08011531
 8013ce8:	08013a3b 	.word	0x08013a3b
 8013cec:	080155fe 	.word	0x080155fe

08013cf0 <_read_r>:
 8013cf0:	b538      	push	{r3, r4, r5, lr}
 8013cf2:	4d07      	ldr	r5, [pc, #28]	; (8013d10 <_read_r+0x20>)
 8013cf4:	4604      	mov	r4, r0
 8013cf6:	4608      	mov	r0, r1
 8013cf8:	4611      	mov	r1, r2
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	602a      	str	r2, [r5, #0]
 8013cfe:	461a      	mov	r2, r3
 8013d00:	f7ee fc86 	bl	8002610 <_read>
 8013d04:	1c43      	adds	r3, r0, #1
 8013d06:	d102      	bne.n	8013d0e <_read_r+0x1e>
 8013d08:	682b      	ldr	r3, [r5, #0]
 8013d0a:	b103      	cbz	r3, 8013d0e <_read_r+0x1e>
 8013d0c:	6023      	str	r3, [r4, #0]
 8013d0e:	bd38      	pop	{r3, r4, r5, pc}
 8013d10:	20003868 	.word	0x20003868

08013d14 <_raise_r>:
 8013d14:	291f      	cmp	r1, #31
 8013d16:	b538      	push	{r3, r4, r5, lr}
 8013d18:	4604      	mov	r4, r0
 8013d1a:	460d      	mov	r5, r1
 8013d1c:	d904      	bls.n	8013d28 <_raise_r+0x14>
 8013d1e:	2316      	movs	r3, #22
 8013d20:	6003      	str	r3, [r0, #0]
 8013d22:	f04f 30ff 	mov.w	r0, #4294967295
 8013d26:	bd38      	pop	{r3, r4, r5, pc}
 8013d28:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013d2a:	b112      	cbz	r2, 8013d32 <_raise_r+0x1e>
 8013d2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013d30:	b94b      	cbnz	r3, 8013d46 <_raise_r+0x32>
 8013d32:	4620      	mov	r0, r4
 8013d34:	f000 f830 	bl	8013d98 <_getpid_r>
 8013d38:	462a      	mov	r2, r5
 8013d3a:	4601      	mov	r1, r0
 8013d3c:	4620      	mov	r0, r4
 8013d3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d42:	f000 b817 	b.w	8013d74 <_kill_r>
 8013d46:	2b01      	cmp	r3, #1
 8013d48:	d00a      	beq.n	8013d60 <_raise_r+0x4c>
 8013d4a:	1c59      	adds	r1, r3, #1
 8013d4c:	d103      	bne.n	8013d56 <_raise_r+0x42>
 8013d4e:	2316      	movs	r3, #22
 8013d50:	6003      	str	r3, [r0, #0]
 8013d52:	2001      	movs	r0, #1
 8013d54:	e7e7      	b.n	8013d26 <_raise_r+0x12>
 8013d56:	2400      	movs	r4, #0
 8013d58:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013d5c:	4628      	mov	r0, r5
 8013d5e:	4798      	blx	r3
 8013d60:	2000      	movs	r0, #0
 8013d62:	e7e0      	b.n	8013d26 <_raise_r+0x12>

08013d64 <raise>:
 8013d64:	4b02      	ldr	r3, [pc, #8]	; (8013d70 <raise+0xc>)
 8013d66:	4601      	mov	r1, r0
 8013d68:	6818      	ldr	r0, [r3, #0]
 8013d6a:	f7ff bfd3 	b.w	8013d14 <_raise_r>
 8013d6e:	bf00      	nop
 8013d70:	20000054 	.word	0x20000054

08013d74 <_kill_r>:
 8013d74:	b538      	push	{r3, r4, r5, lr}
 8013d76:	4d07      	ldr	r5, [pc, #28]	; (8013d94 <_kill_r+0x20>)
 8013d78:	2300      	movs	r3, #0
 8013d7a:	4604      	mov	r4, r0
 8013d7c:	4608      	mov	r0, r1
 8013d7e:	4611      	mov	r1, r2
 8013d80:	602b      	str	r3, [r5, #0]
 8013d82:	f7ee fc2b 	bl	80025dc <_kill>
 8013d86:	1c43      	adds	r3, r0, #1
 8013d88:	d102      	bne.n	8013d90 <_kill_r+0x1c>
 8013d8a:	682b      	ldr	r3, [r5, #0]
 8013d8c:	b103      	cbz	r3, 8013d90 <_kill_r+0x1c>
 8013d8e:	6023      	str	r3, [r4, #0]
 8013d90:	bd38      	pop	{r3, r4, r5, pc}
 8013d92:	bf00      	nop
 8013d94:	20003868 	.word	0x20003868

08013d98 <_getpid_r>:
 8013d98:	f7ee bc18 	b.w	80025cc <_getpid>

08013d9c <_fstat_r>:
 8013d9c:	b538      	push	{r3, r4, r5, lr}
 8013d9e:	4d07      	ldr	r5, [pc, #28]	; (8013dbc <_fstat_r+0x20>)
 8013da0:	2300      	movs	r3, #0
 8013da2:	4604      	mov	r4, r0
 8013da4:	4608      	mov	r0, r1
 8013da6:	4611      	mov	r1, r2
 8013da8:	602b      	str	r3, [r5, #0]
 8013daa:	f7ee fc5a 	bl	8002662 <_fstat>
 8013dae:	1c43      	adds	r3, r0, #1
 8013db0:	d102      	bne.n	8013db8 <_fstat_r+0x1c>
 8013db2:	682b      	ldr	r3, [r5, #0]
 8013db4:	b103      	cbz	r3, 8013db8 <_fstat_r+0x1c>
 8013db6:	6023      	str	r3, [r4, #0]
 8013db8:	bd38      	pop	{r3, r4, r5, pc}
 8013dba:	bf00      	nop
 8013dbc:	20003868 	.word	0x20003868

08013dc0 <_isatty_r>:
 8013dc0:	b538      	push	{r3, r4, r5, lr}
 8013dc2:	4d06      	ldr	r5, [pc, #24]	; (8013ddc <_isatty_r+0x1c>)
 8013dc4:	2300      	movs	r3, #0
 8013dc6:	4604      	mov	r4, r0
 8013dc8:	4608      	mov	r0, r1
 8013dca:	602b      	str	r3, [r5, #0]
 8013dcc:	f7ee fc59 	bl	8002682 <_isatty>
 8013dd0:	1c43      	adds	r3, r0, #1
 8013dd2:	d102      	bne.n	8013dda <_isatty_r+0x1a>
 8013dd4:	682b      	ldr	r3, [r5, #0]
 8013dd6:	b103      	cbz	r3, 8013dda <_isatty_r+0x1a>
 8013dd8:	6023      	str	r3, [r4, #0]
 8013dda:	bd38      	pop	{r3, r4, r5, pc}
 8013ddc:	20003868 	.word	0x20003868

08013de0 <__ascii_mbtowc>:
 8013de0:	b082      	sub	sp, #8
 8013de2:	b901      	cbnz	r1, 8013de6 <__ascii_mbtowc+0x6>
 8013de4:	a901      	add	r1, sp, #4
 8013de6:	b142      	cbz	r2, 8013dfa <__ascii_mbtowc+0x1a>
 8013de8:	b14b      	cbz	r3, 8013dfe <__ascii_mbtowc+0x1e>
 8013dea:	7813      	ldrb	r3, [r2, #0]
 8013dec:	600b      	str	r3, [r1, #0]
 8013dee:	7812      	ldrb	r2, [r2, #0]
 8013df0:	1e10      	subs	r0, r2, #0
 8013df2:	bf18      	it	ne
 8013df4:	2001      	movne	r0, #1
 8013df6:	b002      	add	sp, #8
 8013df8:	4770      	bx	lr
 8013dfa:	4610      	mov	r0, r2
 8013dfc:	e7fb      	b.n	8013df6 <__ascii_mbtowc+0x16>
 8013dfe:	f06f 0001 	mvn.w	r0, #1
 8013e02:	e7f8      	b.n	8013df6 <__ascii_mbtowc+0x16>

08013e04 <_malloc_usable_size_r>:
 8013e04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e08:	1f18      	subs	r0, r3, #4
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	bfbc      	itt	lt
 8013e0e:	580b      	ldrlt	r3, [r1, r0]
 8013e10:	18c0      	addlt	r0, r0, r3
 8013e12:	4770      	bx	lr

08013e14 <__ascii_wctomb>:
 8013e14:	b149      	cbz	r1, 8013e2a <__ascii_wctomb+0x16>
 8013e16:	2aff      	cmp	r2, #255	; 0xff
 8013e18:	bf85      	ittet	hi
 8013e1a:	238a      	movhi	r3, #138	; 0x8a
 8013e1c:	6003      	strhi	r3, [r0, #0]
 8013e1e:	700a      	strbls	r2, [r1, #0]
 8013e20:	f04f 30ff 	movhi.w	r0, #4294967295
 8013e24:	bf98      	it	ls
 8013e26:	2001      	movls	r0, #1
 8013e28:	4770      	bx	lr
 8013e2a:	4608      	mov	r0, r1
 8013e2c:	4770      	bx	lr
	...

08013e30 <_init>:
 8013e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e32:	bf00      	nop
 8013e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e36:	bc08      	pop	{r3}
 8013e38:	469e      	mov	lr, r3
 8013e3a:	4770      	bx	lr

08013e3c <_fini>:
 8013e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e3e:	bf00      	nop
 8013e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e42:	bc08      	pop	{r3}
 8013e44:	469e      	mov	lr, r3
 8013e46:	4770      	bx	lr
