Set parameter Username
Academic license - for non-commercial use only - expires 2024-11-05
Set parameter NonConvex to value 2
Set parameter Threads to value 144
Set parameter MIPGap to value 1.0000000474974513e-03
Set parameter TimeLimit to value 180
Gurobi Optimizer version 10.0.3 build v10.0.3rc0 (linux64)

CPU model: Intel(R) Xeon(R) CPU E7-8890 v3 @ 2.50GHz, instruction set [SSE2|AVX|AVX2]
Thread count: 72 physical cores, 144 logical processors, using up to 144 threads

Optimize a model with 410 rows, 1229 columns and 837 nonzeros
Model fingerprint: 0x1e7ab65b
Model has 279 quadratic constraints
Model has 797 general constraints
Variable types: 324 continuous, 905 integer (698 binary)
Coefficient statistics:
  Matrix range     [1e-01, 1e+12]
  QMatrix range    [5e-02, 3e+01]
  QLMatrix range   [1e+00, 7e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [1e+00, 1e+00]
  RHS range        [1e+00, 9e+18]
  QRHS range       [1e+00, 3e+05]
  GenCon rhs range [1e+00, 5e+02]
  GenCon coe range [1e+00, 1e+00]
Warning: Model contains large matrix coefficient range
Warning: Model contains large rhs
         Consider reformulating model or setting NumericFocus parameter
         to avoid numerical issues.
Presolve removed 369 rows and 1053 columns
Presolve time: 0.01s
Presolved: 297 rows, 198 columns, 755 nonzeros
Presolved model has 36 SOS constraint(s)
Presolved model has 6 quadratic constraint(s)
Presolved model has 67 bilinear constraint(s)
Variable types: 44 continuous, 154 integer (30 binary)

Root relaxation: objective 2.132023e+03, 40 iterations, 0.00 seconds (0.00 work units)

    Nodes    |    Current Node    |     Objective Bounds      |     Work
 Expl Unexpl |  Obj  Depth IntInf | Incumbent    BestBd   Gap | It/Node Time

     0     0 2132.02344    0   24          - 2132.02344      -     -    0s
     0     0 2132.02344    0   21          - 2132.02344      -     -    0s
H    0     0                    7505975.9871 2132.02344   100%     -    0s
     0     0 2132.05469    0   27 7505975.99 2132.05469   100%     -    0s
     0     0 2132.05469    0   27 7505975.99 2132.05469   100%     -    0s
H    0     0                    3309639.9864 2132.05469   100%     -    0s
     0     0 2132.10156    0   38 3309639.99 2132.10156   100%     -    0s
     0     0 2132.10156    0   38 3309639.99 2132.10156   100%     -    0s
H    0     0                    2263047.9934 2132.10156   100%     -    0s
     0     0 2132.19531    0   38 2263047.99 2132.19531   100%     -    0s
     0     0 2132.19531    0   38 2263047.99 2132.19531   100%     -    0s
H    0     0                    1256432.0382 2132.19531   100%     -    0s
     0     0 2132.38279    0   41 1256432.04 2132.38279   100%     -    0s
     0     0 2132.38279    0   41 1256432.04 2132.38279   100%     -    0s
H    0     0                    720239.99437 2132.38279   100%     -    0s
     0     0 2132.75774    0   44 720239.994 2132.75774   100%     -    0s
     0     0 2132.75774    0   44 720239.994 2132.75774   100%     -    0s
     0     0 2133.50753    0   44 720239.994 2133.50753   100%     -    0s
     0     0 2133.50753    0   44 720239.994 2133.50753   100%     -    0s
     0     0 2135.00671    0   44 720239.994 2135.00671   100%     -    0s
     0     0 2135.00671    0   44 720239.994 2135.00671   100%     -    0s
     0     0 2138.00341    0   44 720239.994 2138.00341   100%     -    0s
     0     0 2138.00341    0   44 720239.994 2138.00341   100%     -    0s
     0     0 2143.99021    0   44 720239.994 2143.99021   100%     -    0s
     0     0 2143.99021    0   44 720239.994 2143.99021   100%     -    0s
     0     0 2155.90639    0   44 720239.994 2155.90639   100%     -    0s
     0     0 2155.90639    0   44 720239.994 2155.90639   100%     -    0s
     0     0 2182.95678    0   62 720239.994 2182.95678   100%     -    0s
     0     0 2182.95678    0   62 720239.994 2182.95678   100%     -    0s
     0     0 2244.98021    0   64 720239.994 2244.98021   100%     -    0s
     0     0 2244.98021    0   64 720239.994 2244.98021   100%     -    0s
     0     0 2382.66514    0   61 720239.994 2382.66514   100%     -    0s
     0     0 2382.66514    0   61 720239.994 2382.66514   100%     -    0s
     0     0 2687.27268    0   61 720239.994 2687.27268   100%     -    0s
     0     0 2687.27268    0   61 720239.994 2687.27268   100%     -    0s
     0     0 3011.93674    0   66 720239.994 3011.93674   100%     -    0s
     0     0 3011.93674    0   66 720239.994 3011.93674   100%     -    0s
     0     0 3011.93674    0   68 720239.994 3011.93674   100%     -    0s
     0     0 3012.53119    0   68 720239.994 3012.53119   100%     -    0s
     0     0 3012.53119    0   68 720239.994 3012.53119   100%     -    0s
     0     0 3012.91948    0   68 720239.994 3012.91948   100%     -    0s
     0     0 3012.91948    0   68 720239.994 3012.91948   100%     -    0s
     0     0 3013.14497    0   68 720239.994 3013.14497   100%     -    0s
     0     0 3013.14497    0   68 720239.994 3013.14497   100%     -    0s
     0     0 3013.26712    0   68 720239.994 3013.26712   100%     -    0s
     0     0 3013.26712    0   68 720239.994 3013.26712   100%     -    0s
     0     0 3013.33073    0   68 720239.994 3013.33073   100%     -    0s
     0     0 3013.33073    0   68 720239.994 3013.33073   100%     -    0s
     0     0 3013.33073    0   68 720239.994 3013.33073   100%     -    0s
     0     0 3013.33073    0   68 720239.994 3013.33073   100%     -    0s
H    0     0                    682719.98983 3013.33073   100%     -    0s
     0     2 3013.33080    0   88 682719.990 3013.33080   100%     -    0s
H  140   229                    606959.99096 4044.53905  99.3%  10.6    0s
H  576   556                    595561.24113 4159.99999  99.3%   7.2    0s
H  581   556                    586119.99127 4159.99999  99.3%   7.2    0s
H  594   556                    576619.99141 4159.99999  99.3%   7.2    0s
H  657   556                    568719.99153 4159.99999  99.3%   6.8    0s
H  672   556                    8819.9998685 4159.99999  52.8%   6.8    0s
H 2158   846                    8704.9998703 4159.99999  52.2%   6.5    1s
H 2159   804                    8678.7498707 4159.99999  52.1%   6.5    1s
H 2159   763                    8570.4999177 4159.99999  51.5%   6.5    1s
H 2167   731                    8565.0155427 4159.99999  51.4%   6.5    1s
H 2201   742                    7119.9999392 4159.99999  41.6%   6.9    1s
H 2203   707                    6625.5389966 4159.99999  37.2%   7.0    1s
H 2287   709                    6510.6718187 4159.99999  36.1%   7.2    1s
H 2296   674                    6319.9999440 4159.99999  34.2%   7.3    1s
H 2315   637                    5799.9999464 4159.99999  28.3%   7.3    1s
H 3526  1135                    5749.3358874 4888.47652  15.0%   7.5    2s
H 3536  1104                    5585.5390121 4888.47652  12.5%   7.5    2s
H 3542  1076                    5452.8046398 4888.47652  10.3%   7.5    2s
H 4967   627                    5359.9999201 5350.40620  0.18%   5.6    2s
H 5003   627                    5350.4062023 5350.40620  0.00%   5.5    2s

Cutting planes:
  Gomory: 4
  Implied bound: 1
  MIR: 11
  RLT: 8
  Relax-and-lift: 1

Explored 5449 nodes (28660 simplex iterations) in 2.20 seconds (0.46 work units)
Thread count was 144 (of 144 available processors)

Solution count 10: 5350.41 5360 5452.8 ... 7120

Optimal solution found (tolerance 1.00e-03)
Best objective 5.350406202316e+03, best bound 5.350406202316e+03, gap 0.0000%
TP 1.0
PP 1.0
DP 1.0
num_copy 1.0
num_chips_per_copy 1.0
ALL_REDUCE_ratio 0.0
ALL_TO_ALL_ratio 0.0125
ALL_GATHER_ratio 0.0
ALL_REDUCE_PERIODIC_ratio 0.0
P2P_ratio 0.0
Shape[0] 1.0
Link_BW[0] 10.0
Link_BW_TP 10.0
Link_BW_PP 0.0
Link_BW_DP 0.0
C15 10.0
layer_per_stage 1.0
layers 1.0
tile_size 13108.0
num_tile 20.0
shard_M[0] 32.0
shard_M[1] 32.0
shard_M[2] 13108.0
shard_M[3] 262144.0
shard_M[4] 262144.0
shard_M[5] 262144.0
shard_M[6] 262144.0
shard_M[7] 13108.0
shard_M[8] 32.0
shard_K[0] 32.0
shard_K[1] 32.0
shard_K[2] 32.0
shard_K[3] 2.0
shard_K[4] 2.0
shard_K[5] 2.0
shard_K[6] 2.0
shard_K[7] 1.0
shard_K[8] 32.0
shard_N[0] 13108.0
shard_N[1] 13108.0
shard_N[2] 1.0
shard_N[3] 1.0
shard_N[4] 1.0
shard_N[5] 1.0
shard_N[6] 1.0
shard_N[7] 32.0
shard_N[8] 13108.0
shard_intermediate_buffer_size[0] 838912.0
shard_intermediate_buffer_size[1] 26216.0
shard_intermediate_buffer_size[2] 524288.0
shard_intermediate_buffer_size[3] 524288.0
shard_intermediate_buffer_size[4] 524288.0
shard_intermediate_buffer_size[5] 524288.0
shard_intermediate_buffer_size[6] 838912.0
shard_intermediate_buffer_size[7] 838912.0
shard_initiation_buffer_size[0] 2048.0
shard_initiation_buffer_size[1] 2048.0
shard_initiation_buffer_size[2] 838912.0
shard_initiation_buffer_size[3] 1048576.0
shard_initiation_buffer_size[4] 1048576.0
shard_initiation_buffer_size[5] 1048576.0
shard_initiation_buffer_size[6] 1048576.0
shard_initiation_buffer_size[7] 2048.0
Micro_Batch_Size 1.0
num_micro_batch_per_pipeline 1.0
C65 1.0
ALL_REDUCE_communication_size_node[0] 0.0
ALL_REDUCE_communication_size_node[1] 0.0
ALL_REDUCE_communication_size_node[2] 0.0
ALL_REDUCE_communication_size_node[3] 0.0
ALL_REDUCE_communication_size_node[4] 0.0
ALL_REDUCE_communication_size_node[5] 0.0
ALL_REDUCE_communication_size_node[6] 0.0
ALL_REDUCE_communication_size_node[7] 0.0
ALL_REDUCE_communication_size_node[8] 0.0
ALL_TO_ALL_communication_size_node[0] 0.0
ALL_TO_ALL_communication_size_node[1] 0.0
ALL_TO_ALL_communication_size_node[2] 0.0
ALL_TO_ALL_communication_size_node[3] 0.0
ALL_TO_ALL_communication_size_node[4] 0.0
ALL_TO_ALL_communication_size_node[5] 0.0
ALL_TO_ALL_communication_size_node[6] 0.0
ALL_TO_ALL_communication_size_node[7] 0.0
ALL_TO_ALL_communication_size_node[8] 0.0
ALL_GATHER_communication_size_node[0] 0.0
ALL_GATHER_communication_size_node[1] 0.0
ALL_GATHER_communication_size_node[2] 0.0
ALL_GATHER_communication_size_node[3] 0.0
ALL_GATHER_communication_size_node[4] 0.0
ALL_GATHER_communication_size_node[5] 0.0
ALL_GATHER_communication_size_node[6] 0.0
ALL_GATHER_communication_size_node[7] 0.0
ALL_GATHER_communication_size_node[8] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[0] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[1] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[2] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[3] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[4] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[5] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[6] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[7] 0.0
ALL_REDUCE_PERIODIC_communication_size_node[8] 0.0
ALL_REDUCE_communication_size_edge[0] 0.0
ALL_REDUCE_communication_size_edge[1] 0.0
ALL_REDUCE_communication_size_edge[2] 0.0
ALL_REDUCE_communication_size_edge[3] 0.0
ALL_REDUCE_communication_size_edge[4] 0.0
ALL_REDUCE_communication_size_edge[5] 0.0
ALL_REDUCE_communication_size_edge[6] 0.0
ALL_REDUCE_communication_size_edge[7] 0.0
ALL_TO_ALL_communication_size_edge[0] 0.0
ALL_TO_ALL_communication_size_edge[1] 0.0
ALL_TO_ALL_communication_size_edge[2] 0.0
ALL_TO_ALL_communication_size_edge[3] 0.0
ALL_TO_ALL_communication_size_edge[4] 0.0
ALL_TO_ALL_communication_size_edge[5] 0.0
ALL_TO_ALL_communication_size_edge[6] 0.0
ALL_TO_ALL_communication_size_edge[7] 0.0
ALL_GATHER_communication_size_edge[0] 0.0
ALL_GATHER_communication_size_edge[1] 0.0
ALL_GATHER_communication_size_edge[2] 0.0
ALL_GATHER_communication_size_edge[3] 0.0
ALL_GATHER_communication_size_edge[4] 0.0
ALL_GATHER_communication_size_edge[5] 0.0
ALL_GATHER_communication_size_edge[6] 0.0
ALL_GATHER_communication_size_edge[7] 0.0
Config[0] 0.0
Config[1] 2.0
Config[2] 0.0
Config[3] 1.0
Config[4] 1.0
Config[5] 1.0
Config[6] 1.0
Config[7] 2.0
Config[8] 2.0
A[0,0] 1.0
A[0,1] 0.0
A[0,2] 0.0
A[1,0] 0.0
A[1,1] 0.0
A[1,2] 1.0
A[2,0] 1.0
A[2,1] 0.0
A[2,2] 0.0
A[3,0] 0.0
A[3,1] 1.0
A[3,2] 0.0
A[4,0] 0.0
A[4,1] 1.0
A[4,2] 0.0
A[5,0] 0.0
A[5,1] 1.0
A[5,2] 0.0
A[6,0] 0.0
A[6,1] 1.0
A[6,2] 0.0
A[7,0] 0.0
A[7,1] 0.0
A[7,2] 1.0
A[8,0] 0.0
A[8,1] 0.0
A[8,2] 1.0
B[0,0] 1.0
B[0,1] 0.0
B[0,2] 0.0
B[1,0] 0.0
B[1,1] 0.0
B[1,2] 0.0
B[2,0] 0.0
B[2,1] 1.0
B[2,2] 0.0
B[3,0] 0.0
B[3,1] 1.0
B[3,2] 0.0
B[4,0] 0.0
B[4,1] 1.0
B[4,2] 0.0
B[5,0] 0.0
B[5,1] 0.0
B[5,2] 0.0
B[6,0] 0.0
B[6,1] 0.0
B[6,2] 1.0
B[7,0] 0.0
B[7,1] 0.0
B[7,2] 1.0
D[0,0] 0.0
D[0,1] 0.0
D[0,2] 0.0
D[1,0] 1.0
D[1,1] 1.0
D[1,2] 0.0
D[2,0] 0.0
D[2,1] 0.0
D[2,2] 0.0
D[3,0] 0.0
D[3,1] 0.0
D[3,2] 0.0
D[4,0] 0.0
D[4,1] 0.0
D[4,2] 0.0
D[5,0] 0.0
D[5,1] 1.0
D[5,2] 1.0
D[6,0] 0.0
D[6,1] 0.0
D[6,2] 0.0
D[7,0] 0.0
D[7,1] 0.0
D[7,2] 0.0
Z[0,0] 1.0
Z[0,1] 0.0
Z[0,2] 0.0
Z[1,0] 1.0
Z[1,1] 1.0
Z[1,2] 0.0
Z[2,0] 0.0
Z[2,1] 1.0
Z[2,2] 0.0
Z[3,0] 0.0
Z[3,1] 1.0
Z[3,2] 0.0
Z[4,0] 0.0
Z[4,1] 1.0
Z[4,2] 0.0
Z[5,0] 0.0
Z[5,1] 1.0
Z[5,2] 1.0
Z[6,0] 0.0
Z[6,1] 0.0
Z[6,2] 1.0
Z[7,0] 0.0
Z[7,1] 0.0
Z[7,2] 1.0
E[0,0] 0.0
E[0,1] 0.0
E[0,2] 0.0
E[1,0] 1.0
E[1,1] 1.0
E[1,2] 0.0
E[2,0] 0.0
E[2,1] 0.0
E[2,2] 0.0
E[3,0] 0.0
E[3,1] 0.0
E[3,2] 0.0
E[4,0] 0.0
E[4,1] 0.0
E[4,2] 0.0
E[5,0] 0.0
E[5,1] 1.0
E[5,2] 1.0
E[6,0] 0.0
E[6,1] 0.0
E[6,2] 0.0
E[7,0] 0.0
E[7,1] 0.0
E[7,2] 0.0
H[0,0] 1.0
H[0,1] 0.0
H[0,2] 0.0
H[1,0] 1.0
H[1,1] 0.0
H[1,2] 0.0
H[2,0] 0.0
H[2,1] 1.0
H[2,2] 0.0
H[3,0] 0.0
H[3,1] 1.0
H[3,2] 0.0
H[4,0] 0.0
H[4,1] 1.0
H[4,2] 0.0
H[5,0] 0.0
H[5,1] 1.0
H[5,2] 0.0
H[6,0] 0.0
H[6,1] 0.0
H[6,2] 1.0
H[7,0] 0.0
H[7,1] 0.0
H[7,2] 1.0
F[0,0] 1.0
F[0,1] 0.0
F[0,2] 0.0
F[1,0] 0.0
F[1,1] 0.0
F[1,2] 1.0
F[2,0] 1.0
F[2,1] 0.0
F[2,2] 0.0
F[3,0] 0.0
F[3,1] 1.0
F[3,2] 0.0
F[4,0] 0.0
F[4,1] 1.0
F[4,2] 0.0
F[5,0] 0.0
F[5,1] 1.0
F[5,2] 0.0
F[6,0] 0.0
F[6,1] 1.0
F[6,2] 0.0
F[7,0] 0.0
F[7,1] 0.0
F[7,2] 1.0
C306 1.0
C307 1.0
C308 1.0
C309 1.0
C310 0.0
C311 0.0
C312 0.0
C313 0.0
C314 1.0
C315 1.0
C316 1.0
C317 1.0
C318 1.0
C319 1.0
C320 1.0
C321 1.0
C322 1.0
C323 1.0
C324 1.0
C325 1.0
num_input_per_config[0] 1.0
num_input_per_config[1] 32.0
num_input_per_config[2] 1.0
C329 1.0
C330 0.0
C331 1.0
C332 0.0
C333 0.0
C334 0.0
C335 0.0
C336 0.0
C337 0.0
C338 0.0
C339 0.0
C340 0.0
C341 32.0
C342 32.0
C343 32.0
C344 32.0
C345 0.0
C346 0.0
C347 0.0
C348 1.0
C349 0.0
C350 0.0
C351 0.0
C352 0.0
C353 0.0
C354 1.0
C355 1.0
num_tile_per_config[0] 20.0
num_tile_per_config[1] 1.0
num_tile_per_config[2] 20.0
zzzz[0] 0.0
zzzz[1] 4.0
zzzz[2] 0.0
C362 0.0
C363 1.0
C364 0.0
Par_lane[0] 1.0
Par_lane[1] 1.0
Par_lane[2] 137.0
Par_lane[3] 113.0
Par_lane[4] 91.0
Par_lane[5] 91.0
Par_lane[6] 216.0
Par_lane[7] 82.0
Par_lane[8] 1.0
Par_stage[0] 365.0
Par_stage[1] 219.0
Par_stage[2] 1.0
Par_stage[3] 1.0
Par_stage[4] 1.0
Par_stage[5] 1.0
Par_stage[6] 1.0
Par_stage[7] 1.0
Par_stage[8] 219.0
Par_total[0] 365.0
Par_total[1] 219.0
Par_total[2] 137.0
Par_total[3] 113.0
Par_total[4] 91.0
Par_total[5] 91.0
Par_total[6] 216.0
Par_total[7] 82.0
Par_total[8] 219.0
C392 1.0
C393 1.0
C394 0.0
C395 0.0
C396 1.0
C397 0.0
C398 0.0
C399 1.0
C400 0.0
C401 0.0
C402 0.0
C403 0.0
C404 1.0
C405 0.0
C406 0.0
C407 0.0
C408 1.0
C409 1.0
C410 1.0
C411 1.0
C412 0.0
C413 1.0
C414 1.0
C415 1.0
C416 0.0
C417 0.0
C418 0.0
C419 1.0
C420 0.0
C421 0.0
C422 0.0
C423 0.0
C424 1.0
C425 0.0
C426 0.0
C427 1.0
C428 1.0
C429 0.0
C430 0.0
C431 1.0
C432 0.0
C433 0.0
C434 1.0
C435 0.0
C436 0.0
C437 0.0
C438 0.0
C439 1.0
C440 0.0
C441 0.0
C442 1.0
C443 1.0
C444 0.0
C445 0.0
C446 1.0
C447 0.0
C448 0.0
C449 1.0
C450 0.0
C451 0.0
C452 0.0
C453 0.0
C454 1.0
C455 0.0
C456 0.0
C457 1.0
C458 1.0
C459 0.0
C460 0.0
C461 1.0
C462 0.0
C463 0.0
C464 1.0
C465 0.0
C466 0.0
C467 0.0
C468 0.0
C469 1.0
C470 0.0
C471 0.0
C472 0.0
C473 1.0
C474 1.0
C475 1.0
C476 1.0
C477 0.0
C478 1.0
C479 1.0
C480 1.0
C481 0.0
C482 0.0
C483 0.0
C484 1.0
C485 0.0
C486 0.0
C487 0.0
C488 0.0
C489 1.0
C490 0.0
C491 0.0
C492 1.0
C493 1.0
C494 0.0
C495 0.0
C496 1.0
C497 0.0
C498 0.0
C499 1.0
C500 0.0
C501 0.0
C502 0.0
C503 0.0
C504 1.0
C505 0.0
C506 0.0
C507 1.0
C508 1.0
C509 0.0
C510 0.0
C511 1.0
C512 1.0
C513 1.0
C514 1.0
C515 0.0
C516 1.0
C517 1.0
C518 0.0
C519 1.0
C520 1.0
C521 1.0
C522 1.0
C523 1.0
C524 1.0
C525 0.0
C526 0.0
C527 1.0
C528 1.0
C529 0.0
C530 0.0
C531 0.0
C532 0.0
C533 0.0
C534 1.0
C535 0.0
C536 1.0
C537 1.0
C538 0.0
C539 0.0
C540 0.0
C541 0.0
C542 0.0
C543 1.0
C544 0.0
C545 1.0
C546 1.0
C547 1.0
C548 0.0
C549 0.0
C550 1.0
C551 0.0
C552 1.0
C553 1.0
C554 1.0
C555 0.0
C556 0.0
C557 1.0
C558 1.0
C559 1.0
C560 0.0
C561 1.0
C562 1.0
C563 1.0
C564 0.0
C565 0.0
C566 1.0
C567 1.0
C568 1.0
C569 1.0
C570 1.0
C571 0.0
C572 0.0
C573 0.0
C574 0.0
C575 0.0
C576 1.0
C577 0.0
C578 0.0
C579 1.0
C580 1.0
C581 0.0
C582 0.0
C583 1.0
C584 0.0
C585 0.0
C586 1.0
C587 0.0
C588 0.0
C589 0.0
C590 0.0
C591 1.0
C592 0.0
C593 0.0
C594 1.0
C595 1.0
C596 1.0
C597 1.0
C598 1.0
C599 1.0
C600 0.0
C601 0.0
C602 1.0
C603 1.0
C604 0.0
C605 0.0
C606 0.0
C607 0.0
C608 0.0
C609 1.0
C610 0.0
C611 0.0
C612 1.0
C613 1.0
C614 0.0
C615 0.0
C616 1.0
C617 0.0
C618 0.0
C619 1.0
C620 0.0
C621 0.0
C622 0.0
C623 0.0
C624 1.0
C625 0.0
C626 0.0
C627 1.0
C628 1.0
C629 1.0
C630 1.0
C631 1.0
C632 1.0
C633 0.0
C634 0.0
C635 1.0
C636 1.0
C637 0.0
C638 0.0
C639 0.0
C640 0.0
C641 0.0
C642 1.0
C643 0.0
C644 0.0
C645 1.0
C646 1.0
C647 0.0
C648 0.0
C649 1.0
C650 0.0
C651 0.0
C652 1.0
C653 0.0
C654 0.0
C655 0.0
C656 0.0
C657 1.0
C658 0.0
C659 0.0
C660 1.0
C661 1.0
C662 1.0
C663 1.0
C664 1.0
C665 1.0
C666 0.0
C667 0.0
C668 1.0
C669 1.0
C670 0.0
C671 0.0
C672 0.0
C673 0.0
C674 0.0
C675 1.0
C676 0.0
C677 0.0
C678 1.0
C679 1.0
C680 0.0
C681 0.0
C682 0.0
C683 0.0
C684 0.0
C685 1.0
C686 0.0
C687 0.0
C688 0.0
C689 0.0
C690 1.0
C691 0.0
C692 0.0
C693 1.0
C694 1.0
C695 1.0
C696 0.0
C697 0.0
C698 1.0
C699 1.0
C700 1.0
C701 0.0
C702 1.0
C703 1.0
C704 1.0
C705 0.0
C706 0.0
C707 1.0
C708 1.0
C709 1.0
C710 0.0
C711 0.0
C712 1.0
C713 0.0
C714 0.0
C715 0.0
C716 0.0
C717 0.0
C718 1.0
C719 0.0
C720 0.0
C721 0.0
C722 0.0
C723 1.0
C724 0.0
C725 0.0
C726 0.0
C727 1.0
C728 0.0
C729 0.0
C730 0.0
C731 0.0
C732 1.0
C733 0.0
C734 0.0
C735 1.0
C736 1.0
C737 1.0
C738 1.0
C739 1.0
C740 1.0
C741 0.0
C742 0.0
C743 0.0
C744 0.0
C745 1.0
C746 0.0
C747 0.0
C748 0.0
C749 0.0
C750 0.0
C751 1.0
C752 0.0
C753 0.0
C754 0.0
C755 0.0
C756 1.0
C757 0.0
C758 0.0
C759 0.0
C760 1.0
C761 0.0
C762 0.0
C763 0.0
C764 0.0
C765 1.0
C766 0.0
C767 0.0
C768 1.0
C769 1.0
C770 1.0
C771 1.0
C772 1.0
C773 1.0
C774 0.0
C775 0.0
shard_intermediate_buffer_size_depth_original[0] 1677824.0
shard_intermediate_buffer_size_depth_original[1] 1048576.0
shard_intermediate_buffer_size_depth_original[2] 1048576.0
shard_intermediate_buffer_size_depth_original[3] 1048576.0
shard_intermediate_buffer_size_depth_original[4] 1048576.0
shard_intermediate_buffer_size_depth_original[5] 5872384.0
shard_intermediate_buffer_size_depth_original[6] 52432.0
shard_intermediate_buffer_size_depth_original[7] 1677824.0
shard_intermediate_buffer_size_depth_two[0] 1677824.0
shard_intermediate_buffer_size_depth_two[1] 1048576.0
shard_intermediate_buffer_size_depth_two[2] 1048576.0
shard_intermediate_buffer_size_depth_two[3] 1048576.0
shard_intermediate_buffer_size_depth_two[4] 1048576.0
shard_intermediate_buffer_size_depth_two[5] 1677824.0
shard_intermediate_buffer_size_depth_two[6] 52432.0
shard_intermediate_buffer_size_depth_two[7] 1677824.0
shard_initiation_buffer_size_depth_one[0] 2048.0
shard_initiation_buffer_size_depth_one[1] 2048.0
shard_initiation_buffer_size_depth_one[2] 0.0
shard_initiation_buffer_size_depth_one[3] 0.0
shard_initiation_buffer_size_depth_one[4] 0.0
shard_initiation_buffer_size_depth_one[5] 0.0
shard_initiation_buffer_size_depth_one[6] 0.0
shard_initiation_buffer_size_depth_one[7] 2048.0
tiling_factor[0] 1.0
tiling_factor[1] 1.0
tiling_factor[2] 1.0
tiling_factor[3] 1.0
tiling_factor[4] 1.0
tiling_factor[5] 1.0
tiling_factor[6] 1.0
tiling_factor[7] 1.0
tiling_factor[8] 1.0
C809 0.0
C810 0.0
C811 0.0
C812 0.0
C813 0.0
C814 0.0
C815 0.0
C816 0.0
C817 0.0
SRAM_Per_Config_extra[0] -0.0
SRAM_Per_Config_extra[1] -0.0
SRAM_Per_Config_extra[2] -0.0
SRAM_Per_Config_total[0] 2728448.0
SRAM_Per_Config_total[1] 5872128.0
SRAM_Per_Config_total[2] 3412176.0
SRAM_Per_Config_intermediate_dram[0] 1048576.0
SRAM_Per_Config_intermediate_dram[1] 2726400.0
SRAM_Per_Config_intermediate_dram[2] 1677824.0
SRAM_Per_Config_intermediate_onchip[0] 1677824.0
SRAM_Per_Config_intermediate_onchip[1] 3145728.0
SRAM_Per_Config_intermediate_onchip[2] 1730256.0
SRAM_Per_Config_initiation[0] 2048.0
SRAM_Per_Config_initiation[1] 0.0
SRAM_Per_Config_initiation[2] 4096.0
dram_bytes_per_config_intermediate[0] 524319.9999997616
dram_bytes_per_config_intermediate[1] 550504.0
dram_bytes_per_config_intermediate[2] 10485760.0
dram_bytes_per_config_initiation[0] 840960.0
dram_bytes_per_config_initiation[1] 4194304.0
dram_bytes_per_config_initiation[2] 4096.0
C839 26216.0
C840 550504.0
C841 524288.0
dram_bytes_extra 0.0
dram_bytes_initiation 5039360.0
dram_bytes_intermediate 10485760.0
dram_bytes_total 15525120.0
weight 5039360.0
activation 10485760.0
DRAM_BW 8192.0
Cycle[0] 96.0
Cycle[1] 160.0
Cycle[2] 96.0
Cycle[3] 73.0
Cycle[4] 91.0
Cycle[5] 91.0
Cycle[6] 38.0
Cycle[7] 160.0
Cycle[8] 160.0
m_factor[0] 1.0
m_factor[1] 1.0
m_factor[2] 3.0
m_factor[3] 73.0
m_factor[4] 91.0
m_factor[5] 91.0
m_factor[6] 38.0
m_factor[7] 5.0
m_factor[8] 1.0
n_factor[0] 3.0
n_factor[1] 5.0
n_factor[2] 1.0
n_factor[3] 1.0
n_factor[4] 1.0
n_factor[5] 1.0
n_factor[6] 1.0
n_factor[7] 1.0
n_factor[8] 5.0
MMM[0] 1.0
MMM[1] 1.0
MMM[2] 3.0
MMM[3] 73.0
MMM[4] 91.0
MMM[5] 91.0
MMM[6] 38.0
MMM[7] 5.0
MMM[8] 1.0
KKK[0] 32.0
KKK[1] 32.0
KKK[2] 32.0
KKK[3] 2.0
KKK[4] 2.0
KKK[5] 2.0
KKK[6] 2.0
KKK[7] 1.0
KKK[8] 32.0
NNN[0] 3.0
NNN[1] 5.0
NNN[2] 1.0
NNN[3] 1.0
NNN[4] 1.0
NNN[5] 1.0
NNN[6] 1.0
NNN[7] 32.0
NNN[8] 5.0
C903 3.0
C904 5.0
C905 3.0
C906 73.0
C907 91.0
C908 91.0
C909 38.0
C910 5.0
Compute_Latency[0] 1199.9999821185993
Compute_Latency[1] 56.87499915249611
Compute_Latency[2] 1999.999970197664
C914 96.0
C915 -0.0
C916 96.0
C917 0.0
C918 0.0
C919 0.0
C920 0.0
C921 0.0
C922 0.0
C923 95.99999999999937
C924 0.0
C925 0.0
C926 0.0
C927 73.0
C928 91.0
C929 91.0
C930 38.0
C931 0.0
C932 0.0
C933 90.99999999999943
C934 0.0
C935 160.0
C936 0.0
C937 0.0
C938 0.0
C939 0.0
C940 0.0
C941 160.0
C942 160.0
C943 159.99999999999886
Memory_Latency[0] 64.0039062499709
Memory_Latency[1] 67.2001953125
Memory_Latency[2] 1280.0
memory_latency[0] 64.0039062499709
memory_latency[1] 67.2001953125
memory_latency[2] 1280.0
explicit_memory_latency[0] 0.0
explicit_memory_latency[1] 0.0
explicit_memory_latency[2] 0.0
C953 26216.0
C954 550504.0
C955 524288.0
Network_Latency[0] 0.0
Network_Latency[1] 0.0
Network_Latency[2] 0.0
p2p_latency 0.0
Network_Latency_ALL_REDUCE_node[0] 0.0
Network_Latency_ALL_REDUCE_node[1] 0.0
Network_Latency_ALL_REDUCE_node[2] 0.0
C963 0.0
C964 0.0
C965 0.0
C966 0.0
C967 0.0
C968 0.0
C969 0.0
C970 0.0
C971 0.0
C972 0.0
C973 0.0
C974 0.0
C975 0.0
C976 0.0
C977 0.0
C978 0.0
C979 0.0
C980 0.0
C981 0.0
C982 0.0
C983 0.0
C984 0.0
C985 0.0
C986 0.0
C987 0.0
C988 0.0
C989 0.0
C990 0.0
C991 0.0
C992 0.0
C993 0.0
C994 0.0
C995 0.0
C996 0.0
C997 0.0
C998 0.0
C999 0.0
C1000 0.0
C1001 0.0
C1002 0.0
C1003 0.0
C1004 0.0
C1005 0.0
C1006 0.0
C1007 0.0
C1008 0.0
C1009 0.0
C1010 0.0
C1011 0.0
C1012 0.0
C1013 0.0
C1014 0.0
C1015 0.0
C1016 0.0
C1017 0.0
C1018 0.0
C1019 0.0
C1020 0.0
C1021 0.0
C1022 0.0
C1023 0.0
C1024 0.0
C1025 0.0
C1026 0.0
C1027 0.0
C1028 0.0
C1029 0.0
C1030 0.0
C1031 0.0
C1032 0.0
C1033 0.0
C1034 0.0
C1035 0.0
C1036 0.0
C1037 0.0
C1038 0.0
C1039 0.0
C1040 0.0
C1041 0.0
C1042 0.0
C1043 0.0
C1044 0.0
C1045 0.0
C1046 0.0
C1047 0.0
C1048 0.0
C1049 0.0
C1050 0.0
C1051 0.0
C1052 0.0
C1053 0.0
C1054 0.0
C1055 0.0
Network_Latency_ALL_TO_ALL_node[0] 0.0
Network_Latency_ALL_TO_ALL_node[1] 0.0
Network_Latency_ALL_TO_ALL_node[2] 0.0
C1059 0.0
C1060 0.25
C1061 0.0
C1062 0.0125
C1063 0.0
C1064 0.25
Network_Latency_ALL_GATHER_node[0] 0.0
Network_Latency_ALL_GATHER_node[1] 0.0
Network_Latency_ALL_GATHER_node[2] 0.0
C1068 0.0
C1069 0.0
C1070 0.0
C1071 0.0
C1072 0.0
C1073 0.0
Network_Latency_ALL_REDUCE_PERIODIC_node[0] 0.0
Network_Latency_ALL_REDUCE_PERIODIC_node[1] 0.0
Network_Latency_ALL_REDUCE_PERIODIC_node[2] 0.0
C1077 0.0
C1078 0.0
C1079 0.0
C1080 0.0
C1081 0.0
C1082 0.0
Network_Latency_ALL_REDUCE_edge[0] 0.0
Network_Latency_ALL_REDUCE_edge[1] 0.0
Network_Latency_ALL_REDUCE_edge[2] 0.0
C1086 0.0
C1087 0.0
C1088 0.0
C1089 0.0
C1090 0.0
C1091 0.0
C1092 0.0
C1093 0.0
C1094 0.0
C1095 0.0
C1096 0.0
C1097 0.0
C1098 0.0
C1099 0.0
C1100 0.0
C1101 0.0
C1102 0.0
C1103 0.0
C1104 0.0
C1105 0.0
C1106 0.0
C1107 0.0
C1108 0.0
C1109 0.0
C1110 0.0
C1111 0.0
C1112 0.0
C1113 0.0
C1114 0.0
C1115 0.0
C1116 0.0
C1117 0.0
C1118 0.0
C1119 0.0
C1120 0.0
C1121 0.0
C1122 0.0
C1123 0.0
C1124 0.0
C1125 0.0
C1126 0.0
C1127 0.0
C1128 0.0
C1129 0.0
C1130 0.0
C1131 0.0
C1132 0.0
C1133 0.0
C1134 0.0
C1135 0.0
C1136 0.0
C1137 0.0
C1138 0.0
C1139 0.0
C1140 0.0
C1141 0.0
C1142 0.0
C1143 0.0
C1144 0.0
C1145 0.0
C1146 0.0
C1147 0.0
C1148 0.0
C1149 0.0
C1150 0.0
C1151 0.0
C1152 0.0
C1153 0.0
C1154 0.0
C1155 0.0
C1156 0.0
C1157 0.0
C1158 0.0
C1159 0.0
C1160 0.0
C1161 0.0
C1162 0.0
C1163 0.0
C1164 0.0
C1165 0.0
C1166 0.0
C1167 0.0
C1168 0.0
C1169 0.0
Network_Latency_ALL_TO_ALL_edge[0] 0.0
Network_Latency_ALL_TO_ALL_edge[1] 0.0
Network_Latency_ALL_TO_ALL_edge[2] 0.0
C1173 0.0
C1174 0.25
C1175 0.0
C1176 0.0125
C1177 0.0
C1178 0.25
Network_Latency_ALL_GATHER_edge[0] 0.0
Network_Latency_ALL_GATHER_edge[1] 0.0
Network_Latency_ALL_GATHER_edge[2] 0.0
C1182 0.0
C1183 0.0
C1184 0.0
C1185 0.0
C1186 0.0
C1187 0.0
Compute_Memory_Latency[0] 0.0
Compute_Memory_Latency[1] 0.0
Compute_Memory_Latency[2] 0.0
Per_Config_II[0] 1199.9999821185993
Per_Config_II[1] 2150.4062499999773
Per_Config_II[2] 1999.999970197664
C1194 1199.9999821185993
C1195 67.20019531249929
C1196 1999.999970197664
C1197 5350.406202316202
ns_per_batch 5350.406202316202
all_config_II 5350.406202316202
C1200 5350.406202316202
C1201 5350.406202316202
C1202 5350.406202316202
C1203 0.0
pipeline_factor 1.0
C1205 1.0
C1206 0.0
C1207 1.0
LINK_cost[0] 20.0
SWITCH_cost[0] 480.0
less_or_equal_one_chip 1.0
less_or_equal_four_chip 1.0
total_DRAM_cost 8192.0
total_accelerator_cost 16522.25
total_link_cost 0.0
total_switch_cost 0.0
C1216 20.0
C1217 480.0
total_cost 24714.25
LINK_power[0] 0.5200000107288361
SWITCH_power[0] 1.0400000214576721
total_DRAM_power 1331.0361328125
total_accelerator_power 444.7062072753906
total_link_power 0.0
total_switch_power 0.0
C1225 0.5200000107288361
C1226 1.0400000214576721
total_power 1775.7423400878906
final_ns 5350.406202316202
------------Statistics------------
FLOP per kernel:
SYSTOLIC Proj1 32 32 262144 1 536870912
SYSTOLIC Proj2 32 32 262144 1 536870912
SYSTOLIC Conv 262144 32 1 1 16777216
SYSTOLIC Scan_stage_0 262144 2 1 32 33554432
SYSTOLIC Scan_stage_1 262144 2 1 32 33554432
SYSTOLIC Scan_stage_2 262144 2 1 32 33554432
SYSTOLIC Scan_stage_3 262144 2 1 32 33554432
SIMD Multiply 262144 1 32 1 8388608
SYSTOLIC Proj3 32 32 262144 1 536870912
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
memory_size 0.0
kernel_name ['Proj1', 'Proj2', 'Conv', 'Scan_stage_0', 'Scan_stage_1', 'Scan_stage_2', 'Scan_stage_3', 'Multiply', 'Proj3']
Proj1 Conv
Conv Scan_stage_0
Scan_stage_0 Scan_stage_1
Scan_stage_1 Scan_stage_2
Scan_stage_2 Scan_stage_3
Scan_stage_3 Multiply
Proj2 Multiply
Multiply Proj3
depth
2
2
2
2
2
2
7
2



TP 1.0
PP 1.0
DP 1.0
final_s 5.350406202316202e-06
Number of Chips 1
Per-Accelerator Throughput (GFLOPS) 638976.0095214844
DRAM BW 8192.0
Link BW [10.0]
System Cost 24714.25
System Power 1775.7423400878906
Workload FLOP 1769996288.0
System FLOPS Utilization 0.5177272782719078
Optimizer Runtime (s) 3.5441219806671143




