
//input ports
add mapped point i_arg0[5] i_arg0[5] -type PI PI
add mapped point i_arg0[4] i_arg0[4] -type PI PI
add mapped point i_arg0[3] i_arg0[3] -type PI PI
add mapped point i_arg0[2] i_arg0[2] -type PI PI
add mapped point i_arg0[1] i_arg0[1] -type PI PI
add mapped point i_arg0[0] i_arg0[0] -type PI PI
add mapped point i_arg1[5] i_arg1[5] -type PI PI
add mapped point i_arg1[4] i_arg1[4] -type PI PI
add mapped point i_arg1[3] i_arg1[3] -type PI PI
add mapped point i_arg1[2] i_arg1[2] -type PI PI
add mapped point i_arg1[1] i_arg1[1] -type PI PI
add mapped point i_arg1[0] i_arg1[0] -type PI PI
add mapped point i_oper[2] i_oper[2] -type PI PI
add mapped point i_oper[1] i_oper[1] -type PI PI
add mapped point i_oper[0] i_oper[0] -type PI PI
add mapped point i_data[5] i_data[5] -type PI PI
add mapped point i_data[4] i_data[4] -type PI PI
add mapped point i_data[3] i_data[3] -type PI PI
add mapped point i_data[2] i_data[2] -type PI PI
add mapped point i_data[1] i_data[1] -type PI PI
add mapped point i_data[0] i_data[0] -type PI PI
add mapped point i_imm i_imm -type PI PI

//output ports
add mapped point o_result[5] o_result[5] -type PO PO
add mapped point o_result[4] o_result[4] -type PO PO
add mapped point o_result[3] o_result[3] -type PO PO
add mapped point o_result[2] o_result[2] -type PO PO
add mapped point o_result[1] o_result[1] -type PO PO
add mapped point o_result[0] o_result[0] -type PO PO
add mapped point o_flag[3] o_flag[3] -type PO PO
add mapped point o_flag[2] o_flag[2] -type PO PO
add mapped point o_flag[1] o_flag[1] -type PO PO
add mapped point o_flag[0] o_flag[0] -type PO PO

//inout ports




//Sequential Pins



//Black Boxes



//Empty Modules as Blackboxes
