<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=N_154_i loads=4 clock_loads=4</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=N_154_i loads=4 clock_loads=4</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\users\crist\desktop\semestre 2021 - 2\arquitectura de computadoras\practicas\compuertas00\compuertas00.vhdl&quot;:26:3:26:4|Found signal identified as System clock which controls 8 sequential elements including Y[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\users\crist\desktop\semestre 2021 - 2\arquitectura de computadoras\practicas\compuertas00\compuertas00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>3</Navigation>
            <Navigation>26</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found signal identified as System clock which controls 8 sequential elements including Y[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
    </Task>
</BaliMessageLog>