<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/net/i8254xGBe_defs.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_5573faef3cd08dc765dd39f4c8927d1a.html">net</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">i8254xGBe_defs.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="i8254xGBe__defs_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Ali Saidi</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* @file</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * Register and structure descriptions for Intel&#39;s 8254x line of gigabit ethernet controllers.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html">   36</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceiGbReg.html">iGbReg</a> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Registers used by the Intel GbE NIC</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a5fac665311f9409448f05063d791cbea">   40</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a5fac665311f9409448f05063d791cbea">REG_CTRL</a>     = 0x00000;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a232a8b3ed753b60b8fca52862681f82c">   41</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a232a8b3ed753b60b8fca52862681f82c">REG_STATUS</a>   = 0x00008;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a36e6357e6f3f944a7ef5d2a7517aa652">   42</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a36e6357e6f3f944a7ef5d2a7517aa652">REG_EECD</a>     = 0x00010;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a1e2ffa59d84d4fb3b15426a69216cffb">   43</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a1e2ffa59d84d4fb3b15426a69216cffb">REG_EERD</a>     = 0x00014;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ad1f9f401339fefeb6393a965a6c6b4cd">   44</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ad1f9f401339fefeb6393a965a6c6b4cd">REG_CTRL_EXT</a> = 0x00018;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a36628138dd5fa4796aa6c1d5076a5345">   45</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a36628138dd5fa4796aa6c1d5076a5345">REG_MDIC</a>     = 0x00020;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ab5cf6bc0f108a3df4d256d50bf629356">   46</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ab5cf6bc0f108a3df4d256d50bf629356">REG_FCAL</a>     = 0x00028;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a3a92c38f022ca9961d4e4205e609f72a">   47</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a3a92c38f022ca9961d4e4205e609f72a">REG_FCAH</a>     = 0x0002C;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ab4f15bdc764b8fb6bc931fd70083a031">   48</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ab4f15bdc764b8fb6bc931fd70083a031">REG_FCT</a>      = 0x00030;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a79a71ed9096e5a202574ca4b46ff6d0e">   49</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a79a71ed9096e5a202574ca4b46ff6d0e">REG_VET</a>      = 0x00038;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a79a37df6d5139ca9bd45f3485b2057a9">   50</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a79a37df6d5139ca9bd45f3485b2057a9">REG_PBA</a>      = 0x01000;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ab356ff2a7519a6896a14f850edc0b501">   51</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ab356ff2a7519a6896a14f850edc0b501">REG_ICR</a>      = 0x000C0;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a152e41950c6f4f93d9211f12d6eb7896">   52</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a152e41950c6f4f93d9211f12d6eb7896">REG_ITR</a>      = 0x000C4;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a8103b02c1280188f10d35b8bc849f7e6">   53</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a8103b02c1280188f10d35b8bc849f7e6">REG_ICS</a>      = 0x000C8;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aa5a8808d1f342732a29b06920c0bf655">   54</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aa5a8808d1f342732a29b06920c0bf655">REG_IMS</a>      = 0x000D0;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aec88ee8f08ed71cb2656fa493217ba78">   55</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aec88ee8f08ed71cb2656fa493217ba78">REG_IMC</a>      = 0x000D8;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a7d54f006eaf9aaaaf0405b3c6ac3f615">   56</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a7d54f006eaf9aaaaf0405b3c6ac3f615">REG_IAM</a>      = 0x000E0;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a8ce5b1abc556a48c48e213d9c0d57f62">   57</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a8ce5b1abc556a48c48e213d9c0d57f62">REG_RCTL</a>     = 0x00100;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a6a32280c2190735aac22ea89882a7100">   58</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a6a32280c2190735aac22ea89882a7100">REG_FCTTV</a>    = 0x00170;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a4b48a5fd5098efd47966b1e6611a2edb">   59</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a4b48a5fd5098efd47966b1e6611a2edb">REG_TIPG</a>     = 0x00410;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ae1a75ff06eba068991eff24d8fc56fd0">   60</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ae1a75ff06eba068991eff24d8fc56fd0">REG_AIFS</a>     = 0x00458;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a097aa7ee80fd90b98a74eb66052d119f">   61</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a097aa7ee80fd90b98a74eb66052d119f">REG_LEDCTL</a>   = 0x00e00;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aed31b52d505f0183d422c86bc8e75a8e">   62</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aed31b52d505f0183d422c86bc8e75a8e">REG_EICR</a>     = 0x01580;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#adb6ceaddb25e8cf6be3ca7297745696a">   63</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#adb6ceaddb25e8cf6be3ca7297745696a">REG_IVAR0</a>    = 0x01700;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a5a2156e9070eb730007dccb4087cd21b">   64</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a5a2156e9070eb730007dccb4087cd21b">REG_FCRTL</a>    = 0x02160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#afaa85b6941a7d87af8f8f051aefe8cb4">   65</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#afaa85b6941a7d87af8f8f051aefe8cb4">REG_FCRTH</a>    = 0x02168;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a03daff622fc85b4268b0f8bf1cfc776f">   66</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a03daff622fc85b4268b0f8bf1cfc776f">REG_RDBAL</a>    = 0x02800;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a0e07ca44f98468f846ee5c6d5facec3f">   67</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a0e07ca44f98468f846ee5c6d5facec3f">REG_RDBAH</a>    = 0x02804;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a36e6ffdbe4eb3922a3ccd8805248582f">   68</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a36e6ffdbe4eb3922a3ccd8805248582f">REG_RDLEN</a>    = 0x02808;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aa3f1cadba5665c7a9aefe42abf1b9a8e">   69</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aa3f1cadba5665c7a9aefe42abf1b9a8e">REG_SRRCTL</a>   = 0x0280C;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ad21e0491d29b6906d74a0739c7a2186e">   70</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ad21e0491d29b6906d74a0739c7a2186e">REG_RDH</a>      = 0x02810;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ae1a6884ed280cbc4363c0d46f0669536">   71</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ae1a6884ed280cbc4363c0d46f0669536">REG_RDT</a>      = 0x02818;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ae3461b39bb294ebae3c58c1057dd11e5">   72</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ae3461b39bb294ebae3c58c1057dd11e5">REG_RDTR</a>     = 0x02820;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a8523259e0097aa99ccd74a5535fa0c5a">   73</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a8523259e0097aa99ccd74a5535fa0c5a">REG_RXDCTL</a>   = 0x02828;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a7e111470d2645a0076b9b363ffea88aa">   74</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a7e111470d2645a0076b9b363ffea88aa">REG_RADV</a>     = 0x0282C;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aafa12312ad0a6e515d57d87abf7c9aea">   75</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aafa12312ad0a6e515d57d87abf7c9aea">REG_TCTL</a>     = 0x00400;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a02894614395d5e17638e77729a75a0fc">   76</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a02894614395d5e17638e77729a75a0fc">REG_TDBAL</a>    = 0x03800;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a18d646d29d72fa38a4523dbaa3dfe823">   77</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a18d646d29d72fa38a4523dbaa3dfe823">REG_TDBAH</a>    = 0x03804;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#af9520306f6d41db3a78650cdb9f1e047">   78</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#af9520306f6d41db3a78650cdb9f1e047">REG_TDLEN</a>    = 0x03808;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a70e74a6aa9ba002eb793be9d8e2733f0">   79</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a70e74a6aa9ba002eb793be9d8e2733f0">REG_TDH</a>      = 0x03810;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a288ac0bbd9833781e18db934dfa6373f">   80</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a288ac0bbd9833781e18db934dfa6373f">REG_TXDCA_CTL</a> = 0x03814;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a52b028648f45756216a35ac90fd4ca9e">   81</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a52b028648f45756216a35ac90fd4ca9e">REG_TDT</a>      = 0x03818;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#afbd1d950fb1da49cbadc9560b435f328">   82</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#afbd1d950fb1da49cbadc9560b435f328">REG_TIDV</a>     = 0x03820;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a9665cd6fe096553b46e4be1303ef2a58">   83</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a9665cd6fe096553b46e4be1303ef2a58">REG_TXDCTL</a>   = 0x03828;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a039a86e64b6acacd790733f2e9164587">   84</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a039a86e64b6acacd790733f2e9164587">REG_TADV</a>     = 0x0382C;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a3c0a93fdaadfd855a18a7acd63db6d09">   85</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a3c0a93fdaadfd855a18a7acd63db6d09">REG_TDWBAL</a>   = 0x03838;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#afaa633db060c728068b74099ab9c1810">   86</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#afaa633db060c728068b74099ab9c1810">REG_TDWBAH</a>   = 0x0383C;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ac0d7490ae15f77a2f868bbc323b6440b">   87</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ac0d7490ae15f77a2f868bbc323b6440b">REG_CRCERRS</a>  = 0x04000;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#adda92c5127567664dbd7f2aba2500323">   88</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#adda92c5127567664dbd7f2aba2500323">REG_RXCSUM</a>   = 0x05000;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a3f950ae23e02b15206d09a488288970b">   89</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a3f950ae23e02b15206d09a488288970b">REG_RLPML</a>    = 0x05004;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a353a765b48a0dd2dfa5721bf44535589">   90</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a353a765b48a0dd2dfa5721bf44535589">REG_RFCTL</a>    = 0x05008;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a400a9f066a9d94c6dec55fc7cfd47ace">   91</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a400a9f066a9d94c6dec55fc7cfd47ace">REG_MTA</a>      = 0x05200;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a0ca739ed67914add2e44015ee830608f">   92</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a0ca739ed67914add2e44015ee830608f">REG_RAL</a>      = 0x05400;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a4aafdc92543c61434b06c7a865f63be8">   93</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a4aafdc92543c61434b06c7a865f63be8">REG_RAH</a>      = 0x05404;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a1dadc7c9c2b03edc25cee85c2931d1ef">   94</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a1dadc7c9c2b03edc25cee85c2931d1ef">REG_VFTA</a>     = 0x05600;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a298994f5c56708a7eae32db90b6dc960">   96</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a298994f5c56708a7eae32db90b6dc960">REG_WUC</a>      = 0x05800;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a7e25889eb12ecd0526135681e5976cfc">   97</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a7e25889eb12ecd0526135681e5976cfc">REG_WUFC</a>     = 0x05808;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#af32750e44057418ebc519675f355c2b0">   98</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#af32750e44057418ebc519675f355c2b0">REG_WUS</a>      = 0x05810;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a473fa9b56865b19b5dfce1eb5631c871">   99</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a473fa9b56865b19b5dfce1eb5631c871">REG_MANC</a>     = 0x05820;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aaa686b3eb0bfec2eb0c8cc25b4e591f2">  100</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aaa686b3eb0bfec2eb0c8cc25b4e591f2">REG_SWSM</a>     = 0x05B50;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ad96405668ddfa4e3174c2c5370e4a377">  101</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#ad96405668ddfa4e3174c2c5370e4a377">REG_FWSM</a>     = 0x05B54;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aee0fdb207559d3ecc8303c709d3e130b">  102</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#aee0fdb207559d3ecc8303c709d3e130b">REG_SWFWSYNC</a> = 0x05B5C;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#afb2a9efc417fc3d010305ec23c3a0f84">  104</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#afb2a9efc417fc3d010305ec23c3a0f84">EEPROM_READ_OPCODE_SPI</a>    = 0x03;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a58cb1e261a40404cae8f1a852b1d8f56">  105</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a58cb1e261a40404cae8f1a852b1d8f56">EEPROM_RDSR_OPCODE_SPI</a>    = 0x05;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ad216cf278a41124896dfca3c725d6a65">  106</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#ad216cf278a41124896dfca3c725d6a65">EEPROM_SIZE</a>               = 64;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a9c9fadcf4dc950df6469ee186e6bd770">  107</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a9c9fadcf4dc950df6469ee186e6bd770">EEPROM_CSUM</a>              = 0xBABA;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#af76959ba6f161c3b56a8e84661ae057f">  109</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#af76959ba6f161c3b56a8e84661ae057f">VLAN_FILTER_TABLE_SIZE</a>    = 128;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#af30e471f724c60426932cf09ec5fa8a0">  110</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#af30e471f724c60426932cf09ec5fa8a0">RCV_ADDRESS_TABLE_SIZE</a>    = 24;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a3bc9c2c97ba9e1f12f44b831cb8c1735">  111</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a3bc9c2c97ba9e1f12f44b831cb8c1735">MULTICAST_TABLE_SIZE</a>      = 128;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a99b5d431d54f898b159f7e23f6cef9e7">  112</a></span>&#160;<span class="keyword">const</span> uint32_t <a class="code" href="namespaceiGbReg.html#a99b5d431d54f898b159f7e23f6cef9e7">STATS_REGS_SIZE</a>           = 0x228;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Registers in that are accessed in the PHY</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a7cb3ff1b6ec0308203df400d68cd8f73">  116</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a7cb3ff1b6ec0308203df400d68cd8f73">PHY_PSTATUS</a>       = 0x1;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aef90791f98b0564deb82508f345921bb">  117</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#aef90791f98b0564deb82508f345921bb">PHY_PID</a>           = 0x2;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a788e0ad1d23df35e7982b5038578410c">  118</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a788e0ad1d23df35e7982b5038578410c">PHY_EPID</a>          = 0x3;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a29c656c6991ccfd998210edd4c577775">  119</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a29c656c6991ccfd998210edd4c577775">PHY_GSTATUS</a>       = 10;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a646f20bb8ac2e086d640496ee363d7be">  120</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a646f20bb8ac2e086d640496ee363d7be">PHY_EPSTATUS</a>      = 15;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#af4256fd407e24d68a71ca736ddf0b91a">  121</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#af4256fd407e24d68a71ca736ddf0b91a">PHY_AGC</a>           = 18;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// Receive Descriptor Status Flags</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aba81e7f4640d1d926da71a565f44bbfb">  124</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#aba81e7f4640d1d926da71a565f44bbfb">RXDS_DYNINT</a>      = 0x800;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ac0066d5287b241c55d98c22d5769a510">  125</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#ac0066d5287b241c55d98c22d5769a510">RXDS_UDPV</a>        = 0x400;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a88540c2673152b9a9bcb238ed981f5fc">  126</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a88540c2673152b9a9bcb238ed981f5fc">RXDS_CRCV</a>        = 0x100;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a84536c9776fb09c087484894965bf7f0">  127</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a84536c9776fb09c087484894965bf7f0">RXDS_PIF</a>         = 0x080;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#acd841d25645b60626e0117cd6144d94a">  128</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#acd841d25645b60626e0117cd6144d94a">RXDS_IPCS</a>        = 0x040;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a40c3c7a50412c6b5195b3c7644518402">  129</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a40c3c7a50412c6b5195b3c7644518402">RXDS_TCPCS</a>       = 0x020;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a8bfd0bfe188951c4b5d5476331dd36d1">  130</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a8bfd0bfe188951c4b5d5476331dd36d1">RXDS_UDPCS</a>       = 0x010;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a749a0fe798d610ebc66c29b379843357">  131</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a749a0fe798d610ebc66c29b379843357">RXDS_VP</a>          = 0x008;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a7a4d449093fb245f4baa309f522c3977">  132</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a7a4d449093fb245f4baa309f522c3977">RXDS_IXSM</a>        = 0x004;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a245d77e6bec2f969d4db6d37e0e35c52">  133</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a245d77e6bec2f969d4db6d37e0e35c52">RXDS_EOP</a>         = 0x002;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a817feb4e8f1fd0f812a7acb187d5f710">  134</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a817feb4e8f1fd0f812a7acb187d5f710">RXDS_DD</a>          = 0x001;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// Receive Descriptor Error Flags</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a916827c96b7d29af755b36a9847f3041">  137</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a916827c96b7d29af755b36a9847f3041">RXDE_RXE</a>         = 0x80;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ac608f2f7094fab3349324b7d5abd9850">  138</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#ac608f2f7094fab3349324b7d5abd9850">RXDE_IPE</a>         = 0x40;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a2de9c93679b3a2ac2d385dda7b6f874f">  139</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a2de9c93679b3a2ac2d385dda7b6f874f">RXDE_TCPE</a>        = 0x20;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ab9a148f64bece46207db73f4a3daf25f">  140</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#ab9a148f64bece46207db73f4a3daf25f">RXDE_SEQ</a>         = 0x04;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ac651f2a4520cfbc8f563aef2d490bbf2">  141</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#ac651f2a4520cfbc8f563aef2d490bbf2">RXDE_SE</a>          = 0x02;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a027cf58d593c662ae9c6bfdfc98d33a2">  142</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a027cf58d593c662ae9c6bfdfc98d33a2">RXDE_CE</a>          = 0x01;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// Receive Descriptor Extended Error Flags</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a016eb79d454746428d3166743cecb643">  145</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a016eb79d454746428d3166743cecb643">RXDEE_HBO</a>       = 0x008;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a0b5b307894b3a5cf08eab672bbb5e0f5">  146</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a0b5b307894b3a5cf08eab672bbb5e0f5">RXDEE_CE</a>        = 0x010;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a25c5f3a6f4dd3e48e58bc8d04a56e4a8">  147</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a25c5f3a6f4dd3e48e58bc8d04a56e4a8">RXDEE_LE</a>        = 0x020;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ae5979946c7ee35a3dcc92c89f417bbde">  148</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#ae5979946c7ee35a3dcc92c89f417bbde">RXDEE_PE</a>        = 0x080;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a243eb9f3bdaeb3863018405b1f52ab97">  149</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a243eb9f3bdaeb3863018405b1f52ab97">RXDEE_OSE</a>       = 0x100;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a49bd8310b86ea3037a272cad5732d9b6">  150</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a49bd8310b86ea3037a272cad5732d9b6">RXDEE_USE</a>       = 0x200;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a2954dd8efad9c6ac4067b252fe58d3c8">  151</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a2954dd8efad9c6ac4067b252fe58d3c8">RXDEE_TCPE</a>      = 0x400;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#ad4bdf0805781aa99d5ca7cb65cfab211">  152</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#ad4bdf0805781aa99d5ca7cb65cfab211">RXDEE_IPE</a>       = 0x800;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// Receive Descriptor Types</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#adb1302f9b54feed0f840333b9dff4511">  156</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#adb1302f9b54feed0f840333b9dff4511">RXDT_LEGACY</a>      = 0x00;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#af77899f32a3acd556625809ab7f7d072">  157</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#af77899f32a3acd556625809ab7f7d072">RXDT_ADV_ONEBUF</a>  = 0x01;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a4edf2512dad071ef24b4f1c9c32bc5c6">  158</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg.html#a4edf2512dad071ef24b4f1c9c32bc5c6">RXDT_ADV_SPLIT_A</a> = 0x05;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// Receive Descriptor Packet Types</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a5d5b779870b3ae5e58314a3fb98d2478">  161</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a5d5b779870b3ae5e58314a3fb98d2478">RXDP_IPV4</a>       = 0x001;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a9483dba766843e86ec86f549d3d1ff52">  162</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a9483dba766843e86ec86f549d3d1ff52">RXDP_IPV4E</a>      = 0x002;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aaad64b56d351609b16fc80f92d95df4a">  163</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#aaad64b56d351609b16fc80f92d95df4a">RXDP_IPV6</a>       = 0x004;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a100e5b7c3352f746da09a421058b30fb">  164</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a100e5b7c3352f746da09a421058b30fb">RXDP_IPV6E</a>      = 0x008;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a0f0fae1ce73a7e996a74f253d8ad4c6c">  165</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a0f0fae1ce73a7e996a74f253d8ad4c6c">RXDP_TCP</a>        = 0x010;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#abd689c53c49225f29348fc9dfbbabf5f">  166</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#abd689c53c49225f29348fc9dfbbabf5f">RXDP_UDP</a>        = 0x020;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#aa9f3ec5dcbc6262d9654ccf83aa7815e">  167</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#aa9f3ec5dcbc6262d9654ccf83aa7815e">RXDP_SCTP</a>       = 0x040;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a27f2a0b67db02c21d4b10d505aee7cb0">  168</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="namespaceiGbReg.html#a27f2a0b67db02c21d4b10d505aee7cb0">RXDP_NFS</a>        = 0x080;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// Interrupt types</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558">  171</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558">IntTypes</a></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a0197647da88d911bd7af6f9c02c404c6">  173</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a0197647da88d911bd7af6f9c02c404c6">IT_NONE</a>    = 0x00000, <span class="comment">//dummy value</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a33e7b5522f8b85b0b233a9354740819d">  174</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a33e7b5522f8b85b0b233a9354740819d">IT_TXDW</a>    = 0x00001,</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a2cecaa857a3e8b3f366eca86998a57c1">  175</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a2cecaa857a3e8b3f366eca86998a57c1">IT_TXQE</a>    = 0x00002,</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a58bbeb04a916e69bd2b8f10dbfee55dd">  176</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a58bbeb04a916e69bd2b8f10dbfee55dd">IT_LSC</a>     = 0x00004,</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a8caf7667e01d4c6154a46a4689ae9da7">  177</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a8caf7667e01d4c6154a46a4689ae9da7">IT_RXSEQ</a>   = 0x00008,</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a305e2869cee6ea6d03daa558ea65e5a5">  178</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a305e2869cee6ea6d03daa558ea65e5a5">IT_RXDMT</a>   = 0x00010,</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a7be542ff44449c26550e7e10f1798011">  179</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a7be542ff44449c26550e7e10f1798011">IT_RXO</a>     = 0x00040,</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558aa89941269f717209d0c8356cc75234e2">  180</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558aa89941269f717209d0c8356cc75234e2">IT_RXT</a>     = 0x00080,</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a490ba3fa1c4e835472dd5a971044e4d7">  181</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a490ba3fa1c4e835472dd5a971044e4d7">IT_MADC</a>    = 0x00200,</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a0283e40d8f47faf67e6a6729314f08fb">  182</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a0283e40d8f47faf67e6a6729314f08fb">IT_RXCFG</a>   = 0x00400,</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a7e91b12039189c5298e9542789603c2f">  183</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a7e91b12039189c5298e9542789603c2f">IT_GPI0</a>    = 0x02000,</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a4c4e3d33481391b2ba71e2f936d43c2d">  184</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a4c4e3d33481391b2ba71e2f936d43c2d">IT_GPI1</a>    = 0x04000,</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a09edd104361d2ddd303840a352d84003">  185</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a09edd104361d2ddd303840a352d84003">IT_TXDLOW</a>  = 0x08000,</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a55865a71a3bd31d86b22493ee5bbd873">  186</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a55865a71a3bd31d86b22493ee5bbd873">IT_SRPD</a>    = 0x10000,</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a6e432ce88ea69b4f64ce2ea35e41c8d1">  187</a></span>&#160;    <a class="code" href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a6e432ce88ea69b4f64ce2ea35e41c8d1">IT_ACK</a>     = 0x20000</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;};</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// Receive Descriptor struct</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html">  191</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiGbReg_1_1RxDesc.html">RxDesc</a> {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a79dad675fda34c2fd0361d98332b958e">  194</a></span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structiGbReg_1_1RxDesc.html#a79dad675fda34c2fd0361d98332b958e">buf</a>;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a98e289394d7bf8a9157bd3d7de3fc5d0">  195</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a98e289394d7bf8a9157bd3d7de3fc5d0">len</a>;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a8c77745e6c94a1276a2db07520b64cf8">  196</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a8c77745e6c94a1276a2db07520b64cf8">csum</a>;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a2f666a9ca24c39fc83b1f6ed430825ab">  197</a></span>&#160;            uint8_t <a class="code" href="structiGbReg_1_1RxDesc.html#a2f666a9ca24c39fc83b1f6ed430825ab">status</a>;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a032ce7c7d5d3e4c5fa76e5a3a42dc400">  198</a></span>&#160;            uint8_t <a class="code" href="structiGbReg_1_1RxDesc.html#a032ce7c7d5d3e4c5fa76e5a3a42dc400">errors</a>;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#ab0139b54d32cd6b8a7b413301d5b98a1">  199</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#ab0139b54d32cd6b8a7b413301d5b98a1">vlan</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        } <a class="code" href="structiGbReg_1_1RxDesc.html#a3388dc7b339b24f60630fbb527f02a03">legacy</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a755f005c677141d235f20ee527ad98c1">  202</a></span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structiGbReg_1_1RxDesc.html#a755f005c677141d235f20ee527ad98c1">pkt</a>;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#ab717352f5a90f160570ae5ea5b11ecbb">  203</a></span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structiGbReg_1_1RxDesc.html#ab717352f5a90f160570ae5ea5b11ecbb">hdr</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        } <a class="code" href="structiGbReg_1_1RxDesc.html#ac7518152ef48074ac25010bad3b3814e">adv_read</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a91ddd90da9aff33e4624c9c80202dc50">  206</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a91ddd90da9aff33e4624c9c80202dc50">rss_type</a>:4;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#ac783eb656cfcbbd22c0a14aea359ecc0">  207</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#ac783eb656cfcbbd22c0a14aea359ecc0">pkt_type</a>:12;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#acdb0c3fbeae89aacb9c6cbfc78465191">  208</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#acdb0c3fbeae89aacb9c6cbfc78465191">__reserved1</a>:5;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a3325611e81e8cf20f20d75b085309e36">  209</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a3325611e81e8cf20f20d75b085309e36">header_len</a>:10;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a0576ccf2c11b2007385046c0660c27de">  210</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a0576ccf2c11b2007385046c0660c27de">sph</a>:1;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <span class="keyword">union </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                <span class="keyword">struct </span>{</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a6e147443437280321b3a32f85cd9175f">  213</a></span>&#160;                    uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a6e147443437280321b3a32f85cd9175f">id</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                    uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#a8c77745e6c94a1276a2db07520b64cf8">csum</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                };</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a0a5a300b6cbaa4b28371f63933941cca">  216</a></span>&#160;                uint32_t <a class="code" href="structiGbReg_1_1RxDesc.html#a0a5a300b6cbaa4b28371f63933941cca">rss_hash</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            };</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a0ef0567124435caef9bf1d59c9639d59">  218</a></span>&#160;            uint32_t <a class="code" href="structiGbReg_1_1RxDesc.html#a0ef0567124435caef9bf1d59c9639d59">status</a>:20;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#a7a265c53ad79013aadd4ac8bcd23ac31">  219</a></span>&#160;            uint32_t <a class="code" href="structiGbReg_1_1RxDesc.html#a7a265c53ad79013aadd4ac8bcd23ac31">errors</a>:12;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#afec83eb539e0bde98d7bff62c4f9bbbf">  220</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#afec83eb539e0bde98d7bff62c4f9bbbf">pkt_len</a>;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structiGbReg_1_1RxDesc.html#aab33226c7dc7346a4af9880fa13c58a7">  221</a></span>&#160;            uint16_t <a class="code" href="structiGbReg_1_1RxDesc.html#aab33226c7dc7346a4af9880fa13c58a7">vlan_tag</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        } <a class="code" href="structiGbReg_1_1RxDesc.html#a5a98351ae111fc588f554bb6cb9bb6ed">adv_wb</a> ;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    };</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;};</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structiGbReg_1_1TxDesc.html">  226</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> {</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">  227</a></span>&#160;    uint64_t <a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">  228</a></span>&#160;    uint64_t <a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;};</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html">  231</a></span>&#160;<span class="keyword">namespace </span>TxdOp {</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ad707632e630d09963002fa37bf3ac1bc">  232</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad707632e630d09963002fa37bf3ac1bc">TXD_CNXT</a> = 0x0;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#acdf43fed8af92b5f38ebc310aa720d45">  233</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#acdf43fed8af92b5f38ebc310aa720d45">TXD_DATA</a> = 0x1;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a5dae89b1bdac7531a42f2229050bbca7">  234</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a5dae89b1bdac7531a42f2229050bbca7">TXD_ADVCNXT</a> = 0x2;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#aa85a4a0f6d2e9a3c89926ca05e64bbfb">  235</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa85a4a0f6d2e9a3c89926ca05e64bbfb">TXD_ADVDATA</a> = 0x3;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">  237</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">return</span> !<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>,29,29); }</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ad65ec34f7f59b2b32ca47bd649ebcb2a">  238</a></span>&#160;<span class="keyword">inline</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad65ec34f7f59b2b32ca47bd649ebcb2a">getType</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 23,20); }</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">  239</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">isType</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>, uint8_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad65ec34f7f59b2b32ca47bd649ebcb2a">getType</a>(d) == <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>; }</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">  240</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">isTypes</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>, uint8_t <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a>, uint8_t <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">isType</a>(d, t1) || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">isType</a>(d, t2); }</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a9ba8413e17f0e3e37b80982bf38e1bf1">  241</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a9ba8413e17f0e3e37b80982bf38e1bf1">isAdvDesc</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">return</span> !<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) &amp;&amp; <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">isTypes</a>(d, TXD_ADVDATA,TXD_ADVCNXT);  }</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">  242</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">return</span> !<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) &amp;&amp; <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">isTypes</a>(d,TXD_CNXT, TXD_ADVCNXT); }</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">  243</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">return</span> !<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) &amp;&amp; <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">isTypes</a>(d, TXD_DATA, TXD_ADVDATA); }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a363e2b2f2f55fcc8bdd1291609cc48db">  245</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a363e2b2f2f55fcc8bdd1291609cc48db">getBuf</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d)); <span class="keywordflow">return</span> d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>; }</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ad1ccf1bd606d966d7549916b3562aebd">  246</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad1ccf1bd606d966d7549916b3562aebd">getLen</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">if</span> (<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d)) <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>,15,0); <span class="keywordflow">else</span> <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 19,0); }</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#aa4f81d41615115c41fcc39018aaff20e">  247</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa4f81d41615115c41fcc39018aaff20e">setDd</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 35, 32, <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1)); }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#afdc1f7e3fdd98e21c1d3e3f5a6a06ad4">  249</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#afdc1f7e3fdd98e21c1d3e3f5a6a06ad4">ide</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  { <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 31,31) &amp;&amp; (<a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad65ec34f7f59b2b32ca47bd649ebcb2a">getType</a>(d) == TXD_DATA || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d)); }</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ad25431c134234e0709d6020ebc822a65">  250</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad25431c134234e0709d6020ebc822a65">vle</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 30,30); }</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a08af38883baa50a2ca5da9e7575c9e95">  251</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a08af38883baa50a2ca5da9e7575c9e95">rs</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)   { <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 27,27); }</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">  252</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)   { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d)); <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 26,26); }</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a264ab0660d5fb172a75fa608a9ee3644">  253</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a264ab0660d5fb172a75fa608a9ee3644">tse</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">isTypes</a>(d, TXD_CNXT, TXD_DATA))</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 26,26);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">isType</a>(d, TXD_ADVDATA))</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 31, 31);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a49dc5f1335d0bf1b0b00364d4bf67402">  261</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a49dc5f1335d0bf1b0b00364d4bf67402">ifcs</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 25,25); }</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a0e51e7a024606345d359fc17d3af7c9c">  262</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0e51e7a024606345d359fc17d3af7c9c">eop</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d) || <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 24,24); }</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a95c40243f7e4760653e10ce95673f381">  263</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a95c40243f7e4760653e10ce95673f381">ip</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)   { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 25,25); }</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#aff380643c92de5f84ae7d6675820723c">  264</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#aff380643c92de5f84ae7d6675820723c">tcp</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 24,24); }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ac61cebaf6df237614790bbd1f2376c38">  266</a></span>&#160;<span class="keyword">inline</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ac61cebaf6df237614790bbd1f2376c38">getCso</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 23,16); }</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a81448192c44c2e6d07bdf88aecdb7afe">  267</a></span>&#160;<span class="keyword">inline</span> uint8_t <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a81448192c44c2e6d07bdf88aecdb7afe">getCss</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">isLegacy</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 47,40); }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ad3912371dfd0afe6467b8612bb0c040e">  269</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ad3912371dfd0afe6467b8612bb0c040e">ixsm</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  { <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d) &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 40,40); }</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a0182840b987fe696a6728f84db149b74">  270</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a0182840b987fe696a6728f84db149b74">txsm</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>)  { <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">isData</a>(d) &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 41,41); }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a7e7992a96304e9319bf8788e4ba53838">  272</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a7e7992a96304e9319bf8788e4ba53838">tucse</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>,63,48); }</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#acb1da37bb92cfcae7c477466c035aa7a">  273</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#acb1da37bb92cfcae7c477466c035aa7a">tucso</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>,47,40); }</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a409b5433c1fa1dbf05aded9da4d90622">  274</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a409b5433c1fa1dbf05aded9da4d90622">tucss</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>,39,32); }</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a94ed3e1271c637556a5c15cf582f8214">  275</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a94ed3e1271c637556a5c15cf582f8214">ipcse</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>,31,16); }</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#ab7b81a0cb8761fae8af2a578e4b0bb05">  276</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#ab7b81a0cb8761fae8af2a578e4b0bb05">ipcso</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>,15,8); }</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a05698994ed2909120e188568af94c622">  277</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a05698994ed2909120e188568af94c622">ipcss</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>,7,0); }</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a3c9424fedfd3337a1fbe2fdb133cec01">  278</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a3c9424fedfd3337a1fbe2fdb133cec01">mss</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>,63,48); }</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a56155a1a3846877b600c56961f9ce28d">  279</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a56155a1a3846877b600c56961f9ce28d">hdrlen</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d));</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a9ba8413e17f0e3e37b80982bf38e1bf1">isAdvDesc</a>(d))</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>,47,40);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 47,40) + <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>, 8,0) + <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">d1</a>, 15, 9);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a48e87927f1617006b0965381efcf5dfd">  286</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a48e87927f1617006b0965381efcf5dfd">getTsoLen</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">isType</a>(d, TXD_ADVDATA)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>, 63,46); }</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespaceiGbReg_1_1TxdOp.html#a9cfaa8cb088f6ce63b22853cd0e920bf">  287</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a9cfaa8cb088f6ce63b22853cd0e920bf">utcmd</a>(<a class="code" href="structiGbReg_1_1TxDesc.html">TxDesc</a> *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { assert(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">isContext</a>(d)); <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(d-&gt;<a class="code" href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">d2</a>,24,31); }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;} <span class="comment">// namespace TxdOp</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">  291</a></span>&#160;<span class="preprocessor">#define ADD_FIELD32(NAME, OFFSET, BITS) \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">    inline uint32_t NAME() { return bits(_data, OFFSET+BITS-1, OFFSET); } \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">    inline void NAME(uint32_t d) { replaceBits(_data, OFFSET+BITS-1, OFFSET,d); }</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="i8254xGBe__defs_8hh.html#adbdb4bcfd1b192160a725f18d78eb920">  295</a></span>&#160;<span class="preprocessor">#define ADD_FIELD64(NAME, OFFSET, BITS) \</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">    inline uint64_t NAME() { return bits(_data, OFFSET+BITS-1, OFFSET); } \</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">    inline void NAME(uint64_t d) { replaceBits(_data, OFFSET+BITS-1, OFFSET,d); }</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html">  299</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs.html">Regs</a> : <span class="keyword">public</span> <a class="code" href="classSerializable.html">Serializable</a> {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html">  301</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a> {</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">  302</a></span>&#160;        T <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#aedf8ed807b30ee884cf10449c7d41b13">  303</a></span>&#160;        T <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#aedf8ed807b30ee884cf10449c7d41b13">operator()</a>() { <span class="keywordflow">return</span> _data; }</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#a73c1c4024bfe35eae3969f0328e0e345">  304</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;T&gt;</a> &amp;<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#a73c1c4024bfe35eae3969f0328e0e345">operator=</a>(T <a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { _data = <a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>; <span class="keywordflow">return</span> *<span class="keyword">this</span>;}</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#a12cbf2fc8c3aba70c4b0cdfe70ea593e">  305</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#a12cbf2fc8c3aba70c4b0cdfe70ea593e">operator==</a>(T <a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { <span class="keywordflow">return</span> d == _data; }</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#a1f8300e90d97658720573bbc93990d4e">  306</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#a1f8300e90d97658720573bbc93990d4e">operator()</a>(T <a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>) { _data = <a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>; }</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#a604598544dd8a70480d0c17f85bbf90c">  307</a></span>&#160;        <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#a604598544dd8a70480d0c17f85bbf90c">Reg</a>() { _data = 0; }</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#a0a80a8a18de0e25439bb043291171ed2">  308</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#a0a80a8a18de0e25439bb043291171ed2">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_data);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        }</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1Reg.html#a60aff97015c1ffe979e7ca4fa2ea577b">  312</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#a60aff97015c1ffe979e7ca4fa2ea577b">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_data);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    };</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1CTRL.html">  318</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1CTRL.html">CTRL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0000 CTRL Register</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a6bb1dd177dcfe2a8a54a396f8942a098">fd</a>,0,1);       <span class="comment">// full duplex</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(bem,1,1);      <span class="comment">// big endian mode</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pcipr,2,1);    <span class="comment">// PCI priority</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(lrst,3,1);     <span class="comment">// link reset</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tme,4,1);      <span class="comment">// test mode enable</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(asde,5,1);     <span class="comment">// Auto-speed detection</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(slu,6,1);      <span class="comment">// Set link up</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ilos,7,1);     <span class="comment">// invert los-of-signal</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(speed,8,2);    <span class="comment">// speed selection bits</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(be32,10,1);    <span class="comment">// big endian mode 32</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(frcspd,11,1);  <span class="comment">// force speed</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(frcdpx,12,1);  <span class="comment">// force duplex</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(duden,13,1);   <span class="comment">// dock/undock enable</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(dudpol,14,1);  <span class="comment">// dock/undock polarity</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(fphyrst,15,1); <span class="comment">// force phy reset</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(extlen,16,1);  <span class="comment">// external link status enable</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">rsvd</a>,17,1);    <span class="comment">// reserved</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp0d,18,1);   <span class="comment">// software controlled pin data</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp1d,19,1);   <span class="comment">// software controlled pin data</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp2d,20,1);   <span class="comment">// software controlled pin data</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp3d,21,1);   <span class="comment">// software controlled pin data</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp0i,22,1);   <span class="comment">// software controlled pin dir</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp1i,23,1);   <span class="comment">// software controlled pin dir</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp2i,24,1);   <span class="comment">// software controlled pin dir</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp3i,25,1);   <span class="comment">// software controlled pin dir</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rst,26,1);     <span class="comment">// reset</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rfce,27,1);    <span class="comment">// receive flow control enable</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tfce,28,1);    <span class="comment">// transmit flow control enable</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rte,29,1);     <span class="comment">// routing tag enable</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceX86ISA.html#a741790fef13ebd20737559dffc849fa2">vme</a>,30,1);     <span class="comment">// vlan enable</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(phyrst,31,1);  <span class="comment">// phy reset</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    };</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#aaded5a3367a158cd95cfd35b7283169a">  352</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1CTRL.html">CTRL</a> <a class="code" href="structiGbReg_1_1Regs.html#aaded5a3367a158cd95cfd35b7283169a">ctrl</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1STATUS.html">  354</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1STATUS.html">STATUS</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0008 STATUS Register</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a6bb1dd177dcfe2a8a54a396f8942a098">fd</a>,0,1);       <span class="comment">// full duplex</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(lu,1,1);       <span class="comment">// link up</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(func,2,2);     <span class="comment">// function id</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(txoff,4,1);    <span class="comment">// transmission paused</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tbimode,5,1);  <span class="comment">// tbi mode</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(speed,6,2);    <span class="comment">// link speed</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(asdv,8,2);     <span class="comment">// auto speed detection value</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mtxckok,10,1); <span class="comment">// mtx clock running ok</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pci66,11,1);   <span class="comment">// In 66Mhz pci slot</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(bus64,12,1);   <span class="comment">// in 64 bit slot</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pcix,13,1);    <span class="comment">// Pci mode</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pcixspd,14,2); <span class="comment">// pci x speed</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    };</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a71923a89e466c9823db05496a6568e35">  369</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1STATUS.html">STATUS</a> <a class="code" href="structiGbReg_1_1Regs.html#a71923a89e466c9823db05496a6568e35">sts</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1EECD.html">  371</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1EECD.html">EECD</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0010 EECD Register</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sk,0,1);       <span class="comment">// clack input to the eeprom</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(cs,1,1);       <span class="comment">// chip select to eeprom</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(din,2,1);      <span class="comment">// data input to eeprom</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(dout,3,1);     <span class="comment">// data output bit</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(fwe,4,2);      <span class="comment">// flash write enable</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ee_req,6,1);   <span class="comment">// request eeprom access</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ee_gnt,7,1);   <span class="comment">// grant eeprom access</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ee_pres,8,1);  <span class="comment">// eeprom present</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ee_size,9,1);  <span class="comment">// eeprom size</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ee_sz1,10,1);  <span class="comment">// eeprom size</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">rsvd</a>,11,2);    <span class="comment">// reserved</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ee_type,13,1); <span class="comment">// type of eeprom</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    } ;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#af41bf4da27e9d8c77456988fe94dedcb">  386</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1EECD.html">EECD</a> <a class="code" href="structiGbReg_1_1Regs.html#af41bf4da27e9d8c77456988fe94dedcb">eecd</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1EERD.html">  388</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1EERD.html">EERD</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0014 EERD Register</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(start,0,1);  <span class="comment">// start read</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(done,1,1);   <span class="comment">// done read</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>,2,14);   <span class="comment">// address</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>,16,16); <span class="comment">// data</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    };</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#af25f250bde3f358d36456622d3915df4">  395</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1EERD.html">EERD</a> <a class="code" href="structiGbReg_1_1Regs.html#af25f250bde3f358d36456622d3915df4">eerd</a>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1CTRL__EXT.html">  397</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1CTRL__EXT.html">CTRL_EXT</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0018 CTRL_EXT Register</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(gpi_en,0,4);      <span class="comment">// enable interrupts from gpio</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(phyint,5,1);      <span class="comment">// reads the phy internal int status</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sdp2_data,6,1);   <span class="comment">// data from gpio sdp</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(spd3_data,7,1);   <span class="comment">// data frmo gpio sdp</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(spd2_iodir,10,1); <span class="comment">// direction of sdp2</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(spd3_iodir,11,1); <span class="comment">// direction of sdp2</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(asdchk,12,1);     <span class="comment">// initiate auto-speed-detection</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(eerst,13,1);      <span class="comment">// reset the eeprom</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(spd_byps,15,1);   <span class="comment">// bypass speed select</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ro_dis,17,1);     <span class="comment">// disable relaxed memory ordering</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(vreg,21,1);       <span class="comment">// power down the voltage regulator</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(link_mode,22,2);  <span class="comment">// interface to talk to the link</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(iame, 27,1);      <span class="comment">// interrupt acknowledge auto-mask ??</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(drv_loaded, 28,1);<span class="comment">// driver is loaded and incharge of device</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(timer_clr, 29,1); <span class="comment">// clear interrupt timers after IMS clear ??</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    };</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a5b34989276e7452353966cd35cec2f6b">  415</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1CTRL__EXT.html">CTRL_EXT</a> <a class="code" href="structiGbReg_1_1Regs.html#a5b34989276e7452353966cd35cec2f6b">ctrl_ext</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1MDIC.html">  417</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1MDIC.html">MDIC</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0020 MDIC Register</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>,0,16);   <span class="comment">// data</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(regadd,16,5); <span class="comment">// register address</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(phyadd,21,5); <span class="comment">// phy addresses</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>,26,2);     <span class="comment">// opcode</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>,28,1);      <span class="comment">// ready</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>,29,1);      <span class="comment">// interrupt</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>,30,1);      <span class="comment">// error</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    };</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#ad4419507d324efaebcd60ffdd0dca204">  427</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1MDIC.html">MDIC</a> <a class="code" href="structiGbReg_1_1Regs.html#ad4419507d324efaebcd60ffdd0dca204">mdic</a>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1ICR.html">  429</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1ICR.html">ICR</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x00C0 ICR Register</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(txdw,0,1)   <span class="comment">// tx descr witten back</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(txqe,1,1)   <span class="comment">// tx queue empty</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(lsc,2,1)    <span class="comment">// link status change</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rxseq,3,1)  <span class="comment">// rcv sequence error</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rxdmt0,4,1) <span class="comment">// rcv descriptor min thresh</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rsvd1,5,1)  <span class="comment">// reserved</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rxo,6,1)    <span class="comment">// receive overrunn</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rxt0,7,1)   <span class="comment">// receiver timer interrupt</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mdac,9,1)   <span class="comment">// mdi/o access complete</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rxcfg,10,1)  <span class="comment">// recv /c/ ordered sets</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(phyint,12,1) <span class="comment">// phy interrupt</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(gpi1,13,1)   <span class="comment">// gpi int 1</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(gpi2,14,1)   <span class="comment">// gpi int 2</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(txdlow,15,1) <span class="comment">// transmit desc low thresh</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(srpd,16,1)   <span class="comment">// small receive packet detected</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ack,17,1);    <span class="comment">// receive ack frame</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(int_assert, 31,1); <span class="comment">// interrupt caused a system interrupt</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    };</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a7b26e817ecb5a3d926e6f90062b40cbb">  449</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1ICR.html">ICR</a> <a class="code" href="structiGbReg_1_1Regs.html#a7b26e817ecb5a3d926e6f90062b40cbb">icr</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#abea39053382ebb8914649d8e58de4536">  451</a></span>&#160;    uint32_t <a class="code" href="structiGbReg_1_1Regs.html#abea39053382ebb8914649d8e58de4536">imr</a>; <span class="comment">// register that contains the current interrupt mask</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1ITR.html">  453</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1ITR.html">ITR</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x00C4 ITR Register</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(interval, 0,16); <span class="comment">// minimum inter-interrutp inteval</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                     <span class="comment">// specified in 256ns interrupts</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    };</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a0c733ab04f708b2a30c3f3b346c94503">  458</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1ITR.html">ITR</a> <a class="code" href="structiGbReg_1_1Regs.html#a0c733ab04f708b2a30c3f3b346c94503">itr</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="comment">// When CTRL_EXT.IAME and the ICR.INT_ASSERT is 1 an ICR read or write</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">// causes the IAM register contents to be written into the IMC</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">// automatically clearing all interrupts that have a bit in the IAM set</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#ae112630007f637e8a10d689308c7045a">  463</a></span>&#160;    uint32_t <a class="code" href="structiGbReg_1_1Regs.html#ae112630007f637e8a10d689308c7045a">iam</a>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RCTL.html">  465</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RCTL.html">RCTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0100 RCTL Register</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rst,0,1);   <span class="comment">// Reset</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#aa981dd0c8aac6756827b571023703ee7">en</a>,1,1);    <span class="comment">// Enable</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sbp,2,1);   <span class="comment">// Store bad packets</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(upe,3,1);   <span class="comment">// Unicast Promiscuous enabled</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mpe,4,1);   <span class="comment">// Multicast promiscuous enabled</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(lpe,5,1);   <span class="comment">// long packet reception enabled</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(lbm,6,2);   <span class="comment">//</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rdmts,8,2); <span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mo,12,2);    <span class="comment">//</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mdr,14,1);   <span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(bam,15,1);   <span class="comment">//</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(bsize,16,2); <span class="comment">//</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(vfe,18,1);   <span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(cfien,19,1); <span class="comment">//</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(cfi,20,1);   <span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(dpf,22,1);   <span class="comment">// discard pause frames</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pmcf,23,1);  <span class="comment">// pass mac control  frames</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(bsex,25,1);  <span class="comment">// buffer size extension</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(secrc,26,1); <span class="comment">// strip ethernet crc from incoming packet</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RCTL.html#a7ccb3edb28ddbe69442e7a0dbd9deea1">  486</a></span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="structiGbReg_1_1Regs_1_1RCTL.html#a7ccb3edb28ddbe69442e7a0dbd9deea1">descSize</a>()</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;            <span class="keywordflow">switch</span>(bsize()) {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> bsex() == 0 ? 2048 : 0;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> bsex() == 0 ? 1024 : 16384;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> bsex() == 0 ? 512 : 8192;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> bsex() == 0 ? 256 : 4096;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                <span class="keywordflow">default</span>:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    };</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#aa2fd3a79b6ad7743641d409fb7b25aac">  498</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RCTL.html">RCTL</a> <a class="code" href="structiGbReg_1_1Regs.html#aa2fd3a79b6ad7743641d409fb7b25aac">rctl</a>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1FCTTV.html">  500</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1FCTTV.html">FCTTV</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0170 FCTTV</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ttv,0,16);    <span class="comment">// Transmit Timer Value</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    };</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a4b9544bcfe85106be54ecf6546055418">  504</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1FCTTV.html">FCTTV</a> <a class="code" href="structiGbReg_1_1Regs.html#a4b9544bcfe85106be54ecf6546055418">fcttv</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TCTL.html">  506</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TCTL.html">TCTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x0400 TCTL Register</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rst,0,1);    <span class="comment">// Reset</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#aa981dd0c8aac6756827b571023703ee7">en</a>,1,1);     <span class="comment">// Enable</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(bce,2,1);    <span class="comment">// busy check enable</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(psp,3,1);    <span class="comment">// pad short packets</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ct,4,8);     <span class="comment">// collision threshold</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(cold,12,10); <span class="comment">// collision distance</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(swxoff,22,1); <span class="comment">// software xoff transmission</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pbe,23,1);    <span class="comment">// packet burst enable</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rtlc,24,1);   <span class="comment">// retransmit late collisions</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(nrtu,25,1);   <span class="comment">// on underrun no TX</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mulr,26,1);   <span class="comment">// multiple request</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    };</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#af8665a14f6415e75d4eeaf61ff866f3d">  520</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TCTL.html">TCTL</a> <a class="code" href="structiGbReg_1_1Regs.html#af8665a14f6415e75d4eeaf61ff866f3d">tctl</a>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1PBA.html">  522</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1PBA.html">PBA</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x1000 PBA Register</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rxa,0,16);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(txa,16,16);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    };</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#af2f42041669d4c5d1ec0e7e2f48ef147">  527</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1PBA.html">PBA</a> <a class="code" href="structiGbReg_1_1Regs.html#af2f42041669d4c5d1ec0e7e2f48ef147">pba</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1FCRTL.html">  529</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1FCRTL.html">FCRTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2160 FCRTL Register</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rtl,3,28); <span class="comment">// make this bigger than the spec so we can have</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                               <span class="comment">// a larger buffer</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(xone, 31,1);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    };</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a01b2d666447264133f240615a3027dd4">  535</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1FCRTL.html">FCRTL</a> <a class="code" href="structiGbReg_1_1Regs.html#a01b2d666447264133f240615a3027dd4">fcrtl</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1FCRTH.html">  537</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1FCRTH.html">FCRTH</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2168 FCRTL Register</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rth,3,13); <span class="comment">// make this bigger than the spec so we can have</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                               <span class="comment">//a larger buffer</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(xfce, 31,1);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    };</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#af46ecc33de02bbba86d6cf730cd76582">  543</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1FCRTH.html">FCRTH</a> <a class="code" href="structiGbReg_1_1Regs.html#af46ecc33de02bbba86d6cf730cd76582">fcrth</a>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RDBA.html">  545</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RDBA.html">RDBA</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint64_t&gt; { <span class="comment">// 0x2800 RDBA Register</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint64_t&gt;::operator</a>=;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#adbdb4bcfd1b192160a725f18d78eb920">ADD_FIELD64</a>(rdbal,0,32); <span class="comment">// base address of rx descriptor ring</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#adbdb4bcfd1b192160a725f18d78eb920">ADD_FIELD64</a>(rdbah,32,32); <span class="comment">// base address of rx descriptor ring</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    };</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a6588180ee5dccdff54b4a09f38d595a4">  550</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RDBA.html">RDBA</a> <a class="code" href="structiGbReg_1_1Regs.html#a6588180ee5dccdff54b4a09f38d595a4">rdba</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RDLEN.html">  552</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RDLEN.html">RDLEN</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2808 RDLEN Register</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="structiGbReg_1_1RxDesc.html#a98e289394d7bf8a9157bd3d7de3fc5d0">len</a>,7,13); <span class="comment">// number of bytes in the descriptor buffer</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    };</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a1b39ef3606c92d6d12b2e58db627f2fc">  556</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RDLEN.html">RDLEN</a> <a class="code" href="structiGbReg_1_1Regs.html#a1b39ef3606c92d6d12b2e58db627f2fc">rdlen</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1SRRCTL.html">  558</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1SRRCTL.html">SRRCTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x280C SRRCTL Register</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pktlen, 0, 8);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a56155a1a3846877b600c56961f9ce28d">hdrlen</a>, 8, 8); <span class="comment">// guess based on header, not documented</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(desctype, 25,3); <span class="comment">// type of descriptor 000 legacy, 001 adv,</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                     <span class="comment">//101 hdr split</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1SRRCTL.html#a9d88714d726d5114b903c9fb02903697">  564</a></span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="structiGbReg_1_1Regs_1_1SRRCTL.html#a9d88714d726d5114b903c9fb02903697">bufLen</a>() { <span class="keywordflow">return</span> pktlen() &lt;&lt; 10; }</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1SRRCTL.html#a0df74c5a02a981bf86009e8de4f5f865">  565</a></span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="structiGbReg_1_1Regs_1_1SRRCTL.html#a0df74c5a02a981bf86009e8de4f5f865">hdrLen</a>() { <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a56155a1a3846877b600c56961f9ce28d">hdrlen</a>() &lt;&lt; 6; }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    };</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a14f888a541ecf6d044c981835fcb2732">  567</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1SRRCTL.html">SRRCTL</a> <a class="code" href="structiGbReg_1_1Regs.html#a14f888a541ecf6d044c981835fcb2732">srrctl</a>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RDH.html">  569</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RDH.html">RDH</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2810 RDH Register</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rdh,0,16); <span class="comment">// head of the descriptor ring</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    };</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a713a60b461dc70ecf9f61c502c64c07d">  573</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RDH.html">RDH</a> <a class="code" href="structiGbReg_1_1Regs.html#a713a60b461dc70ecf9f61c502c64c07d">rdh</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RDT.html">  575</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RDT.html">RDT</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2818 RDT Register</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rdt,0,16); <span class="comment">// tail of the descriptor ring</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    };</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a35438d23b7ac82fc76476967fe5e3ceb">  579</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RDT.html">RDT</a> <a class="code" href="structiGbReg_1_1Regs.html#a35438d23b7ac82fc76476967fe5e3ceb">rdt</a>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RDTR.html">  581</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RDTR.html">RDTR</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2820 RDTR Register</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(delay,0,16); <span class="comment">// receive delay timer</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(fpd, 31,1);   <span class="comment">// flush partial descriptor block ??</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    };</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a3e54c008be182f6b30085778230f1085">  586</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RDTR.html">RDTR</a> <a class="code" href="structiGbReg_1_1Regs.html#a3e54c008be182f6b30085778230f1085">rdtr</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RXDCTL.html">  588</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RXDCTL.html">RXDCTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2828 RXDCTL Register</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pthresh,0,6);   <span class="comment">// prefetch threshold, less that this</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                    <span class="comment">// consider prefetch</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(hthresh,8,6);   <span class="comment">// number of descriptors in host mem to</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                    <span class="comment">// consider prefetch</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(wthresh,16,6);  <span class="comment">// writeback threshold</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(gran,24,1);     <span class="comment">// granularity 0 = desc, 1 = cacheline</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    };</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a267f7519c59aee382e55cdcbdb8fae82">  597</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RXDCTL.html">RXDCTL</a> <a class="code" href="structiGbReg_1_1Regs.html#a267f7519c59aee382e55cdcbdb8fae82">rxdctl</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RADV.html">  599</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RADV.html">RADV</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x282C RADV Register</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(idv,0,16); <span class="comment">// absolute interrupt delay</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    };</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a3661954032cd6b2af99d0fc5a92f4f72">  603</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RADV.html">RADV</a> <a class="code" href="structiGbReg_1_1Regs.html#a3661954032cd6b2af99d0fc5a92f4f72">radv</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RSRPD.html">  605</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RSRPD.html">RSRPD</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x2C00 RSRPD Register</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(idv,0,12); <span class="comment">// size to interrutp on small packets</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    };</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#ac69ab3a96be122e4f86cce6e2a954afc">  609</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RSRPD.html">RSRPD</a> <a class="code" href="structiGbReg_1_1Regs.html#ac69ab3a96be122e4f86cce6e2a954afc">rsrpd</a>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TDBA.html">  611</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TDBA.html">TDBA</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint64_t&gt; { <span class="comment">// 0x3800 TDBAL Register</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint64_t&gt;::operator</a>=;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#adbdb4bcfd1b192160a725f18d78eb920">ADD_FIELD64</a>(tdbal,0,32); <span class="comment">// base address of transmit descriptor ring</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#adbdb4bcfd1b192160a725f18d78eb920">ADD_FIELD64</a>(tdbah,32,32); <span class="comment">// base address of transmit descriptor ring</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    };</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a7177d5ff60865b0817b46d11fff5eea5">  616</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TDBA.html">TDBA</a> <a class="code" href="structiGbReg_1_1Regs.html#a7177d5ff60865b0817b46d11fff5eea5">tdba</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TDLEN.html">  618</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TDLEN.html">TDLEN</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x3808 TDLEN Register</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="structiGbReg_1_1RxDesc.html#a98e289394d7bf8a9157bd3d7de3fc5d0">len</a>,7,13); <span class="comment">// number of bytes in the descriptor buffer</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    };</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a134580fb4dea429b7750cd2b8d54490f">  622</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TDLEN.html">TDLEN</a> <a class="code" href="structiGbReg_1_1Regs.html#a134580fb4dea429b7750cd2b8d54490f">tdlen</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TDH.html">  624</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TDH.html">TDH</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x3810 TDH Register</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tdh,0,16); <span class="comment">// head of the descriptor ring</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    };</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#aadd182c3e7777d26c231aecfb2148ce3">  628</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TDH.html">TDH</a> <a class="code" href="structiGbReg_1_1Regs.html#aadd182c3e7777d26c231aecfb2148ce3">tdh</a>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TXDCA__CTL.html">  630</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TXDCA__CTL.html">TXDCA_CTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x3814 TXDCA_CTL Register</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(cpu_mask, 0, 5);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceStats.html#ae5a14285f2510051bae7923aa2612d96">enabled</a>, 5,1);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(relax_ordering, 6, 1);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    };</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a756f8d85011c7511eba52ca8fe74c2a9">  636</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TXDCA__CTL.html">TXDCA_CTL</a> <a class="code" href="structiGbReg_1_1Regs.html#a756f8d85011c7511eba52ca8fe74c2a9">txdca_ctl</a>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TDT.html">  638</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TDT.html">TDT</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x3818 TDT Register</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tdt,0,16); <span class="comment">// tail of the descriptor ring</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    };</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a5af85b8e0bb7a205357255d87f429d0d">  642</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TDT.html">TDT</a> <a class="code" href="structiGbReg_1_1Regs.html#a5af85b8e0bb7a205357255d87f429d0d">tdt</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TIDV.html">  644</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TIDV.html">TIDV</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x3820 TIDV Register</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(idv,0,16); <span class="comment">// interrupt delay</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    };</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a7505a466b695fbe01512edb713d7b5c3">  648</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TIDV.html">TIDV</a> <a class="code" href="structiGbReg_1_1Regs.html#a7505a466b695fbe01512edb713d7b5c3">tidv</a>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TXDCTL.html">  650</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TXDCTL.html">TXDCTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x3828 TXDCTL Register</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pthresh, 0,6);  <span class="comment">// if number of descriptors control has is</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                    <span class="comment">// below this number, a prefetch is considered</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(hthresh,8,8);   <span class="comment">// number of valid descriptors is host memory</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                    <span class="comment">// before a prefetch is considered</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(wthresh,16,6);  <span class="comment">// number of descriptors to keep until</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                    <span class="comment">// writeback is considered</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(gran, 24,1);    <span class="comment">// granulatiry of above values (0 = cacheline,</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                    <span class="comment">// 1 == desscriptor)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(lwthresh,25,7); <span class="comment">// xmit descriptor low thresh, interrupt</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                    <span class="comment">// below this level</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    };</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#aac231385f0caac63e1b57d0bc5d01fb7">  663</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TXDCTL.html">TXDCTL</a> <a class="code" href="structiGbReg_1_1Regs.html#aac231385f0caac63e1b57d0bc5d01fb7">txdctl</a>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1TADV.html">  665</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1TADV.html">TADV</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x382C TADV Register</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(idv,0,16); <span class="comment">// absolute interrupt delay</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    };</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a10a2afef7277b6b9d862b6d152002e53">  669</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1TADV.html">TADV</a> <a class="code" href="structiGbReg_1_1Regs.html#a10a2afef7277b6b9d862b6d152002e53">tadv</a>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">    struct TDWBA : public Reg&lt;uint64_t&gt; { // 0x3838 TDWBA Register</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">        using Reg&lt;uint64_t&gt;::operator=;</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">        ADD_FIELD64(en,0,1); // enable  transmit description ring address writeback</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">        ADD_FIELD64(tdwbal,2,32); // base address of transmit descriptor ring address writeback</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">        ADD_FIELD64(tdwbah,32,32); // base address of transmit descriptor ring</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">    };</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">    TDWBA tdwba;*/</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a4a00f31f9f656949a6a0c9ab16aad47c">  678</a></span>&#160;    uint64_t <a class="code" href="structiGbReg_1_1Regs.html#a4a00f31f9f656949a6a0c9ab16aad47c">tdwba</a>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RXCSUM.html">  680</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RXCSUM.html">RXCSUM</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x5000 RXCSUM Register</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pcss,0,8);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipofld,8,1);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tuofld,9,1);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(pcsd, 13,1);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    };</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#abf42bc3f28c0b4e999f4b29503a10d91">  687</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RXCSUM.html">RXCSUM</a> <a class="code" href="structiGbReg_1_1Regs.html#abf42bc3f28c0b4e999f4b29503a10d91">rxcsum</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a62aaef6ef4937800aec6c9c474c853c2">  689</a></span>&#160;    uint32_t <a class="code" href="structiGbReg_1_1Regs.html#a62aaef6ef4937800aec6c9c474c853c2">rlpml</a>; <span class="comment">// 0x5004 RLPML probably maximum accepted packet size</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1RFCTL.html">  691</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1RFCTL.html">RFCTL</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x5008 RFCTL Register</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(iscsi_dis,0,1);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(iscsi_dwc,1,5);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(nfsw_dis,6,1);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(nfsr_dis,7,1);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(nfs_ver,8,2);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipv6_dis,10,1);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipv6xsum_dis,11,1);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ackdis,13,1);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipfrsp_dis,14,1);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(exsten,15,1);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    };</div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a37754ecb490752bde323ab6ae454cc85">  704</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1RFCTL.html">RFCTL</a> <a class="code" href="structiGbReg_1_1Regs.html#a37754ecb490752bde323ab6ae454cc85">rfctl</a>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1MANC.html">  706</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1MANC.html">MANC</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x5820 MANC Register</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbus,0,1);    <span class="comment">// SMBus enabled #####</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(asf,1,1);      <span class="comment">// ASF enabled #####</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ronforce,2,1); <span class="comment">// reset of force</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">rsvd</a>,3,5);     <span class="comment">// reserved</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rmcp1,8,1);    <span class="comment">// rcmp1 filtering</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rmcp2,9,1);    <span class="comment">// rcmp2 filtering</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipv4,10,1);     <span class="comment">// enable ipv4</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipv6,11,1);     <span class="comment">// enable ipv6</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(snap,12,1);     <span class="comment">// accept snap</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(arp,13,1);      <span class="comment">// filter arp #####</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(neighbor,14,1); <span class="comment">// neighbor discovery</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(arp_resp,15,1); <span class="comment">// arp response</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(tcorst,16,1);   <span class="comment">// tco reset happened</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rcvtco,17,1);   <span class="comment">// receive tco enabled ######</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(blkphyrst,18,1);<span class="comment">// block phy resets ########</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(rcvall,19,1);   <span class="comment">// receive all</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(macaddrfltr,20,1); <span class="comment">// mac address filtering ######</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(mng2host,21,1); <span class="comment">// mng2 host packets #######</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ipaddrfltr,22,1); <span class="comment">// ip address filtering</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(xsumfilter,23,1); <span class="comment">// checksum filtering</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(brfilter,24,1); <span class="comment">// broadcast filtering</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbreq,25,1);   <span class="comment">// smb request</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbgnt,26,1);   <span class="comment">// smb grant</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbclkin,27,1); <span class="comment">// smbclkin</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbdatain,28,1); <span class="comment">// smbdatain</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbdataout,29,1); <span class="comment">// smb data out</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbclkout,30,1); <span class="comment">// smb clock out</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    };</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a16d6147ca7a128f44f8e34df73db310c">  736</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1MANC.html">MANC</a> <a class="code" href="structiGbReg_1_1Regs.html#a16d6147ca7a128f44f8e34df73db310c">manc</a>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1SWSM.html">  738</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1SWSM.html">SWSM</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x5B50 SWSM register</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(smbi,0,1); <span class="comment">// Semaphone bit</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(swesmbi, 1,1); <span class="comment">// Software eeporm semaphore</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(wmng, 2,1); <span class="comment">// Wake MNG clock</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(reserved, 3, 29);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    };</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#aef7d51f81175e2d3edc36e494002e08e">  745</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1SWSM.html">SWSM</a> <a class="code" href="structiGbReg_1_1Regs.html#aef7d51f81175e2d3edc36e494002e08e">swsm</a>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs_1_1FWSM.html">  747</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structiGbReg_1_1Regs_1_1FWSM.html">FWSM</a> : <span class="keyword">public</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg</a>&lt;uint32_t&gt; { <span class="comment">// 0x5B54 FWSM register</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        <span class="keyword">using</span> <a class="code" href="structiGbReg_1_1Regs_1_1Reg.html">Reg&lt;uint32_t&gt;::operator</a>=;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(eep_fw_semaphore,0,1);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(fw_mode, 1,3);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#afdc1f7e3fdd98e21c1d3e3f5a6a06ad4">ide</a>, 4,1);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(sol, 5,1);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(eep_roload, 6,1);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(reserved, 7,8);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(fw_val_bit, 15, 1);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(reset_cnt, 16, 3);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(ext_err_ind, 19, 6);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        <a class="code" href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a>(reserved2, 25, 7);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    };</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#ac439ede05132561919e5ef77cd019dfb">  760</a></span>&#160;    <a class="code" href="structiGbReg_1_1Regs_1_1FWSM.html">FWSM</a> <a class="code" href="structiGbReg_1_1Regs.html#ac439ede05132561919e5ef77cd019dfb">fwsm</a>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#ae11a7794c1ede088628fbd92854d4954">  762</a></span>&#160;    uint32_t <a class="code" href="structiGbReg_1_1Regs.html#ae11a7794c1ede088628fbd92854d4954">sw_fw_sync</a>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a9f4130ed5abb2d3474331e9dfe225319">  764</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structiGbReg_1_1Regs.html#a9f4130ed5abb2d3474331e9dfe225319">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;ctrl&quot;</span>, ctrl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;sts&quot;</span>, sts.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;eecd&quot;</span>, eecd.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;eerd&quot;</span>, eerd.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;ctrl_ext&quot;</span>, ctrl_ext.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;mdic&quot;</span>, mdic.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;icr&quot;</span>, icr.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(imr);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;itr&quot;</span>, itr.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(iam);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rctl&quot;</span>, rctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;fcttv&quot;</span>, fcttv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tctl&quot;</span>, tctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;pba&quot;</span>, pba.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;fcrtl&quot;</span>, fcrtl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;fcrth&quot;</span>, fcrth.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rdba&quot;</span>, rdba.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rdlen&quot;</span>, rdlen.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;srrctl&quot;</span>, srrctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rdh&quot;</span>, rdh.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rdt&quot;</span>, rdt.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rdtr&quot;</span>, rdtr.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rxdctl&quot;</span>, rxdctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;radv&quot;</span>, radv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rsrpd&quot;</span>, rsrpd.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tdba&quot;</span>, tdba.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tdlen&quot;</span>, tdlen.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tdh&quot;</span>, tdh.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;txdca_ctl&quot;</span>, txdca_ctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tdt&quot;</span>, tdt.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tidv&quot;</span>, tidv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;txdctl&quot;</span>, txdctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;tadv&quot;</span>, tadv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        <span class="comment">//paramOut(cp, &quot;tdwba&quot;, tdwba._data);</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(tdwba);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rxcsum&quot;</span>, rxcsum.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(rlpml);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;rfctl&quot;</span>, rfctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;manc&quot;</span>, manc.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;swsm&quot;</span>, swsm.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a>(cp, <span class="stringliteral">&quot;fwsm&quot;</span>, fwsm.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(sw_fw_sync);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    }</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="structiGbReg_1_1Regs.html#a76351b7763853d5ceaf948824dfe75a5">  810</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structiGbReg_1_1Regs.html#a76351b7763853d5ceaf948824dfe75a5">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;ctrl&quot;</span>, ctrl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;sts&quot;</span>, sts.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;eecd&quot;</span>, eecd.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;eerd&quot;</span>, eerd.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;ctrl_ext&quot;</span>, ctrl_ext.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;mdic&quot;</span>, mdic.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;icr&quot;</span>, icr.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(imr);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;itr&quot;</span>, itr.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(iam);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rctl&quot;</span>, rctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;fcttv&quot;</span>, fcttv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tctl&quot;</span>, tctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;pba&quot;</span>, pba.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;fcrtl&quot;</span>, fcrtl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;fcrth&quot;</span>, fcrth.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rdba&quot;</span>, rdba.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rdlen&quot;</span>, rdlen.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;srrctl&quot;</span>, srrctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rdh&quot;</span>, rdh.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rdt&quot;</span>, rdt.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rdtr&quot;</span>, rdtr.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rxdctl&quot;</span>, rxdctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;radv&quot;</span>, radv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rsrpd&quot;</span>, rsrpd.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tdba&quot;</span>, tdba.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tdlen&quot;</span>, tdlen.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tdh&quot;</span>, tdh.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;txdca_ctl&quot;</span>, txdca_ctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tdt&quot;</span>, tdt.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tidv&quot;</span>, tidv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;txdctl&quot;</span>, txdctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;tadv&quot;</span>, tadv.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(tdwba);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <span class="comment">//paramIn(cp, &quot;tdwba&quot;, tdwba._data);</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rxcsum&quot;</span>, rxcsum.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(rlpml);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;rfctl&quot;</span>, rfctl.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;manc&quot;</span>, manc.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;swsm&quot;</span>, swsm.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <a class="code" href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a>(cp, <span class="stringliteral">&quot;fwsm&quot;</span>, fwsm.<a class="code" href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">_data</a>);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(sw_fw_sync);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    }</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;};</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;} <span class="comment">// namespace iGbReg</span></div><div class="ttc" id="structiGbReg_1_1Regs_html_a14f888a541ecf6d044c981835fcb2732"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a14f888a541ecf6d044c981835fcb2732">iGbReg::Regs::srrctl</a></div><div class="ttdeci">SRRCTL srrctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00567">i8254xGBe_defs.hh:567</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a267f7519c59aee382e55cdcbdb8fae82"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a267f7519c59aee382e55cdcbdb8fae82">iGbReg::Regs::rxdctl</a></div><div class="ttdeci">RXDCTL rxdctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00597">i8254xGBe_defs.hh:597</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a1dadc7c9c2b03edc25cee85c2931d1ef"><div class="ttname"><a href="namespaceiGbReg.html#a1dadc7c9c2b03edc25cee85c2931d1ef">iGbReg::REG_VFTA</a></div><div class="ttdeci">const uint32_t REG_VFTA</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00094">i8254xGBe_defs.hh:94</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a25c5f3a6f4dd3e48e58bc8d04a56e4a8"><div class="ttname"><a href="namespaceiGbReg.html#a25c5f3a6f4dd3e48e58bc8d04a56e4a8">iGbReg::RXDEE_LE</a></div><div class="ttdeci">const uint16_t RXDEE_LE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00147">i8254xGBe_defs.hh:147</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aec88ee8f08ed71cb2656fa493217ba78"><div class="ttname"><a href="namespaceiGbReg.html#aec88ee8f08ed71cb2656fa493217ba78">iGbReg::REG_IMC</a></div><div class="ttdeci">const uint32_t REG_IMC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00055">i8254xGBe_defs.hh:55</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a3bc9c2c97ba9e1f12f44b831cb8c1735"><div class="ttname"><a href="namespaceiGbReg.html#a3bc9c2c97ba9e1f12f44b831cb8c1735">iGbReg::MULTICAST_TABLE_SIZE</a></div><div class="ttdeci">const uint8_t MULTICAST_TABLE_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00111">i8254xGBe_defs.hh:111</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a98e289394d7bf8a9157bd3d7de3fc5d0"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a98e289394d7bf8a9157bd3d7de3fc5d0">iGbReg::RxDesc::len</a></div><div class="ttdeci">uint16_t len</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00195">i8254xGBe_defs.hh:195</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a0c733ab04f708b2a30c3f3b346c94503"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a0c733ab04f708b2a30c3f3b346c94503">iGbReg::Regs::itr</a></div><div class="ttdeci">ITR itr</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00458">i8254xGBe_defs.hh:458</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html"><div class="ttname"><a href="structiGbReg_1_1Regs.html">iGbReg::Regs</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00299">i8254xGBe_defs.hh:299</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a84536c9776fb09c087484894965bf7f0"><div class="ttname"><a href="namespaceiGbReg.html#a84536c9776fb09c087484894965bf7f0">iGbReg::RXDS_PIF</a></div><div class="ttdeci">const uint16_t RXDS_PIF</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00127">i8254xGBe_defs.hh:127</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a7be542ff44449c26550e7e10f1798011"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a7be542ff44449c26550e7e10f1798011">iGbReg::IT_RXO</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00179">i8254xGBe_defs.hh:179</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a2954dd8efad9c6ac4067b252fe58d3c8"><div class="ttname"><a href="namespaceiGbReg.html#a2954dd8efad9c6ac4067b252fe58d3c8">iGbReg::RXDEE_TCPE</a></div><div class="ttdeci">const uint16_t RXDEE_TCPE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00151">i8254xGBe_defs.hh:151</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ad1ccf1bd606d966d7549916b3562aebd"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ad1ccf1bd606d966d7549916b3562aebd">iGbReg::TxdOp::getLen</a></div><div class="ttdeci">Addr getLen(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00246">i8254xGBe_defs.hh:246</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a9cfaa8cb088f6ce63b22853cd0e920bf"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a9cfaa8cb088f6ce63b22853cd0e920bf">iGbReg::TxdOp::utcmd</a></div><div class="ttdeci">int utcmd(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00287">i8254xGBe_defs.hh:287</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a039a86e64b6acacd790733f2e9164587"><div class="ttname"><a href="namespaceiGbReg.html#a039a86e64b6acacd790733f2e9164587">iGbReg::REG_TADV</a></div><div class="ttdeci">const uint32_t REG_TADV</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00084">i8254xGBe_defs.hh:84</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ac0d7490ae15f77a2f868bbc323b6440b"><div class="ttname"><a href="namespaceiGbReg.html#ac0d7490ae15f77a2f868bbc323b6440b">iGbReg::REG_CRCERRS</a></div><div class="ttdeci">const uint32_t REG_CRCERRS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00087">i8254xGBe_defs.hh:87</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_af41bf4da27e9d8c77456988fe94dedcb"><div class="ttname"><a href="structiGbReg_1_1Regs.html#af41bf4da27e9d8c77456988fe94dedcb">iGbReg::Regs::eecd</a></div><div class="ttdeci">EECD eecd</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00386">i8254xGBe_defs.hh:386</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ab5cf6bc0f108a3df4d256d50bf629356"><div class="ttname"><a href="namespaceiGbReg.html#ab5cf6bc0f108a3df4d256d50bf629356">iGbReg::REG_FCAL</a></div><div class="ttdeci">const uint32_t REG_FCAL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00046">i8254xGBe_defs.hh:46</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1EECD_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1EECD.html">iGbReg::Regs::EECD</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00371">i8254xGBe_defs.hh:371</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_af30e471f724c60426932cf09ec5fa8a0"><div class="ttname"><a href="namespaceiGbReg.html#af30e471f724c60426932cf09ec5fa8a0">iGbReg::RCV_ADDRESS_TABLE_SIZE</a></div><div class="ttdeci">const uint8_t RCV_ADDRESS_TABLE_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00110">i8254xGBe_defs.hh:110</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a52b028648f45756216a35ac90fd4ca9e"><div class="ttname"><a href="namespaceiGbReg.html#a52b028648f45756216a35ac90fd4ca9e">iGbReg::REG_TDT</a></div><div class="ttdeci">const uint32_t REG_TDT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00081">i8254xGBe_defs.hh:81</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ab356ff2a7519a6896a14f850edc0b501"><div class="ttname"><a href="namespaceiGbReg.html#ab356ff2a7519a6896a14f850edc0b501">iGbReg::REG_ICR</a></div><div class="ttdeci">const uint32_t REG_ICR</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00051">i8254xGBe_defs.hh:51</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_af46ecc33de02bbba86d6cf730cd76582"><div class="ttname"><a href="structiGbReg_1_1Regs.html#af46ecc33de02bbba86d6cf730cd76582">iGbReg::Regs::fcrth</a></div><div class="ttdeci">FCRTH fcrth</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00543">i8254xGBe_defs.hh:543</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_af8665a14f6415e75d4eeaf61ff866f3d"><div class="ttname"><a href="structiGbReg_1_1Regs.html#af8665a14f6415e75d4eeaf61ff866f3d">iGbReg::Regs::tctl</a></div><div class="ttdeci">TCTL tctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00520">i8254xGBe_defs.hh:520</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_aa2fd3a79b6ad7743641d409fb7b25aac"><div class="ttname"><a href="structiGbReg_1_1Regs.html#aa2fd3a79b6ad7743641d409fb7b25aac">iGbReg::Regs::rctl</a></div><div class="ttdeci">RCTL rctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00498">i8254xGBe_defs.hh:498</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a29c656c6991ccfd998210edd4c577775"><div class="ttname"><a href="namespaceiGbReg.html#a29c656c6991ccfd998210edd4c577775">iGbReg::PHY_GSTATUS</a></div><div class="ttdeci">const uint8_t PHY_GSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00119">i8254xGBe_defs.hh:119</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_aa4f81d41615115c41fcc39018aaff20e"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#aa4f81d41615115c41fcc39018aaff20e">iGbReg::TxdOp::setDd</a></div><div class="ttdeci">void setDd(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00247">i8254xGBe_defs.hh:247</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_ac783eb656cfcbbd22c0a14aea359ecc0"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#ac783eb656cfcbbd22c0a14aea359ecc0">iGbReg::RxDesc::pkt_type</a></div><div class="ttdeci">uint16_t pkt_type</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00207">i8254xGBe_defs.hh:207</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a4aafdc92543c61434b06c7a865f63be8"><div class="ttname"><a href="namespaceiGbReg.html#a4aafdc92543c61434b06c7a865f63be8">iGbReg::REG_RAH</a></div><div class="ttdeci">const uint32_t REG_RAH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00093">i8254xGBe_defs.hh:93</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a71923a89e466c9823db05496a6568e35"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a71923a89e466c9823db05496a6568e35">iGbReg::Regs::sts</a></div><div class="ttdeci">STATUS sts</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00369">i8254xGBe_defs.hh:369</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_ae11a7794c1ede088628fbd92854d4954"><div class="ttname"><a href="structiGbReg_1_1Regs.html#ae11a7794c1ede088628fbd92854d4954">iGbReg::Regs::sw_fw_sync</a></div><div class="ttdeci">uint32_t sw_fw_sync</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00762">i8254xGBe_defs.hh:762</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ac0066d5287b241c55d98c22d5769a510"><div class="ttname"><a href="namespaceiGbReg.html#ac0066d5287b241c55d98c22d5769a510">iGbReg::RXDS_UDPV</a></div><div class="ttdeci">const uint16_t RXDS_UDPV</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00125">i8254xGBe_defs.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9a91fdd4cf609b09e92f36103256fc99"><div class="ttname"><a href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">ArmISA::t2</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; t2</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00230">miscregs_types.hh:230</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a363e2b2f2f55fcc8bdd1291609cc48db"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a363e2b2f2f55fcc8bdd1291609cc48db">iGbReg::TxdOp::getBuf</a></div><div class="ttdeci">Addr getBuf(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00245">i8254xGBe_defs.hh:245</a></div></div>
<div class="ttc" id="structiGbReg_1_1TxDesc_html_a87b8b114f0acc6bfe89947ab7a597260"><div class="ttname"><a href="structiGbReg_1_1TxDesc.html#a87b8b114f0acc6bfe89947ab7a597260">iGbReg::TxDesc::d2</a></div><div class="ttdeci">uint64_t d2</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00228">i8254xGBe_defs.hh:228</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a56155a1a3846877b600c56961f9ce28d"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a56155a1a3846877b600c56961f9ce28d">iGbReg::TxdOp::hdrlen</a></div><div class="ttdeci">int hdrlen(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00279">i8254xGBe_defs.hh:279</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a646f20bb8ac2e086d640496ee363d7be"><div class="ttname"><a href="namespaceiGbReg.html#a646f20bb8ac2e086d640496ee363d7be">iGbReg::PHY_EPSTATUS</a></div><div class="ttdeci">const uint8_t PHY_EPSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00120">i8254xGBe_defs.hh:120</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a49bd8310b86ea3037a272cad5732d9b6"><div class="ttname"><a href="namespaceiGbReg.html#a49bd8310b86ea3037a272cad5732d9b6">iGbReg::RXDEE_USE</a></div><div class="ttdeci">const uint16_t RXDEE_USE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00150">i8254xGBe_defs.hh:150</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_adda92c5127567664dbd7f2aba2500323"><div class="ttname"><a href="namespaceiGbReg.html#adda92c5127567664dbd7f2aba2500323">iGbReg::REG_RXCSUM</a></div><div class="ttdeci">const uint32_t REG_RXCSUM</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00088">i8254xGBe_defs.hh:88</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a94ed3e1271c637556a5c15cf582f8214"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a94ed3e1271c637556a5c15cf582f8214">iGbReg::TxdOp::ipcse</a></div><div class="ttdeci">int ipcse(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00275">i8254xGBe_defs.hh:275</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a2cecaa857a3e8b3f366eca86998a57c1"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a2cecaa857a3e8b3f366eca86998a57c1">iGbReg::IT_TXQE</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00175">i8254xGBe_defs.hh:175</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ac651f2a4520cfbc8f563aef2d490bbf2"><div class="ttname"><a href="namespaceiGbReg.html#ac651f2a4520cfbc8f563aef2d490bbf2">iGbReg::RXDE_SE</a></div><div class="ttdeci">const uint8_t RXDE_SE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00141">i8254xGBe_defs.hh:141</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_a12cbf2fc8c3aba70c4b0cdfe70ea593e"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#a12cbf2fc8c3aba70c4b0cdfe70ea593e">iGbReg::Regs::Reg::operator==</a></div><div class="ttdeci">bool operator==(T d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00305">i8254xGBe_defs.hh:305</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a264ab0660d5fb172a75fa608a9ee3644"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a264ab0660d5fb172a75fa608a9ee3644">iGbReg::TxdOp::tse</a></div><div class="ttdeci">bool tse(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00253">i8254xGBe_defs.hh:253</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a88540c2673152b9a9bcb238ed981f5fc"><div class="ttname"><a href="namespaceiGbReg.html#a88540c2673152b9a9bcb238ed981f5fc">iGbReg::RXDS_CRCV</a></div><div class="ttdeci">const uint16_t RXDS_CRCV</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00126">i8254xGBe_defs.hh:126</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a9f4130ed5abb2d3474331e9dfe225319"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a9f4130ed5abb2d3474331e9dfe225319">iGbReg::Regs::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00764">i8254xGBe_defs.hh:764</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a0576ccf2c11b2007385046c0660c27de"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a0576ccf2c11b2007385046c0660c27de">iGbReg::RxDesc::sph</a></div><div class="ttdeci">uint16_t sph</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00210">i8254xGBe_defs.hh:210</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a9483dba766843e86ec86f549d3d1ff52"><div class="ttname"><a href="namespaceiGbReg.html#a9483dba766843e86ec86f549d3d1ff52">iGbReg::RXDP_IPV4E</a></div><div class="ttdeci">const uint16_t RXDP_IPV4E</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00162">i8254xGBe_defs.hh:162</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a8caf7667e01d4c6154a46a4689ae9da7"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a8caf7667e01d4c6154a46a4689ae9da7">iGbReg::IT_RXSEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00177">i8254xGBe_defs.hh:177</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a3325611e81e8cf20f20d75b085309e36"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a3325611e81e8cf20f20d75b085309e36">iGbReg::RxDesc::header_len</a></div><div class="ttdeci">uint16_t header_len</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00209">i8254xGBe_defs.hh:209</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a27f2a0b67db02c21d4b10d505aee7cb0"><div class="ttname"><a href="namespaceiGbReg.html#a27f2a0b67db02c21d4b10d505aee7cb0">iGbReg::RXDP_NFS</a></div><div class="ttdeci">const uint16_t RXDP_NFS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00168">i8254xGBe_defs.hh:168</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TXDCA__CTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TXDCA__CTL.html">iGbReg::Regs::TXDCA_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00630">i8254xGBe_defs.hh:630</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aef90791f98b0564deb82508f345921bb"><div class="ttname"><a href="namespaceiGbReg.html#aef90791f98b0564deb82508f345921bb">iGbReg::PHY_PID</a></div><div class="ttdeci">const uint8_t PHY_PID</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00117">i8254xGBe_defs.hh:117</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1SRRCTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1SRRCTL.html">iGbReg::Regs::SRRCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00558">i8254xGBe_defs.hh:558</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1FWSM_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1FWSM.html">iGbReg::Regs::FWSM</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00747">i8254xGBe_defs.hh:747</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aa3f1cadba5665c7a9aefe42abf1b9a8e"><div class="ttname"><a href="namespaceiGbReg.html#aa3f1cadba5665c7a9aefe42abf1b9a8e">iGbReg::REG_SRRCTL</a></div><div class="ttdeci">const uint32_t REG_SRRCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00069">i8254xGBe_defs.hh:69</a></div></div>
<div class="ttc" id="structiGbReg_1_1TxDesc_html_a00ae2d9ba0a3293c35de28877aca047d"><div class="ttname"><a href="structiGbReg_1_1TxDesc.html#a00ae2d9ba0a3293c35de28877aca047d">iGbReg::TxDesc::d1</a></div><div class="ttdeci">uint64_t d1</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00227">i8254xGBe_defs.hh:227</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a58bbeb04a916e69bd2b8f10dbfee55dd"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a58bbeb04a916e69bd2b8f10dbfee55dd">iGbReg::IT_LSC</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00176">i8254xGBe_defs.hh:176</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a09edd104361d2ddd303840a352d84003"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a09edd104361d2ddd303840a352d84003">iGbReg::IT_TXDLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00185">i8254xGBe_defs.hh:185</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a5a98351ae111fc588f554bb6cb9bb6ed"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a5a98351ae111fc588f554bb6cb9bb6ed">iGbReg::RxDesc::adv_wb</a></div><div class="ttdeci">struct iGbReg::RxDesc::@85::@89 adv_wb</div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a37754ecb490752bde323ab6ae454cc85"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a37754ecb490752bde323ab6ae454cc85">iGbReg::Regs::rfctl</a></div><div class="ttdeci">RFCTL rfctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00704">i8254xGBe_defs.hh:704</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_afb2a9efc417fc3d010305ec23c3a0f84"><div class="ttname"><a href="namespaceiGbReg.html#afb2a9efc417fc3d010305ec23c3a0f84">iGbReg::EEPROM_READ_OPCODE_SPI</a></div><div class="ttdeci">const uint8_t EEPROM_READ_OPCODE_SPI</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00104">i8254xGBe_defs.hh:104</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a0283e40d8f47faf67e6a6729314f08fb"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a0283e40d8f47faf67e6a6729314f08fb">iGbReg::IT_RXCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00182">i8254xGBe_defs.hh:182</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a55865a71a3bd31d86b22493ee5bbd873"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a55865a71a3bd31d86b22493ee5bbd873">iGbReg::IT_SRPD</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00186">i8254xGBe_defs.hh:186</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_a1f8300e90d97658720573bbc93990d4e"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#a1f8300e90d97658720573bbc93990d4e">iGbReg::Regs::Reg::operator()</a></div><div class="ttdeci">void operator()(T d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00306">i8254xGBe_defs.hh:306</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_a0a80a8a18de0e25439bb043291171ed2"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#a0a80a8a18de0e25439bb043291171ed2">iGbReg::Regs::Reg::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00308">i8254xGBe_defs.hh:308</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a817feb4e8f1fd0f812a7acb187d5f710"><div class="ttname"><a href="namespaceiGbReg.html#a817feb4e8f1fd0f812a7acb187d5f710">iGbReg::RXDS_DD</a></div><div class="ttdeci">const uint16_t RXDS_DD</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00134">i8254xGBe_defs.hh:134</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a298994f5c56708a7eae32db90b6dc960"><div class="ttname"><a href="namespaceiGbReg.html#a298994f5c56708a7eae32db90b6dc960">iGbReg::REG_WUC</a></div><div class="ttdeci">const uint32_t REG_WUC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00096">i8254xGBe_defs.hh:96</a></div></div>
<div class="ttc" id="namespaceiGbReg_html"><div class="ttname"><a href="namespaceiGbReg.html">iGbReg</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00036">i8254xGBe_defs.hh:36</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ad1f9f401339fefeb6393a965a6c6b4cd"><div class="ttname"><a href="namespaceiGbReg.html#ad1f9f401339fefeb6393a965a6c6b4cd">iGbReg::REG_CTRL_EXT</a></div><div class="ttdeci">const uint32_t REG_CTRL_EXT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00044">i8254xGBe_defs.hh:44</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a5af85b8e0bb7a205357255d87f429d0d"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a5af85b8e0bb7a205357255d87f429d0d">iGbReg::Regs::tdt</a></div><div class="ttdeci">TDT tdt</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00642">i8254xGBe_defs.hh:642</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_aa03874ccb0b42e0cc137487bd84279d4"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#aa03874ccb0b42e0cc137487bd84279d4">iGbReg::TxdOp::isType</a></div><div class="ttdeci">bool isType(TxDesc *d, uint8_t type)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00239">i8254xGBe_defs.hh:239</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html">iGbReg::Regs::Reg</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00301">i8254xGBe_defs.hh:301</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_aab33226c7dc7346a4af9880fa13c58a7"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#aab33226c7dc7346a4af9880fa13c58a7">iGbReg::RxDesc::vlan_tag</a></div><div class="ttdeci">uint16_t vlan_tag</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00221">i8254xGBe_defs.hh:221</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a409b5433c1fa1dbf05aded9da4d90622"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a409b5433c1fa1dbf05aded9da4d90622">iGbReg::TxdOp::tucss</a></div><div class="ttdeci">int tucss(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00274">i8254xGBe_defs.hh:274</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ab4f15bdc764b8fb6bc931fd70083a031"><div class="ttname"><a href="namespaceiGbReg.html#ab4f15bdc764b8fb6bc931fd70083a031">iGbReg::REG_FCT</a></div><div class="ttdeci">const uint32_t REG_FCT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00048">i8254xGBe_defs.hh:48</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a4b48a5fd5098efd47966b1e6611a2edb"><div class="ttname"><a href="namespaceiGbReg.html#a4b48a5fd5098efd47966b1e6611a2edb">iGbReg::REG_TIPG</a></div><div class="ttdeci">const uint32_t REG_TIPG</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00059">i8254xGBe_defs.hh:59</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TDT_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TDT.html">iGbReg::Regs::TDT</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00638">i8254xGBe_defs.hh:638</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a79a71ed9096e5a202574ca4b46ff6d0e"><div class="ttname"><a href="namespaceiGbReg.html#a79a71ed9096e5a202574ca4b46ff6d0e">iGbReg::REG_VET</a></div><div class="ttdeci">const uint32_t REG_VET</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00049">i8254xGBe_defs.hh:49</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa981dd0c8aac6756827b571023703ee7"><div class="ttname"><a href="namespaceArmISA.html#aa981dd0c8aac6756827b571023703ee7">ArmISA::en</a></div><div class="ttdeci">Bitfield&lt; 30 &gt; en</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00434">miscregs_types.hh:434</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a305e2869cee6ea6d03daa558ea65e5a5"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a305e2869cee6ea6d03daa558ea65e5a5">iGbReg::IT_RXDMT</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00178">i8254xGBe_defs.hh:178</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ae1a6884ed280cbc4363c0d46f0669536"><div class="ttname"><a href="namespaceiGbReg.html#ae1a6884ed280cbc4363c0d46f0669536">iGbReg::REG_RDT</a></div><div class="ttdeci">const uint32_t REG_RDT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00071">i8254xGBe_defs.hh:71</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a353a765b48a0dd2dfa5721bf44535589"><div class="ttname"><a href="namespaceiGbReg.html#a353a765b48a0dd2dfa5721bf44535589">iGbReg::REG_RFCTL</a></div><div class="ttdeci">const uint32_t REG_RFCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00090">i8254xGBe_defs.hh:90</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RDT_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RDT.html">iGbReg::Regs::RDT</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00575">i8254xGBe_defs.hh:575</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1SRRCTL_html_a9d88714d726d5114b903c9fb02903697"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1SRRCTL.html#a9d88714d726d5114b903c9fb02903697">iGbReg::Regs::SRRCTL::bufLen</a></div><div class="ttdeci">unsigned bufLen()</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00564">i8254xGBe_defs.hh:564</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a7a265c53ad79013aadd4ac8bcd23ac31"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a7a265c53ad79013aadd4ac8bcd23ac31">iGbReg::RxDesc::errors</a></div><div class="ttdeci">uint32_t errors</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00219">i8254xGBe_defs.hh:219</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RADV_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RADV.html">iGbReg::Regs::RADV</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00599">i8254xGBe_defs.hh:599</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ad25431c134234e0709d6020ebc822a65"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ad25431c134234e0709d6020ebc822a65">iGbReg::TxdOp::vle</a></div><div class="ttdeci">bool vle(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00250">i8254xGBe_defs.hh:250</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a4edf2512dad071ef24b4f1c9c32bc5c6"><div class="ttname"><a href="namespaceiGbReg.html#a4edf2512dad071ef24b4f1c9c32bc5c6">iGbReg::RXDT_ADV_SPLIT_A</a></div><div class="ttdeci">const uint8_t RXDT_ADV_SPLIT_A</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00158">i8254xGBe_defs.hh:158</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1SRRCTL_html_a0df74c5a02a981bf86009e8de4f5f865"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1SRRCTL.html#a0df74c5a02a981bf86009e8de4f5f865">iGbReg::Regs::SRRCTL::hdrLen</a></div><div class="ttdeci">unsigned hdrLen()</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00565">i8254xGBe_defs.hh:565</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_aef7d51f81175e2d3edc36e494002e08e"><div class="ttname"><a href="structiGbReg_1_1Regs.html#aef7d51f81175e2d3edc36e494002e08e">iGbReg::Regs::swsm</a></div><div class="ttdeci">SWSM swsm</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00745">i8254xGBe_defs.hh:745</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_ac69ab3a96be122e4f86cce6e2a954afc"><div class="ttname"><a href="structiGbReg_1_1Regs.html#ac69ab3a96be122e4f86cce6e2a954afc">iGbReg::Regs::rsrpd</a></div><div class="ttdeci">RSRPD rsrpd</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00609">i8254xGBe_defs.hh:609</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1ICR_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1ICR.html">iGbReg::Regs::ICR</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00429">i8254xGBe_defs.hh:429</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RDLEN_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RDLEN.html">iGbReg::Regs::RDLEN</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00552">i8254xGBe_defs.hh:552</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RSRPD_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RSRPD.html">iGbReg::Regs::RSRPD</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00605">i8254xGBe_defs.hh:605</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a3f950ae23e02b15206d09a488288970b"><div class="ttname"><a href="namespaceiGbReg.html#a3f950ae23e02b15206d09a488288970b">iGbReg::REG_RLPML</a></div><div class="ttdeci">const uint32_t REG_RLPML</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00089">i8254xGBe_defs.hh:89</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ab9a148f64bece46207db73f4a3daf25f"><div class="ttname"><a href="namespaceiGbReg.html#ab9a148f64bece46207db73f4a3daf25f">iGbReg::RXDE_SEQ</a></div><div class="ttdeci">const uint8_t RXDE_SEQ</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00140">i8254xGBe_defs.hh:140</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1MANC_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1MANC.html">iGbReg::Regs::MANC</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00706">i8254xGBe_defs.hh:706</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TIDV_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TIDV.html">iGbReg::Regs::TIDV</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00644">i8254xGBe_defs.hh:644</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a3c9424fedfd3337a1fbe2fdb133cec01"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a3c9424fedfd3337a1fbe2fdb133cec01">iGbReg::TxdOp::mss</a></div><div class="ttdeci">int mss(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00278">i8254xGBe_defs.hh:278</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a7e7992a96304e9319bf8788e4ba53838"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a7e7992a96304e9319bf8788e4ba53838">iGbReg::TxdOp::tucse</a></div><div class="ttdeci">int tucse(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00272">i8254xGBe_defs.hh:272</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aaad64b56d351609b16fc80f92d95df4a"><div class="ttname"><a href="namespaceiGbReg.html#aaad64b56d351609b16fc80f92d95df4a">iGbReg::RXDP_IPV6</a></div><div class="ttdeci">const uint16_t RXDP_IPV6</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00163">i8254xGBe_defs.hh:163</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TADV_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TADV.html">iGbReg::Regs::TADV</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00665">i8254xGBe_defs.hh:665</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558aa89941269f717209d0c8356cc75234e2"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558aa89941269f717209d0c8356cc75234e2">iGbReg::IT_RXT</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00180">i8254xGBe_defs.hh:180</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a713a60b461dc70ecf9f61c502c64c07d"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a713a60b461dc70ecf9f61c502c64c07d">iGbReg::Regs::rdh</a></div><div class="ttdeci">RDH rdh</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00573">i8254xGBe_defs.hh:573</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RFCTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RFCTL.html">iGbReg::Regs::RFCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00691">i8254xGBe_defs.hh:691</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a027cf58d593c662ae9c6bfdfc98d33a2"><div class="ttname"><a href="namespaceiGbReg.html#a027cf58d593c662ae9c6bfdfc98d33a2">iGbReg::RXDE_CE</a></div><div class="ttdeci">const uint8_t RXDE_CE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00142">i8254xGBe_defs.hh:142</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a2de9c93679b3a2ac2d385dda7b6f874f"><div class="ttname"><a href="namespaceiGbReg.html#a2de9c93679b3a2ac2d385dda7b6f874f">iGbReg::RXDE_TCPE</a></div><div class="ttdeci">const uint8_t RXDE_TCPE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00139">i8254xGBe_defs.hh:139</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a99b5d431d54f898b159f7e23f6cef9e7"><div class="ttname"><a href="namespaceiGbReg.html#a99b5d431d54f898b159f7e23f6cef9e7">iGbReg::STATS_REGS_SIZE</a></div><div class="ttdeci">const uint32_t STATS_REGS_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00112">i8254xGBe_defs.hh:112</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_abf42bc3f28c0b4e999f4b29503a10d91"><div class="ttname"><a href="structiGbReg_1_1Regs.html#abf42bc3f28c0b4e999f4b29503a10d91">iGbReg::Regs::rxcsum</a></div><div class="ttdeci">RXCSUM rxcsum</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00687">i8254xGBe_defs.hh:687</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a5dae89b1bdac7531a42f2229050bbca7"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a5dae89b1bdac7531a42f2229050bbca7">iGbReg::TxdOp::TXD_ADVCNXT</a></div><div class="ttdeci">const uint8_t TXD_ADVCNXT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00234">i8254xGBe_defs.hh:234</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1MDIC_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1MDIC.html">iGbReg::Regs::MDIC</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00417">i8254xGBe_defs.hh:417</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a03daff622fc85b4268b0f8bf1cfc776f"><div class="ttname"><a href="namespaceiGbReg.html#a03daff622fc85b4268b0f8bf1cfc776f">iGbReg::REG_RDBAL</a></div><div class="ttdeci">const uint32_t REG_RDBAL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00066">i8254xGBe_defs.hh:66</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a8523259e0097aa99ccd74a5535fa0c5a"><div class="ttname"><a href="namespaceiGbReg.html#a8523259e0097aa99ccd74a5535fa0c5a">iGbReg::REG_RXDCTL</a></div><div class="ttdeci">const uint32_t REG_RXDCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00073">i8254xGBe_defs.hh:73</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ae1a75ff06eba068991eff24d8fc56fd0"><div class="ttname"><a href="namespaceiGbReg.html#ae1a75ff06eba068991eff24d8fc56fd0">iGbReg::REG_AIFS</a></div><div class="ttdeci">const uint32_t REG_AIFS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00060">i8254xGBe_defs.hh:60</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a18d646d29d72fa38a4523dbaa3dfe823"><div class="ttname"><a href="namespaceiGbReg.html#a18d646d29d72fa38a4523dbaa3dfe823">iGbReg::REG_TDBAH</a></div><div class="ttdeci">const uint32_t REG_TDBAH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00077">i8254xGBe_defs.hh:77</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a8103b02c1280188f10d35b8bc849f7e6"><div class="ttname"><a href="namespaceiGbReg.html#a8103b02c1280188f10d35b8bc849f7e6">iGbReg::REG_ICS</a></div><div class="ttdeci">const uint32_t REG_ICS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00053">i8254xGBe_defs.hh:53</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558">iGbReg::IntTypes</a></div><div class="ttdeci">IntTypes</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00171">i8254xGBe_defs.hh:171</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a916827c96b7d29af755b36a9847f3041"><div class="ttname"><a href="namespaceiGbReg.html#a916827c96b7d29af755b36a9847f3041">iGbReg::RXDE_RXE</a></div><div class="ttdeci">const uint8_t RXDE_RXE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00137">i8254xGBe_defs.hh:137</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_aaded5a3367a158cd95cfd35b7283169a"><div class="ttname"><a href="structiGbReg_1_1Regs.html#aaded5a3367a158cd95cfd35b7283169a">iGbReg::Regs::ctrl</a></div><div class="ttdeci">CTRL ctrl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00352">i8254xGBe_defs.hh:352</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TDLEN_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TDLEN.html">iGbReg::Regs::TDLEN</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00618">i8254xGBe_defs.hh:618</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a1b39ef3606c92d6d12b2e58db627f2fc"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a1b39ef3606c92d6d12b2e58db627f2fc">iGbReg::Regs::rdlen</a></div><div class="ttdeci">RDLEN rdlen</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00556">i8254xGBe_defs.hh:556</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a8bfd0bfe188951c4b5d5476331dd36d1"><div class="ttname"><a href="namespaceiGbReg.html#a8bfd0bfe188951c4b5d5476331dd36d1">iGbReg::RXDS_UDPCS</a></div><div class="ttdeci">const uint16_t RXDS_UDPCS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00130">i8254xGBe_defs.hh:130</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a097aa7ee80fd90b98a74eb66052d119f"><div class="ttname"><a href="namespaceiGbReg.html#a097aa7ee80fd90b98a74eb66052d119f">iGbReg::REG_LEDCTL</a></div><div class="ttdeci">const uint32_t REG_LEDCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00061">i8254xGBe_defs.hh:61</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aa9f3ec5dcbc6262d9654ccf83aa7815e"><div class="ttname"><a href="namespaceiGbReg.html#aa9f3ec5dcbc6262d9654ccf83aa7815e">iGbReg::RXDP_SCTP</a></div><div class="ttdeci">const uint16_t RXDP_SCTP</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00167">i8254xGBe_defs.hh:167</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RCTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RCTL.html">iGbReg::Regs::RCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00465">i8254xGBe_defs.hh:465</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a232a8b3ed753b60b8fca52862681f82c"><div class="ttname"><a href="namespaceiGbReg.html#a232a8b3ed753b60b8fca52862681f82c">iGbReg::REG_STATUS</a></div><div class="ttdeci">const uint32_t REG_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00041">i8254xGBe_defs.hh:41</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html">iGbReg::RxDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00191">i8254xGBe_defs.hh:191</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a7e25889eb12ecd0526135681e5976cfc"><div class="ttname"><a href="namespaceiGbReg.html#a7e25889eb12ecd0526135681e5976cfc">iGbReg::REG_WUFC</a></div><div class="ttdeci">const uint32_t REG_WUFC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00097">i8254xGBe_defs.hh:97</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ad4bdf0805781aa99d5ca7cb65cfab211"><div class="ttname"><a href="namespaceiGbReg.html#ad4bdf0805781aa99d5ca7cb65cfab211">iGbReg::RXDEE_IPE</a></div><div class="ttdeci">const uint16_t RXDEE_IPE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00152">i8254xGBe_defs.hh:152</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_aff380643c92de5f84ae7d6675820723c"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#aff380643c92de5f84ae7d6675820723c">iGbReg::TxdOp::tcp</a></div><div class="ttdeci">bool tcp(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00264">i8254xGBe_defs.hh:264</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a756f8d85011c7511eba52ca8fe74c2a9"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a756f8d85011c7511eba52ca8fe74c2a9">iGbReg::Regs::txdca_ctl</a></div><div class="ttdeci">TXDCA_CTL txdca_ctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00636">i8254xGBe_defs.hh:636</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_abea39053382ebb8914649d8e58de4536"><div class="ttname"><a href="structiGbReg_1_1Regs.html#abea39053382ebb8914649d8e58de4536">iGbReg::Regs::imr</a></div><div class="ttdeci">uint32_t imr</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00451">i8254xGBe_defs.hh:451</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ab7b81a0cb8761fae8af2a578e4b0bb05"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ab7b81a0cb8761fae8af2a578e4b0bb05">iGbReg::TxdOp::ipcso</a></div><div class="ttdeci">int ipcso(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00276">i8254xGBe_defs.hh:276</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a6e147443437280321b3a32f85cd9175f"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a6e147443437280321b3a32f85cd9175f">iGbReg::RxDesc::id</a></div><div class="ttdeci">uint16_t id</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00213">i8254xGBe_defs.hh:213</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ae5979946c7ee35a3dcc92c89f417bbde"><div class="ttname"><a href="namespaceiGbReg.html#ae5979946c7ee35a3dcc92c89f417bbde">iGbReg::RXDEE_PE</a></div><div class="ttdeci">const uint16_t RXDEE_PE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00148">i8254xGBe_defs.hh:148</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ac61cebaf6df237614790bbd1f2376c38"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ac61cebaf6df237614790bbd1f2376c38">iGbReg::TxdOp::getCso</a></div><div class="ttdeci">uint8_t getCso(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00266">i8254xGBe_defs.hh:266</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_adb1302f9b54feed0f840333b9dff4511"><div class="ttname"><a href="namespaceiGbReg.html#adb1302f9b54feed0f840333b9dff4511">iGbReg::RXDT_LEGACY</a></div><div class="ttdeci">const uint8_t RXDT_LEGACY</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00156">i8254xGBe_defs.hh:156</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a5b34989276e7452353966cd35cec2f6b"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a5b34989276e7452353966cd35cec2f6b">iGbReg::Regs::ctrl_ext</a></div><div class="ttdeci">CTRL_EXT ctrl_ext</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00415">i8254xGBe_defs.hh:415</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TCTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TCTL.html">iGbReg::Regs::TCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00506">i8254xGBe_defs.hh:506</a></div></div>
<div class="ttc" id="arch_2x86_2types_8cc_html_a6281d9f5b6b6876a881aefc9bb2f0fde"><div class="ttname"><a href="arch_2x86_2types_8cc.html#a6281d9f5b6b6876a881aefc9bb2f0fde">paramOut</a></div><div class="ttdeci">void paramOut(CheckpointOut &amp;cp, const string &amp;name, ExtMachInst const &amp;machInst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8cc_source.html#l00040">types.cc:40</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a4a00f31f9f656949a6a0c9ab16aad47c"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a4a00f31f9f656949a6a0c9ab16aad47c">iGbReg::Regs::tdwba</a></div><div class="ttdeci">uint64_t tdwba</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00678">i8254xGBe_defs.hh:678</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a473fa9b56865b19b5dfce1eb5631c871"><div class="ttname"><a href="namespaceiGbReg.html#a473fa9b56865b19b5dfce1eb5631c871">iGbReg::REG_MANC</a></div><div class="ttdeci">const uint32_t REG_MANC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00099">i8254xGBe_defs.hh:99</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a30dba2ad0c639652769dd990b20f6350"><div class="ttname"><a href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a></div><div class="ttdeci">void replaceBits(T &amp;val, int first, int last, B bit_val)</div><div class="ttdoc">A convenience function to replace bits first to last of val with bit_val in place. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00157">bitfield.hh:157</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3be624d2ce2e84d65a45d2b81a9828c"><div class="ttname"><a href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">ArmISA::d</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; d</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00063">miscregs_types.hh:63</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1EERD_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1EERD.html">iGbReg::Regs::EERD</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00388">i8254xGBe_defs.hh:388</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a5fac665311f9409448f05063d791cbea"><div class="ttname"><a href="namespaceiGbReg.html#a5fac665311f9409448f05063d791cbea">iGbReg::REG_CTRL</a></div><div class="ttdeci">const uint32_t REG_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00040">i8254xGBe_defs.hh:40</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a70e74a6aa9ba002eb793be9d8e2733f0"><div class="ttname"><a href="namespaceiGbReg.html#a70e74a6aa9ba002eb793be9d8e2733f0">iGbReg::REG_TDH</a></div><div class="ttdeci">const uint32_t REG_TDH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00079">i8254xGBe_defs.hh:79</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_ab717352f5a90f160570ae5ea5b11ecbb"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#ab717352f5a90f160570ae5ea5b11ecbb">iGbReg::RxDesc::hdr</a></div><div class="ttdeci">Addr hdr</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00203">i8254xGBe_defs.hh:203</a></div></div>
<div class="ttc" id="i8254xGBe__defs_8hh_html_a7a3144e348db866b82200668c4a308d0"><div class="ttname"><a href="i8254xGBe__defs_8hh.html#a7a3144e348db866b82200668c4a308d0">ADD_FIELD32</a></div><div class="ttdeci">#define ADD_FIELD32(NAME, OFFSET, BITS)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00291">i8254xGBe_defs.hh:291</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a01b2d666447264133f240615a3027dd4"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a01b2d666447264133f240615a3027dd4">iGbReg::Regs::fcrtl</a></div><div class="ttdeci">FCRTL fcrtl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00535">i8254xGBe_defs.hh:535</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a4b9544bcfe85106be54ecf6546055418"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a4b9544bcfe85106be54ecf6546055418">iGbReg::Regs::fcttv</a></div><div class="ttdeci">FCTTV fcttv</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00504">i8254xGBe_defs.hh:504</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a3c0a93fdaadfd855a18a7acd63db6d09"><div class="ttname"><a href="namespaceiGbReg.html#a3c0a93fdaadfd855a18a7acd63db6d09">iGbReg::REG_TDWBAL</a></div><div class="ttdeci">const uint32_t REG_TDWBAL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00085">i8254xGBe_defs.hh:85</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1STATUS_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1STATUS.html">iGbReg::Regs::STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00354">i8254xGBe_defs.hh:354</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aee0fdb207559d3ecc8303c709d3e130b"><div class="ttname"><a href="namespaceiGbReg.html#aee0fdb207559d3ecc8303c709d3e130b">iGbReg::REG_SWFWSYNC</a></div><div class="ttdeci">const uint32_t REG_SWFWSYNC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00102">i8254xGBe_defs.hh:102</a></div></div>
<div class="ttc" id="structiGbReg_1_1TxDesc_html"><div class="ttname"><a href="structiGbReg_1_1TxDesc.html">iGbReg::TxDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00226">i8254xGBe_defs.hh:226</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a741790fef13ebd20737559dffc849fa2"><div class="ttname"><a href="namespaceX86ISA.html#a741790fef13ebd20737559dffc849fa2">X86ISA::vme</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; vme</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00640">misc.hh:640</a></div></div>
<div class="ttc" id="i8254xGBe__defs_8hh_html_adbdb4bcfd1b192160a725f18d78eb920"><div class="ttname"><a href="i8254xGBe__defs_8hh.html#adbdb4bcfd1b192160a725f18d78eb920">ADD_FIELD64</a></div><div class="ttdeci">#define ADD_FIELD64(NAME, OFFSET, BITS)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00295">i8254xGBe_defs.hh:295</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_af9520306f6d41db3a78650cdb9f1e047"><div class="ttname"><a href="namespaceiGbReg.html#af9520306f6d41db3a78650cdb9f1e047">iGbReg::REG_TDLEN</a></div><div class="ttdeci">const uint32_t REG_TDLEN</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00078">i8254xGBe_defs.hh:78</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a6986d9be70f07915ad25bf0892c3c5d7"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a6986d9be70f07915ad25bf0892c3c5d7">iGbReg::TxdOp::isData</a></div><div class="ttdeci">bool isData(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00243">i8254xGBe_defs.hh:243</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a2f666a9ca24c39fc83b1f6ed430825ab"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a2f666a9ca24c39fc83b1f6ed430825ab">iGbReg::RxDesc::status</a></div><div class="ttdeci">uint8_t status</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00197">i8254xGBe_defs.hh:197</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a7177d5ff60865b0817b46d11fff5eea5"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a7177d5ff60865b0817b46d11fff5eea5">iGbReg::Regs::tdba</a></div><div class="ttdeci">TDBA tdba</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00616">i8254xGBe_defs.hh:616</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a7505a466b695fbe01512edb713d7b5c3"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a7505a466b695fbe01512edb713d7b5c3">iGbReg::Regs::tidv</a></div><div class="ttdeci">TIDV tidv</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00648">i8254xGBe_defs.hh:648</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aa5a8808d1f342732a29b06920c0bf655"><div class="ttname"><a href="namespaceiGbReg.html#aa5a8808d1f342732a29b06920c0bf655">iGbReg::REG_IMS</a></div><div class="ttdeci">const uint32_t REG_IMS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00054">i8254xGBe_defs.hh:54</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TDH_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TDH.html">iGbReg::Regs::TDH</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00624">i8254xGBe_defs.hh:624</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aafa12312ad0a6e515d57d87abf7c9aea"><div class="ttname"><a href="namespaceiGbReg.html#aafa12312ad0a6e515d57d87abf7c9aea">iGbReg::REG_TCTL</a></div><div class="ttdeci">const uint32_t REG_TCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00075">i8254xGBe_defs.hh:75</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_acb1da37bb92cfcae7c477466c035aa7a"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#acb1da37bb92cfcae7c477466c035aa7a">iGbReg::TxdOp::tucso</a></div><div class="ttdeci">int tucso(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00273">i8254xGBe_defs.hh:273</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a05698994ed2909120e188568af94c622"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a05698994ed2909120e188568af94c622">iGbReg::TxdOp::ipcss</a></div><div class="ttdeci">int ipcss(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00277">i8254xGBe_defs.hh:277</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a0e07ca44f98468f846ee5c6d5facec3f"><div class="ttname"><a href="namespaceiGbReg.html#a0e07ca44f98468f846ee5c6d5facec3f">iGbReg::REG_RDBAH</a></div><div class="ttdeci">const uint32_t REG_RDBAH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00067">i8254xGBe_defs.hh:67</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a749a0fe798d610ebc66c29b379843357"><div class="ttname"><a href="namespaceiGbReg.html#a749a0fe798d610ebc66c29b379843357">iGbReg::RXDS_VP</a></div><div class="ttdeci">const uint16_t RXDS_VP</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00131">i8254xGBe_defs.hh:131</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a76351b7763853d5ceaf948824dfe75a5"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a76351b7763853d5ceaf948824dfe75a5">iGbReg::Regs::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00810">i8254xGBe_defs.hh:810</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_aedf8ed807b30ee884cf10449c7d41b13"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#aedf8ed807b30ee884cf10449c7d41b13">iGbReg::Regs::Reg::operator()</a></div><div class="ttdeci">T operator()()</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00303">i8254xGBe_defs.hh:303</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6a5137ad692d487e4762ee7a38e2609c"><div class="ttname"><a href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">ArmISA::rsvd</a></div><div class="ttdeci">Bitfield&lt; 29, 28 &gt; rsvd</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00388">miscregs_types.hh:388</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a91da43b92c742f43f0aee2bc07d15fe2"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a91da43b92c742f43f0aee2bc07d15fe2">iGbReg::TxdOp::isContext</a></div><div class="ttdeci">bool isContext(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00242">i8254xGBe_defs.hh:242</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a7b26e817ecb5a3d926e6f90062b40cbb"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a7b26e817ecb5a3d926e6f90062b40cbb">iGbReg::Regs::icr</a></div><div class="ttdeci">ICR icr</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00449">i8254xGBe_defs.hh:449</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a9c9fadcf4dc950df6469ee186e6bd770"><div class="ttname"><a href="namespaceiGbReg.html#a9c9fadcf4dc950df6469ee186e6bd770">iGbReg::EEPROM_CSUM</a></div><div class="ttdeci">const uint16_t EEPROM_CSUM</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00107">i8254xGBe_defs.hh:107</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ad96405668ddfa4e3174c2c5370e4a377"><div class="ttname"><a href="namespaceiGbReg.html#ad96405668ddfa4e3174c2c5370e4a377">iGbReg::REG_FWSM</a></div><div class="ttdeci">const uint32_t REG_FWSM</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00101">i8254xGBe_defs.hh:101</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RDH_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RDH.html">iGbReg::Regs::RDH</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00569">i8254xGBe_defs.hh:569</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a79dad675fda34c2fd0361d98332b958e"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a79dad675fda34c2fd0361d98332b958e">iGbReg::RxDesc::buf</a></div><div class="ttdeci">Addr buf</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00194">i8254xGBe_defs.hh:194</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RXCSUM_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RXCSUM.html">iGbReg::Regs::RXCSUM</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00680">i8254xGBe_defs.hh:680</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a9ba8413e17f0e3e37b80982bf38e1bf1"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a9ba8413e17f0e3e37b80982bf38e1bf1">iGbReg::TxdOp::isAdvDesc</a></div><div class="ttdeci">bool isAdvDesc(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00241">i8254xGBe_defs.hh:241</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a7e111470d2645a0076b9b363ffea88aa"><div class="ttname"><a href="namespaceiGbReg.html#a7e111470d2645a0076b9b363ffea88aa">iGbReg::REG_RADV</a></div><div class="ttdeci">const uint32_t REG_RADV</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00074">i8254xGBe_defs.hh:74</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_af3e51641a3834188d1ac8fce587a5174"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#af3e51641a3834188d1ac8fce587a5174">iGbReg::Regs::Reg::_data</a></div><div class="ttdeci">T _data</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00302">i8254xGBe_defs.hh:302</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a08af38883baa50a2ca5da9e7575c9e95"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a08af38883baa50a2ca5da9e7575c9e95">iGbReg::TxdOp::rs</a></div><div class="ttdeci">bool rs(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00251">i8254xGBe_defs.hh:251</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_af55d26465a475bf81ed6f357bdf7c1b1"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#af55d26465a475bf81ed6f357bdf7c1b1">iGbReg::TxdOp::isLegacy</a></div><div class="ttdeci">bool isLegacy(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00237">i8254xGBe_defs.hh:237</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_af25f250bde3f358d36456622d3915df4"><div class="ttname"><a href="structiGbReg_1_1Regs.html#af25f250bde3f358d36456622d3915df4">iGbReg::Regs::eerd</a></div><div class="ttdeci">EERD eerd</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00395">i8254xGBe_defs.hh:395</a></div></div>
<div class="ttc" id="classSerializable_html"><div class="ttname"><a href="classSerializable.html">Serializable</a></div><div class="ttdoc">Basic support for object serialization. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00153">serialize.hh:153</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RDBA_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RDBA.html">iGbReg::Regs::RDBA</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00545">i8254xGBe_defs.hh:545</a></div></div>
<div class="ttc" id="namespaceStats_html_ae5a14285f2510051bae7923aa2612d96"><div class="ttname"><a href="namespaceStats.html#ae5a14285f2510051bae7923aa2612d96">Stats::enabled</a></div><div class="ttdeci">bool enabled()</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00546">statistics.cc:546</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a33e7b5522f8b85b0b233a9354740819d"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a33e7b5522f8b85b0b233a9354740819d">iGbReg::IT_TXDW</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00174">i8254xGBe_defs.hh:174</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a36e6357e6f3f944a7ef5d2a7517aa652"><div class="ttname"><a href="namespaceiGbReg.html#a36e6357e6f3f944a7ef5d2a7517aa652">iGbReg::REG_EECD</a></div><div class="ttdeci">const uint32_t REG_EECD</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00042">i8254xGBe_defs.hh:42</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a1e2ffa59d84d4fb3b15426a69216cffb"><div class="ttname"><a href="namespaceiGbReg.html#a1e2ffa59d84d4fb3b15426a69216cffb">iGbReg::REG_EERD</a></div><div class="ttdeci">const uint32_t REG_EERD</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00043">i8254xGBe_defs.hh:43</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a6588180ee5dccdff54b4a09f38d595a4"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a6588180ee5dccdff54b4a09f38d595a4">iGbReg::Regs::rdba</a></div><div class="ttdeci">RDBA rdba</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00550">i8254xGBe_defs.hh:550</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a16d6147ca7a128f44f8e34df73db310c"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a16d6147ca7a128f44f8e34df73db310c">iGbReg::Regs::manc</a></div><div class="ttdeci">MANC manc</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00736">i8254xGBe_defs.hh:736</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a7cb3ff1b6ec0308203df400d68cd8f73"><div class="ttname"><a href="namespaceiGbReg.html#a7cb3ff1b6ec0308203df400d68cd8f73">iGbReg::PHY_PSTATUS</a></div><div class="ttdeci">const uint8_t PHY_PSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00116">i8254xGBe_defs.hh:116</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a3a92c38f022ca9961d4e4205e609f72a"><div class="ttname"><a href="namespaceiGbReg.html#a3a92c38f022ca9961d4e4205e609f72a">iGbReg::REG_FCAH</a></div><div class="ttdeci">const uint32_t REG_FCAH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00047">i8254xGBe_defs.hh:47</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a36e6ffdbe4eb3922a3ccd8805248582f"><div class="ttname"><a href="namespaceiGbReg.html#a36e6ffdbe4eb3922a3ccd8805248582f">iGbReg::REG_RDLEN</a></div><div class="ttdeci">const uint32_t REG_RDLEN</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00068">i8254xGBe_defs.hh:68</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_adb6ceaddb25e8cf6be3ca7297745696a"><div class="ttname"><a href="namespaceiGbReg.html#adb6ceaddb25e8cf6be3ca7297745696a">iGbReg::REG_IVAR0</a></div><div class="ttdeci">const uint32_t REG_IVAR0</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00063">i8254xGBe_defs.hh:63</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a58cb1e261a40404cae8f1a852b1d8f56"><div class="ttname"><a href="namespaceiGbReg.html#a58cb1e261a40404cae8f1a852b1d8f56">iGbReg::EEPROM_RDSR_OPCODE_SPI</a></div><div class="ttdeci">const uint8_t EEPROM_RDSR_OPCODE_SPI</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00105">i8254xGBe_defs.hh:105</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a02894614395d5e17638e77729a75a0fc"><div class="ttname"><a href="namespaceiGbReg.html#a02894614395d5e17638e77729a75a0fc">iGbReg::REG_TDBAL</a></div><div class="ttdeci">const uint32_t REG_TDBAL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00076">i8254xGBe_defs.hh:76</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1FCRTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1FCRTL.html">iGbReg::Regs::FCRTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00529">i8254xGBe_defs.hh:529</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a245d77e6bec2f969d4db6d37e0e35c52"><div class="ttname"><a href="namespaceiGbReg.html#a245d77e6bec2f969d4db6d37e0e35c52">iGbReg::RXDS_EOP</a></div><div class="ttdeci">const uint16_t RXDS_EOP</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00133">i8254xGBe_defs.hh:133</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_acdf43fed8af92b5f38ebc310aa720d45"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#acdf43fed8af92b5f38ebc310aa720d45">iGbReg::TxdOp::TXD_DATA</a></div><div class="ttdeci">const uint8_t TXD_DATA</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00233">i8254xGBe_defs.hh:233</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a300e2be8a75f735b68e3d6c321c28cd2"><div class="ttname"><a href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00064">miscregs_types.hh:64</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TDBA_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TDBA.html">iGbReg::Regs::TDBA</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00611">i8254xGBe_defs.hh:611</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_ad4419507d324efaebcd60ffdd0dca204"><div class="ttname"><a href="structiGbReg_1_1Regs.html#ad4419507d324efaebcd60ffdd0dca204">iGbReg::Regs::mdic</a></div><div class="ttdeci">MDIC mdic</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00427">i8254xGBe_defs.hh:427</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_af2f42041669d4c5d1ec0e7e2f48ef147"><div class="ttname"><a href="structiGbReg_1_1Regs.html#af2f42041669d4c5d1ec0e7e2f48ef147">iGbReg::Regs::pba</a></div><div class="ttdeci">PBA pba</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00527">i8254xGBe_defs.hh:527</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a032ce7c7d5d3e4c5fa76e5a3a42dc400"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a032ce7c7d5d3e4c5fa76e5a3a42dc400">iGbReg::RxDesc::errors</a></div><div class="ttdeci">uint8_t errors</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00198">i8254xGBe_defs.hh:198</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a36628138dd5fa4796aa6c1d5076a5345"><div class="ttname"><a href="namespaceiGbReg.html#a36628138dd5fa4796aa6c1d5076a5345">iGbReg::REG_MDIC</a></div><div class="ttdeci">const uint32_t REG_MDIC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00045">i8254xGBe_defs.hh:45</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RCTL_html_a7ccb3edb28ddbe69442e7a0dbd9deea1"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RCTL.html#a7ccb3edb28ddbe69442e7a0dbd9deea1">iGbReg::Regs::RCTL::descSize</a></div><div class="ttdeci">unsigned descSize()</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00486">i8254xGBe_defs.hh:486</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a8ce5b1abc556a48c48e213d9c0d57f62"><div class="ttname"><a href="namespaceiGbReg.html#a8ce5b1abc556a48c48e213d9c0d57f62">iGbReg::REG_RCTL</a></div><div class="ttdeci">const uint32_t REG_RCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00057">i8254xGBe_defs.hh:57</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aba81e7f4640d1d926da71a565f44bbfb"><div class="ttname"><a href="namespaceiGbReg.html#aba81e7f4640d1d926da71a565f44bbfb">iGbReg::RXDS_DYNINT</a></div><div class="ttdeci">const uint16_t RXDS_DYNINT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00124">i8254xGBe_defs.hh:124</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ad3912371dfd0afe6467b8612bb0c040e"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ad3912371dfd0afe6467b8612bb0c040e">iGbReg::TxdOp::ixsm</a></div><div class="ttdeci">bool ixsm(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00269">i8254xGBe_defs.hh:269</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a49dc5f1335d0bf1b0b00364d4bf67402"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a49dc5f1335d0bf1b0b00364d4bf67402">iGbReg::TxdOp::ifcs</a></div><div class="ttdeci">bool ifcs(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00261">i8254xGBe_defs.hh:261</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9df1907798e29b325c0f370a147b234d"><div class="ttname"><a href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">ArmISA::t1</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; t1</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00231">miscregs_types.hh:231</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a5a2156e9070eb730007dccb4087cd21b"><div class="ttname"><a href="namespaceiGbReg.html#a5a2156e9070eb730007dccb4087cd21b">iGbReg::REG_FCRTL</a></div><div class="ttdeci">const uint32_t REG_FCRTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00064">i8254xGBe_defs.hh:64</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_ab0139b54d32cd6b8a7b413301d5b98a1"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#ab0139b54d32cd6b8a7b413301d5b98a1">iGbReg::RxDesc::vlan</a></div><div class="ttdeci">uint16_t vlan</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00199">i8254xGBe_defs.hh:199</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a62aaef6ef4937800aec6c9c474c853c2"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a62aaef6ef4937800aec6c9c474c853c2">iGbReg::Regs::rlpml</a></div><div class="ttdeci">uint32_t rlpml</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00689">i8254xGBe_defs.hh:689</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a0ef0567124435caef9bf1d59c9639d59"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a0ef0567124435caef9bf1d59c9639d59">iGbReg::RxDesc::status</a></div><div class="ttdeci">uint32_t status</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00218">i8254xGBe_defs.hh:218</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a35438d23b7ac82fc76476967fe5e3ceb"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a35438d23b7ac82fc76476967fe5e3ceb">iGbReg::Regs::rdt</a></div><div class="ttdeci">RDT rdt</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00579">i8254xGBe_defs.hh:579</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a0182840b987fe696a6728f84db149b74"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a0182840b987fe696a6728f84db149b74">iGbReg::TxdOp::txsm</a></div><div class="ttdeci">bool txsm(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00270">i8254xGBe_defs.hh:270</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_afbd1d950fb1da49cbadc9560b435f328"><div class="ttname"><a href="namespaceiGbReg.html#afbd1d950fb1da49cbadc9560b435f328">iGbReg::REG_TIDV</a></div><div class="ttdeci">const uint32_t REG_TIDV</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00082">i8254xGBe_defs.hh:82</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aed31b52d505f0183d422c86bc8e75a8e"><div class="ttname"><a href="namespaceiGbReg.html#aed31b52d505f0183d422c86bc8e75a8e">iGbReg::REG_EICR</a></div><div class="ttdeci">const uint32_t REG_EICR</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00062">i8254xGBe_defs.hh:62</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_af32750e44057418ebc519675f355c2b0"><div class="ttname"><a href="namespaceiGbReg.html#af32750e44057418ebc519675f355c2b0">iGbReg::REG_WUS</a></div><div class="ttdeci">const uint32_t REG_WUS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00098">i8254xGBe_defs.hh:98</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a0e959a47b95acd45e14d16adab0add82"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a0e959a47b95acd45e14d16adab0add82">iGbReg::TxdOp::isTypes</a></div><div class="ttdeci">bool isTypes(TxDesc *d, uint8_t t1, uint8_t t2)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00240">i8254xGBe_defs.hh:240</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a3661954032cd6b2af99d0fc5a92f4f72"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a3661954032cd6b2af99d0fc5a92f4f72">iGbReg::Regs::radv</a></div><div class="ttdeci">RADV radv</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00603">i8254xGBe_defs.hh:603</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a7a4d449093fb245f4baa309f522c3977"><div class="ttname"><a href="namespaceiGbReg.html#a7a4d449093fb245f4baa309f522c3977">iGbReg::RXDS_IXSM</a></div><div class="ttdeci">const uint16_t RXDS_IXSM</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00132">i8254xGBe_defs.hh:132</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a0197647da88d911bd7af6f9c02c404c6"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a0197647da88d911bd7af6f9c02c404c6">iGbReg::IT_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00173">i8254xGBe_defs.hh:173</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_afec83eb539e0bde98d7bff62c4f9bbbf"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#afec83eb539e0bde98d7bff62c4f9bbbf">iGbReg::RxDesc::pkt_len</a></div><div class="ttdeci">uint16_t pkt_len</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00220">i8254xGBe_defs.hh:220</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a152e41950c6f4f93d9211f12d6eb7896"><div class="ttname"><a href="namespaceiGbReg.html#a152e41950c6f4f93d9211f12d6eb7896">iGbReg::REG_ITR</a></div><div class="ttdeci">const uint32_t REG_ITR</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00052">i8254xGBe_defs.hh:52</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a6e432ce88ea69b4f64ce2ea35e41c8d1"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a6e432ce88ea69b4f64ce2ea35e41c8d1">iGbReg::IT_ACK</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00187">i8254xGBe_defs.hh:187</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a8c77745e6c94a1276a2db07520b64cf8"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a8c77745e6c94a1276a2db07520b64cf8">iGbReg::RxDesc::csum</a></div><div class="ttdeci">uint16_t csum</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00196">i8254xGBe_defs.hh:196</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a755f005c677141d235f20ee527ad98c1"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a755f005c677141d235f20ee527ad98c1">iGbReg::RxDesc::pkt</a></div><div class="ttdeci">Addr pkt</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00202">i8254xGBe_defs.hh:202</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_ae112630007f637e8a10d689308c7045a"><div class="ttname"><a href="structiGbReg_1_1Regs.html#ae112630007f637e8a10d689308c7045a">iGbReg::Regs::iam</a></div><div class="ttdeci">uint32_t iam</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00463">i8254xGBe_defs.hh:463</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_ac439ede05132561919e5ef77cd019dfb"><div class="ttname"><a href="structiGbReg_1_1Regs.html#ac439ede05132561919e5ef77cd019dfb">iGbReg::Regs::fwsm</a></div><div class="ttdeci">FWSM fwsm</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00760">i8254xGBe_defs.hh:760</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1CTRL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1CTRL.html">iGbReg::Regs::CTRL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00318">i8254xGBe_defs.hh:318</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a0b5b307894b3a5cf08eab672bbb5e0f5"><div class="ttname"><a href="namespaceiGbReg.html#a0b5b307894b3a5cf08eab672bbb5e0f5">iGbReg::RXDEE_CE</a></div><div class="ttdeci">const uint16_t RXDEE_CE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00146">i8254xGBe_defs.hh:146</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a3388dc7b339b24f60630fbb527f02a03"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a3388dc7b339b24f60630fbb527f02a03">iGbReg::RxDesc::legacy</a></div><div class="ttdeci">struct iGbReg::RxDesc::@85::@87 legacy</div></div>
<div class="ttc" id="namespaceiGbReg_html_a5d5b779870b3ae5e58314a3fb98d2478"><div class="ttname"><a href="namespaceiGbReg.html#a5d5b779870b3ae5e58314a3fb98d2478">iGbReg::RXDP_IPV4</a></div><div class="ttdeci">const uint16_t RXDP_IPV4</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00161">i8254xGBe_defs.hh:161</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a48e87927f1617006b0965381efcf5dfd"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a48e87927f1617006b0965381efcf5dfd">iGbReg::TxdOp::getTsoLen</a></div><div class="ttdeci">int getTsoLen(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00286">i8254xGBe_defs.hh:286</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1FCTTV_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1FCTTV.html">iGbReg::Regs::FCTTV</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00500">i8254xGBe_defs.hh:500</a></div></div>
<div class="ttc" id="arch_2x86_2types_8cc_html_a07a74ebf6af7d964675be9ea64b08b69"><div class="ttname"><a href="arch_2x86_2types_8cc.html#a07a74ebf6af7d964675be9ea64b08b69">paramIn</a></div><div class="ttdeci">void paramIn(CheckpointIn &amp;cp, const string &amp;name, ExtMachInst &amp;machInst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8cc_source.html#l00071">types.cc:71</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_acd841d25645b60626e0117cd6144d94a"><div class="ttname"><a href="namespaceiGbReg.html#acd841d25645b60626e0117cd6144d94a">iGbReg::RXDS_IPCS</a></div><div class="ttdeci">const uint16_t RXDS_IPCS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00128">i8254xGBe_defs.hh:128</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_a73c1c4024bfe35eae3969f0328e0e345"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#a73c1c4024bfe35eae3969f0328e0e345">iGbReg::Regs::Reg::operator=</a></div><div class="ttdeci">const Reg&lt; T &gt; &amp; operator=(T d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00304">i8254xGBe_defs.hh:304</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_afaa85b6941a7d87af8f8f051aefe8cb4"><div class="ttname"><a href="namespaceiGbReg.html#afaa85b6941a7d87af8f8f051aefe8cb4">iGbReg::REG_FCRTH</a></div><div class="ttdeci">const uint32_t REG_FCRTH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00065">i8254xGBe_defs.hh:65</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_ac7518152ef48074ac25010bad3b3814e"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#ac7518152ef48074ac25010bad3b3814e">iGbReg::RxDesc::adv_read</a></div><div class="ttdeci">struct iGbReg::RxDesc::@85::@88 adv_read</div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_aac231385f0caac63e1b57d0bc5d01fb7"><div class="ttname"><a href="structiGbReg_1_1Regs.html#aac231385f0caac63e1b57d0bc5d01fb7">iGbReg::Regs::txdctl</a></div><div class="ttdeci">TXDCTL txdctl</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00663">i8254xGBe_defs.hh:663</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_a604598544dd8a70480d0c17f85bbf90c"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#a604598544dd8a70480d0c17f85bbf90c">iGbReg::Regs::Reg::Reg</a></div><div class="ttdeci">Reg()</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00307">i8254xGBe_defs.hh:307</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a400a9f066a9d94c6dec55fc7cfd47ace"><div class="ttname"><a href="namespaceiGbReg.html#a400a9f066a9d94c6dec55fc7cfd47ace">iGbReg::REG_MTA</a></div><div class="ttdeci">const uint32_t REG_MTA</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00091">i8254xGBe_defs.hh:91</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_af4256fd407e24d68a71ca736ddf0b91a"><div class="ttname"><a href="namespaceiGbReg.html#af4256fd407e24d68a71ca736ddf0b91a">iGbReg::PHY_AGC</a></div><div class="ttdeci">const uint8_t PHY_AGC</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00121">i8254xGBe_defs.hh:121</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_acdb0c3fbeae89aacb9c6cbfc78465191"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#acdb0c3fbeae89aacb9c6cbfc78465191">iGbReg::RxDesc::__reserved1</a></div><div class="ttdeci">uint16_t __reserved1</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00208">i8254xGBe_defs.hh:208</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a40c3c7a50412c6b5195b3c7644518402"><div class="ttname"><a href="namespaceiGbReg.html#a40c3c7a50412c6b5195b3c7644518402">iGbReg::RXDS_TCPCS</a></div><div class="ttdeci">const uint16_t RXDS_TCPCS</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00129">i8254xGBe_defs.hh:129</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a6a32280c2190735aac22ea89882a7100"><div class="ttname"><a href="namespaceiGbReg.html#a6a32280c2190735aac22ea89882a7100">iGbReg::REG_FCTTV</a></div><div class="ttdeci">const uint32_t REG_FCTTV</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00058">i8254xGBe_defs.hh:58</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ad707632e630d09963002fa37bf3ac1bc"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ad707632e630d09963002fa37bf3ac1bc">iGbReg::TxdOp::TXD_CNXT</a></div><div class="ttdeci">const uint8_t TXD_CNXT</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00232">i8254xGBe_defs.hh:232</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1TXDCTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1TXDCTL.html">iGbReg::Regs::TXDCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00650">i8254xGBe_defs.hh:650</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ad216cf278a41124896dfca3c725d6a65"><div class="ttname"><a href="namespaceiGbReg.html#ad216cf278a41124896dfca3c725d6a65">iGbReg::EEPROM_SIZE</a></div><div class="ttdeci">const uint8_t EEPROM_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00106">i8254xGBe_defs.hh:106</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a100e5b7c3352f746da09a421058b30fb"><div class="ttname"><a href="namespaceiGbReg.html#a100e5b7c3352f746da09a421058b30fb">iGbReg::RXDP_IPV6E</a></div><div class="ttdeci">const uint16_t RXDP_IPV6E</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00164">i8254xGBe_defs.hh:164</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1Reg_html_a60aff97015c1ffe979e7ca4fa2ea577b"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1Reg.html#a60aff97015c1ffe979e7ca4fa2ea577b">iGbReg::Regs::Reg::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00312">i8254xGBe_defs.hh:312</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ac608f2f7094fab3349324b7d5abd9850"><div class="ttname"><a href="namespaceiGbReg.html#ac608f2f7094fab3349324b7d5abd9850">iGbReg::RXDE_IPE</a></div><div class="ttdeci">const uint8_t RXDE_IPE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00138">i8254xGBe_defs.hh:138</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a0f0fae1ce73a7e996a74f253d8ad4c6c"><div class="ttname"><a href="namespaceiGbReg.html#a0f0fae1ce73a7e996a74f253d8ad4c6c">iGbReg::RXDP_TCP</a></div><div class="ttdeci">const uint16_t RXDP_TCP</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00165">i8254xGBe_defs.hh:165</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a288ac0bbd9833781e18db934dfa6373f"><div class="ttname"><a href="namespaceiGbReg.html#a288ac0bbd9833781e18db934dfa6373f">iGbReg::REG_TXDCA_CTL</a></div><div class="ttdeci">const uint32_t REG_TXDCA_CTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00080">i8254xGBe_defs.hh:80</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ad21e0491d29b6906d74a0739c7a2186e"><div class="ttname"><a href="namespaceiGbReg.html#ad21e0491d29b6906d74a0739c7a2186e">iGbReg::REG_RDH</a></div><div class="ttdeci">const uint32_t REG_RDH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00070">i8254xGBe_defs.hh:70</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1ITR_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1ITR.html">iGbReg::Regs::ITR</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00453">i8254xGBe_defs.hh:453</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1CTRL__EXT_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1CTRL__EXT.html">iGbReg::Regs::CTRL_EXT</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00397">i8254xGBe_defs.hh:397</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RDTR_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RDTR.html">iGbReg::Regs::RDTR</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00581">i8254xGBe_defs.hh:581</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a10a2afef7277b6b9d862b6d152002e53"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a10a2afef7277b6b9d862b6d152002e53">iGbReg::Regs::tadv</a></div><div class="ttdeci">TADV tadv</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00669">i8254xGBe_defs.hh:669</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a95c40243f7e4760653e10ce95673f381"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a95c40243f7e4760653e10ce95673f381">iGbReg::TxdOp::ip</a></div><div class="ttdeci">bool ip(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00263">i8254xGBe_defs.hh:263</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_aadd182c3e7777d26c231aecfb2148ce3"><div class="ttname"><a href="structiGbReg_1_1Regs.html#aadd182c3e7777d26c231aecfb2148ce3">iGbReg::Regs::tdh</a></div><div class="ttdeci">TDH tdh</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00628">i8254xGBe_defs.hh:628</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a91ddd90da9aff33e4624c9c80202dc50"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a91ddd90da9aff33e4624c9c80202dc50">iGbReg::RxDesc::rss_type</a></div><div class="ttdeci">uint16_t rss_type</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00206">i8254xGBe_defs.hh:206</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_af76959ba6f161c3b56a8e84661ae057f"><div class="ttname"><a href="namespaceiGbReg.html#af76959ba6f161c3b56a8e84661ae057f">iGbReg::VLAN_FILTER_TABLE_SIZE</a></div><div class="ttdeci">const uint8_t VLAN_FILTER_TABLE_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00109">i8254xGBe_defs.hh:109</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4007a753f3efe061571f1c4ce2e5114f"><div class="ttname"><a href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">X86ISA::op</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00080">types.hh:80</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_aaa686b3eb0bfec2eb0c8cc25b4e591f2"><div class="ttname"><a href="namespaceiGbReg.html#aaa686b3eb0bfec2eb0c8cc25b4e591f2">iGbReg::REG_SWSM</a></div><div class="ttdeci">const uint32_t REG_SWSM</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00100">i8254xGBe_defs.hh:100</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_ad65ec34f7f59b2b32ca47bd649ebcb2a"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#ad65ec34f7f59b2b32ca47bd649ebcb2a">iGbReg::TxdOp::getType</a></div><div class="ttdeci">uint8_t getType(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00238">i8254xGBe_defs.hh:238</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a0ca739ed67914add2e44015ee830608f"><div class="ttname"><a href="namespaceiGbReg.html#a0ca739ed67914add2e44015ee830608f">iGbReg::REG_RAL</a></div><div class="ttdeci">const uint32_t REG_RAL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00092">i8254xGBe_defs.hh:92</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_ae3461b39bb294ebae3c58c1057dd11e5"><div class="ttname"><a href="namespaceiGbReg.html#ae3461b39bb294ebae3c58c1057dd11e5">iGbReg::REG_RDTR</a></div><div class="ttdeci">const uint32_t REG_RDTR</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00072">i8254xGBe_defs.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6bb1dd177dcfe2a8a54a396f8942a098"><div class="ttname"><a href="namespaceArmISA.html#a6bb1dd177dcfe2a8a54a396f8942a098">ArmISA::fd</a></div><div class="ttdeci">Bitfield&lt; 14, 12 &gt; fd</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00160">types.hh:160</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a134580fb4dea429b7750cd2b8d54490f"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a134580fb4dea429b7750cd2b8d54490f">iGbReg::Regs::tdlen</a></div><div class="ttdeci">TDLEN tdlen</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00622">i8254xGBe_defs.hh:622</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_abd689c53c49225f29348fc9dfbbabf5f"><div class="ttname"><a href="namespaceiGbReg.html#abd689c53c49225f29348fc9dfbbabf5f">iGbReg::RXDP_UDP</a></div><div class="ttdeci">const uint16_t RXDP_UDP</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00166">i8254xGBe_defs.hh:166</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1SWSM_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1SWSM.html">iGbReg::Regs::SWSM</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00738">i8254xGBe_defs.hh:738</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a490ba3fa1c4e835472dd5a971044e4d7"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a490ba3fa1c4e835472dd5a971044e4d7">iGbReg::IT_MADC</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00181">i8254xGBe_defs.hh:181</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a4c4e3d33481391b2ba71e2f936d43c2d"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a4c4e3d33481391b2ba71e2f936d43c2d">iGbReg::IT_GPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00184">i8254xGBe_defs.hh:184</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a0e51e7a024606345d359fc17d3af7c9c"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a0e51e7a024606345d359fc17d3af7c9c">iGbReg::TxdOp::eop</a></div><div class="ttdeci">bool eop(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00262">i8254xGBe_defs.hh:262</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a016eb79d454746428d3166743cecb643"><div class="ttname"><a href="namespaceiGbReg.html#a016eb79d454746428d3166743cecb643">iGbReg::RXDEE_HBO</a></div><div class="ttdeci">const uint16_t RXDEE_HBO</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00145">i8254xGBe_defs.hh:145</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a7d54f006eaf9aaaaf0405b3c6ac3f615"><div class="ttname"><a href="namespaceiGbReg.html#a7d54f006eaf9aaaaf0405b3c6ac3f615">iGbReg::REG_IAM</a></div><div class="ttdeci">const uint32_t REG_IAM</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00056">i8254xGBe_defs.hh:56</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1RXDCTL_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1RXDCTL.html">iGbReg::Regs::RXDCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00588">i8254xGBe_defs.hh:588</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_aa85a4a0f6d2e9a3c89926ca05e64bbfb"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#aa85a4a0f6d2e9a3c89926ca05e64bbfb">iGbReg::TxdOp::TXD_ADVDATA</a></div><div class="ttdeci">const uint8_t TXD_ADVDATA</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00235">i8254xGBe_defs.hh:235</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a9665cd6fe096553b46e4be1303ef2a58"><div class="ttname"><a href="namespaceiGbReg.html#a9665cd6fe096553b46e4be1303ef2a58">iGbReg::REG_TXDCTL</a></div><div class="ttdeci">const uint32_t REG_TXDCTL</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00083">i8254xGBe_defs.hh:83</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a430ae631041ec0016452d137fef7f758"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">iGbReg::TxdOp::ic</a></div><div class="ttdeci">bool ic(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00252">i8254xGBe_defs.hh:252</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a243eb9f3bdaeb3863018405b1f52ab97"><div class="ttname"><a href="namespaceiGbReg.html#a243eb9f3bdaeb3863018405b1f52ab97">iGbReg::RXDEE_OSE</a></div><div class="ttdeci">const uint16_t RXDEE_OSE</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00149">i8254xGBe_defs.hh:149</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a81448192c44c2e6d07bdf88aecdb7afe"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a81448192c44c2e6d07bdf88aecdb7afe">iGbReg::TxdOp::getCss</a></div><div class="ttdeci">uint8_t getCss(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00267">i8254xGBe_defs.hh:267</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a788e0ad1d23df35e7982b5038578410c"><div class="ttname"><a href="namespaceiGbReg.html#a788e0ad1d23df35e7982b5038578410c">iGbReg::PHY_EPID</a></div><div class="ttdeci">const uint8_t PHY_EPID</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00118">i8254xGBe_defs.hh:118</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a57b66c0e89101d155d5ce12a43276558a7e91b12039189c5298e9542789603c2f"><div class="ttname"><a href="namespaceiGbReg.html#a57b66c0e89101d155d5ce12a43276558a7e91b12039189c5298e9542789603c2f">iGbReg::IT_GPI0</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00183">i8254xGBe_defs.hh:183</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_a79a37df6d5139ca9bd45f3485b2057a9"><div class="ttname"><a href="namespaceiGbReg.html#a79a37df6d5139ca9bd45f3485b2057a9">iGbReg::REG_PBA</a></div><div class="ttdeci">const uint32_t REG_PBA</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00050">i8254xGBe_defs.hh:50</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_af77899f32a3acd556625809ab7f7d072"><div class="ttname"><a href="namespaceiGbReg.html#af77899f32a3acd556625809ab7f7d072">iGbReg::RXDT_ADV_ONEBUF</a></div><div class="ttdeci">const uint8_t RXDT_ADV_ONEBUF</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00157">i8254xGBe_defs.hh:157</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1FCRTH_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1FCRTH.html">iGbReg::Regs::FCRTH</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00537">i8254xGBe_defs.hh:537</a></div></div>
<div class="ttc" id="namespaceiGbReg_html_afaa633db060c728068b74099ab9c1810"><div class="ttname"><a href="namespaceiGbReg.html#afaa633db060c728068b74099ab9c1810">iGbReg::REG_TDWBAH</a></div><div class="ttdeci">const uint32_t REG_TDWBAH</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00086">i8254xGBe_defs.hh:86</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_afdc1f7e3fdd98e21c1d3e3f5a6a06ad4"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#afdc1f7e3fdd98e21c1d3e3f5a6a06ad4">iGbReg::TxdOp::ide</a></div><div class="ttdeci">bool ide(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00249">i8254xGBe_defs.hh:249</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_1_1PBA_html"><div class="ttname"><a href="structiGbReg_1_1Regs_1_1PBA.html">iGbReg::Regs::PBA</a></div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00522">i8254xGBe_defs.hh:522</a></div></div>
<div class="ttc" id="structiGbReg_1_1Regs_html_a3e54c008be182f6b30085778230f1085"><div class="ttname"><a href="structiGbReg_1_1Regs.html#a3e54c008be182f6b30085778230f1085">iGbReg::Regs::rdtr</a></div><div class="ttdeci">RDTR rdtr</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00586">i8254xGBe_defs.hh:586</a></div></div>
<div class="ttc" id="structiGbReg_1_1RxDesc_html_a0a5a300b6cbaa4b28371f63933941cca"><div class="ttname"><a href="structiGbReg_1_1RxDesc.html#a0a5a300b6cbaa4b28371f63933941cca">iGbReg::RxDesc::rss_hash</a></div><div class="ttdeci">uint32_t rss_hash</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00216">i8254xGBe_defs.hh:216</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:08 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
