Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/luigi/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto d62460a90c2b444786ff7c7c9f28ae58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" Line 80. Module PIC16F873 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" Line 21. Module T74LS373 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" Line 48. Module addr_cat doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" Line 3. Module m62256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" Line 3. Module m62256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" Line 62. Module splitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PIC16F873
Compiling module xil_defaultlib.design_1_PIC16F873_0_0
Compiling module xil_defaultlib.T74LS373
Compiling module xil_defaultlib.design_1_T74LS373_0_0
Compiling module xil_defaultlib.addr_cat
Compiling module xil_defaultlib.design_1_addr_cat_0_0
Compiling module xil_defaultlib.m62256
Compiling module xil_defaultlib.design_1_m62256_0_0
Compiling module xil_defaultlib.design_1_m62256_1_0
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
