[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2542386 heartbeat IPC: 3.933 cumulative IPC: 3.933 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051095 heartbeat IPC: 3.986 cumulative IPC: 3.96 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 7559178 heartbeat IPC: 3.987 cumulative IPC: 3.969 (Simulation time: 00 hr 14 min 45 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 10066845 heartbeat IPC: 3.988 cumulative IPC: 3.973 (Simulation time: 00 hr 19 min 11 sec)
Warmup finished CPU 0 instructions: 50000003 cycles: 12577040 cumulative IPC: 3.975 (Simulation time: 00 hr 22 min 56 sec)
Warmup complete CPU 0 instructions: 50000003 cycles: 12577040 cumulative IPC: 3.975 (Simulation time: 00 hr 22 min 56 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 12577041 heartbeat IPC: 3.984 cumulative IPC: 4 (Simulation time: 00 hr 22 min 56 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 16135592 heartbeat IPC: 2.81 cumulative IPC: 2.81 (Simulation time: 00 hr 27 min 20 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 19660004 heartbeat IPC: 2.837 cumulative IPC: 2.824 (Simulation time: 00 hr 31 min 37 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 23150012 heartbeat IPC: 2.865 cumulative IPC: 2.837 (Simulation time: 00 hr 36 min 01 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 26647232 heartbeat IPC: 2.859 cumulative IPC: 2.843 (Simulation time: 00 hr 40 min 44 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 30144577 heartbeat IPC: 2.859 cumulative IPC: 2.846 (Simulation time: 00 hr 45 min 41 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 33640255 heartbeat IPC: 2.861 cumulative IPC: 2.849 (Simulation time: 00 hr 50 min 14 sec)
Heartbeat CPU 0 instructions: 120000017 cycles: 37142192 heartbeat IPC: 2.856 cumulative IPC: 2.85 (Simulation time: 00 hr 54 min 31 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 40630507 heartbeat IPC: 2.867 cumulative IPC: 2.852 (Simulation time: 00 hr 58 min 39 sec)
Heartbeat CPU 0 instructions: 140000022 cycles: 44133029 heartbeat IPC: 2.855 cumulative IPC: 2.852 (Simulation time: 01 hr 03 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 35062489 cumulative IPC: 2.852 (Simulation time: 01 hr 07 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 35062489 cumulative IPC: 2.852 (Simulation time: 01 hr 07 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.852 instructions: 100000000 cycles: 35062489
CPU 0 Branch Prediction Accuracy: 88.27% MPKI: 4.929 Average ROB Occupancy at Mispredict: 79.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.878
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00198
BRANCH_RETURN: 0.04868

cpu0->cpu0_STLB TOTAL        ACCESS:      26917 HIT:      26652 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      26917 HIT:      26652 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 723.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      91660 HIT:      27160 MISS:      64500 MSHR_MERGE:       5858
cpu0->cpu0_L2C LOAD         ACCESS:      34570 HIT:      12629 MISS:      21941 MSHR_MERGE:       1008
cpu0->cpu0_L2C RFO          ACCESS:       1008 HIT:        120 MISS:        888 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      54597 HIT:      13931 MISS:      40666 MSHR_MERGE:       4850
cpu0->cpu0_L2C WRITE        ACCESS:       1014 HIT:        470 MISS:        544 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        471 HIT:         10 MISS:        461 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      54599 ISSUED:      54597 USEFUL:       4845 USELESS:        174
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 63.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8606190 HIT:    8606149 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I LOAD         ACCESS:    8606190 HIT:    8606149 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 153 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20308937 HIT:   20215186 MISS:      93751 MSHR_MERGE:      57732
cpu0->cpu0_L1D LOAD         ACCESS:   13923935 HIT:   13832042 MISS:      91893 MSHR_MERGE:      57353
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6384471 HIT:    6383093 MISS:       1378 MSHR_MERGE:        370
cpu0->cpu0_L1D TRANSLATION  ACCESS:        531 HIT:         51 MISS:        480 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 50.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7804302 HIT:    7804301 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7804302 HIT:    7804301 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 749 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19235781 HIT:   19185154 MISS:      50627 MSHR_MERGE:      23711
cpu0->cpu0_DTLB LOAD         ACCESS:   19235781 HIT:   19185154 MISS:      50627 MSHR_MERGE:      23711
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.1 cycles
cpu0->LLC TOTAL        ACCESS:      58845 HIT:      40320 MISS:      18525 MSHR_MERGE:       4456
cpu0->LLC LOAD         ACCESS:      20933 HIT:      15296 MISS:       5637 MSHR_MERGE:       1727
cpu0->LLC RFO          ACCESS:        888 HIT:          9 MISS:        879 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      35816 HIT:      24226 MISS:      11590 MSHR_MERGE:       2729
cpu0->LLC WRITE        ACCESS:        747 HIT:        745 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        461 HIT:         44 MISS:        417 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 155.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         48
  ROW_BUFFER_MISS:      14019
  AVG DBUS CONGESTED CYCLE: 3.249
Channel 0 WQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:         51
  FULL:          0
Channel 0 REFRESHES ISSUED:       2921
