# Microsemi Physical design constraints file

# Version: PolarFire v2.2 12.200.30.10

# Design Name: TOP 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Sep 05 15:22:46 2018 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL -fixed true -x 1967 -y 0
set_location -inst_name MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0 -fixed true -x 2388 -y 0
set_location -inst_name MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL -fixed true -x 1823 -y 0
set_location -inst_name MEMORY_0/DDR3_0/DLL_0/dll_inst_0 -fixed true -x 2463 -y 5
set_location -inst_name MEMORY_0/DDR3_0/CCC_0/pll_inst_0 -fixed true -x 2461 -y 5
set_location -inst_name MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1956 -y 0
set_location -inst_name MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1812 -y 0
