<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 139 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>
defines: 
time_elapsed: 0.860s
ram usage: 38368 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpi5gzqjoj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:1</a>: No timescale set for &#34;ebus_i&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:9</a>: No timescale set for &#34;Top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:13</a>: No timescale set for &#34;sub&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:9</a>: Compile module &#34;work@Top&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:1</a>: Compile interface &#34;work@ebus_i&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:13</a>: Compile module &#34;work@sub&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:13</a>: Port &#34;i&#34; definition missing its direction (input, output, inout).

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:9</a>: Top level module &#34;work@Top&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:15</a>: Undefined type &#34;yes_no&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>: Unsupported expression &#34;&lt;n&lt;mp&gt; u&lt;83&gt; t&lt;StringConst&gt; p&lt;86&gt; s&lt;85&gt; l&lt;11&gt;&gt; sub s1 (ebus.mp);
&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpi5gzqjoj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_Top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpi5gzqjoj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpi5gzqjoj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@Top)
 |vpiName:work@Top
 |uhdmallPackages:
 \_package: builtin, parent:work@Top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@ebus_i, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:1, parent:work@Top
   |vpiDefName:work@ebus_i
   |vpiFullName:work@ebus_i
   |vpiModport:
   \_modport: (mp)
     |vpiName:mp
     |vpiIODecl:
     \_io_decl: (Q)
       |vpiName:Q
       |vpiDirection:1
   |vpiNet:
   \_logic_net: (I), line:2
     |vpiName:I
     |vpiFullName:work@ebus_i.I
   |vpiNet:
   \_logic_net: (Q), line:5
     |vpiName:Q
     |vpiFullName:work@ebus_i.Q
   |vpiTypedef:
   \_enum_typespec: (choice), line:4
     |vpiName:choice
     |vpiEnumConst:
     \_enum_const: (N), line:4
       |vpiName:N
       |INT:1
     |vpiEnumConst:
     \_enum_const: (Y), line:4
       |vpiName:Y
       |INT:0
 |uhdmallModules:
 \_module: work@Top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:9, parent:work@Top
   |vpiDefName:work@Top
   |vpiFullName:work@Top
 |uhdmallModules:
 \_module: work@sub, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:13, parent:work@Top
   |vpiDefName:work@sub
   |vpiFullName:work@sub
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:18
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (Top.ebus.Q), line:18
         |vpiName:Top.ebus.Q
         |vpiFullName:work@sub.Top.ebus.Q
       |vpiRhs:
       \_ref_obj: (i.True), line:18
         |vpiName:i.True
         |vpiFullName:work@sub.i.True
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:20
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (Top.ebus.I), line:20
         |vpiName:Top.ebus.I
         |vpiFullName:work@sub.Top.ebus.I
       |vpiRhs:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiPort:
   \_port: (i), line:13
     |vpiName:i
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i), line:13
         |vpiName:i
         |vpiFullName:work@sub.i
   |vpiContAssign:
   \_cont_assign: , line:16
     |vpiRhs:
     \_ref_obj: (i.Q), line:16
       |vpiName:i.Q
       |vpiFullName:work@sub.i.Q
     |vpiLhs:
     \_ref_obj: (P), line:16
       |vpiName:P
       |vpiFullName:work@sub.P
   |vpiNet:
   \_logic_net: (i), line:13
   |vpiNet:
   \_logic_net: (P), line:15
     |vpiName:P
     |vpiFullName:work@sub.P
 |uhdmtopModules:
 \_module: work@Top (work@Top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:9
   |vpiDefName:work@Top
   |vpiName:work@Top
   |vpiInterface:
   \_interface: work@ebus_i (ebus), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:10, parent:work@Top
     |vpiDefName:work@ebus_i
     |vpiName:ebus
     |vpiFullName:work@Top.ebus
     |vpiModport:
     \_modport: (mp), parent:ebus
       |vpiName:mp
       |vpiIODecl:
       \_io_decl: (Q), parent:mp
         |vpiName:Q
         |vpiDirection:1
       |vpiInterface:
       \_interface: work@ebus_i (ebus), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:10, parent:work@Top
     |vpiNet:
     \_logic_net: (I), line:2, parent:ebus
       |vpiName:I
       |vpiFullName:work@Top.ebus.I
     |vpiInstance:
     \_module: work@Top (work@Top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:9
     |vpiVariables:
     \_enum_var: (Q), line:5, parent:ebus
       |vpiName:Q
       |vpiFullName:work@Top.ebus.Q
       |vpiTypespec:
       \_enum_typespec: (choice), line:4
   |vpiModule:
   \_module: work@sub (s1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:11, parent:work@Top
     |vpiDefName:work@sub
     |vpiName:s1
     |vpiFullName:work@Top.s1
     |vpiPort:
     \_port: (i), line:13, parent:s1
       |vpiName:i
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:11
         |STRING:sub s1 (ebus.mp);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (i), line:13, parent:s1
           |vpiName:i
           |vpiFullName:work@Top.s1.i
     |vpiNet:
     \_logic_net: (i), line:13, parent:s1
     |vpiNet:
     \_logic_net: (P), line:15, parent:s1
       |vpiName:P
       |vpiFullName:work@Top.s1.P
     |vpiInstance:
     \_module: work@Top (work@Top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv</a>, line:9
Object: \work_Top of type 3000
Object: \work_ebus_i of type 601
Object: \I of type 36
Object: \Q of type 36
Object: \mp of type 606
Object: \Q of type 28
Object: \work_Top of type 32
Object: \ebus of type 601
Object: \s1 of type 32
Object: \i of type 44
Object: \i of type 36
Object: \P of type 36
Object: \work_Top of type 32
Object: \work_sub of type 32
Object: \i of type 44
Object:  of type 8
Object: \P of type 608
Object: \i.Q of type 608
Object:  of type 24
Object:  of type 3
Object: \Top.ebus.Q of type 608
Object: \i.True of type 608
Object:  of type 24
Object:  of type 3
Object: \Top.ebus.I of type 608
Object:  of type 7
Object: \i of type 36
Object: \P of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ebus_i&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cadc10] str=&#39;\work_ebus_i&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:2</a>.0-2.0&gt; [0x2cade20] str=&#39;\I&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:5</a>.0-5.0&gt; [0x2caeca0] str=&#39;\Q&#39;
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caeee0] str=&#39;\mp&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf0d0] str=&#39;\Q&#39; input
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cadc10] str=&#39;\work_ebus_i&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:2</a>.0-2.0&gt; [0x2cade20] str=&#39;\I&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:5</a>.0-5.0&gt; [0x2caeca0] str=&#39;\Q&#39; basic_prep range=[0:0]
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caeee0] str=&#39;\mp&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf0d0] str=&#39;\Q&#39; input basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_Top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf460] str=&#39;\work_Top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:10</a>.0-10.0&gt; [0x2caf580] str=&#39;\ebus&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf700] str=&#39;\work_ebus_i&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>.0-11.0&gt; [0x2caf8c0] str=&#39;\s1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cafe10] str=&#39;\work_sub&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>.0-11.0&gt; [0x2caff70] str=&#39;\i&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>.0-11.0&gt; [0x2cb0090]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf460] str=&#39;\work_Top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:10</a>.0-10.0&gt; [0x2caf580] str=&#39;\ebus&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf700] str=&#39;\work_ebus_i&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>.0-11.0&gt; [0x2caf8c0] str=&#39;\s1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cafe10] str=&#39;\work_sub&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>.0-11.0&gt; [0x2caff70] str=&#39;\i&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>.0-11.0&gt; [0x2cb0090 -&gt; 0x2cc5210] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:0</a>.0-0.0&gt; [0x2cc5210] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:11</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sub&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf9e0] str=&#39;\work_sub&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:13</a>.0-13.0&gt; [0x2cafb00] str=&#39;\i&#39; port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:15</a>.0-15.0&gt; [0x2cb02b0] str=&#39;\P&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>.0-16.0&gt; [0x2cb06f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>.0-16.0&gt; [0x2cb08d0] str=&#39;\P&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>.0-16.0&gt; [0x2cb0a50] str=&#39;\i.Q&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cb0bf0]
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0&gt; [0x2cb0d10]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0&gt; [0x2cb0ef0] str=&#39;\Top.ebus.Q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0&gt; [0x2cb1130] str=&#39;\i.True&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc2360]
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0&gt; [0x2cc2480]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0&gt; [0x2cc25a0] str=&#39;\Top.ebus.I&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0&gt; [0x2cc27e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: wire &#39;\Top.ebus.Q&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0.
Warning: wire &#39;\Top.ebus.I&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2caf9e0] str=&#39;\work_sub&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:13</a>.0-13.0&gt; [0x2cafb00] str=&#39;\i&#39; basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:15</a>.0-15.0&gt; [0x2cb02b0] str=&#39;\P&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>.0-16.0&gt; [0x2cb06f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>.0-16.0&gt; [0x2cb08d0 -&gt; 0x2cb02b0] str=&#39;\P&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>.0-16.0&gt; [0x2cb0a50 -&gt; 0x2cc8f60] str=&#39;\i.Q&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cb0bf0] basic_prep
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0&gt; [0x2cb0d10] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0&gt; [0x2cb0ef0 -&gt; 0x2cc8860] str=&#39;\Top.ebus.Q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:18</a>.0-18.0&gt; [0x2cb1130 -&gt; 0x2cc8650] str=&#39;\i.True&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc2360] basic_prep
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0&gt; [0x2cc2480] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0&gt; [0x2cc25a0 -&gt; 0x2cc91d0] str=&#39;\Top.ebus.I&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:20</a>.0-20.0&gt; [0x2cc27e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:0</a>.0-0.0&gt; [0x2cc8f60] str=&#39;\i.Q&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:0</a>.0-0.0&gt; [0x2cc8860] str=&#39;\Top.ebus.Q&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:0</a>.0-0.0&gt; [0x2cc8650] str=&#39;\i.True&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:0</a>.0-0.0&gt; [0x2cc91d0] str=&#39;\Top.ebus.I&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p774.sv:16</a>: Warning: Identifier `\i.Q&#39; is implicitly declared.
Segmentation fault

</pre>
</body>