<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>A[7:0](7)</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>A[7]</Dynamic>
            <Navigation>A[7]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Memoria_Datos\MemoriaDatos.vhd&quot;:9:2:9:2|Input port bit 7 of a(7 downto 0) is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Memoria_Datos\MemoriaDatos.vhd</Navigation>
            <Navigation>9</Navigation>
            <Navigation>2</Navigation>
            <Navigation>9</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Input port bit 7 of a(7 downto 0) is unused </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\memoria_datos\memoriadatos.vhd&quot;:17:8:17:10|Found inferred clock MemoriaDatos|WD which controls 8 sequential elements including ram[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\memoria_datos\memoriadatos.vhd</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8</Navigation>
            <Navigation>17</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Found inferred clock MemoriaDatos|WD which controls 8 sequential elements including ram[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock MemoriaDatos|WD with period 10.00ns. Please declare a user-defined clock on port WD.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock MemoriaDatos|WD with period 10.00ns. Please declare a user-defined clock on port WD.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>