// Seed: 4114733106
program module_0 ();
  assign id_1[1] = id_1;
  assign module_1.id_2 = 0;
  wire id_2 = id_2;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1[1+:1] = id_3;
  wire id_4;
  initial begin : LABEL_0
    id_2 <= id_1[1] * 1;
  end
  id_5(
      .id_0(id_1[1]), .id_1(), .id_2(id_4), .id_3(1), .id_4(id_3), .id_5(1'b0)
  );
  supply0 id_6 = 1;
  module_0 modCall_1 ();
endmodule
