{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423446013037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423446013037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 08 20:40:12 2015 " "Processing started: Sun Feb 08 20:40:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423446013037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423446013037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_on_chip -c router_on_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423446013037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423446013464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_on_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file router_on_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_on_chip-rtl " "Found design unit 1: router_on_chip-rtl" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014353 ""} { "Info" "ISGN_ENTITY_NAME" "1 router_on_chip " "Found entity 1: router_on_chip" {  } { { "router_on_chip.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_on_chip.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file destination_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 destination_decoder-rtl " "Found design unit 1: destination_decoder-rtl" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014369 ""} { "Info" "ISGN_ENTITY_NAME" "1 destination_decoder " "Found entity 1: destination_decoder" {  } { { "destination_decoder.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/destination_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file router_parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router_parameters " "Found design unit 1: router_parameters" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STD_FIFO-Behavioral " "Found design unit 1: STD_FIFO-Behavioral" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014376 ""} { "Info" "ISGN_ENTITY_NAME" "1 STD_FIFO " "Found entity 1: STD_FIFO" {  } { { "STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/STD_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_std_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_std_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_STD_FIFO-behavior " "Found design unit 1: TB_STD_FIFO-behavior" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014379 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_STD_FIFO " "Found entity 1: TB_STD_FIFO" {  } { { "TB_STD_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/TB_STD_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FIFO-rtl " "Found design unit 1: out_FIFO-rtl" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014387 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FIFO " "Found entity 1: out_FIFO" {  } { { "out_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/out_FIFO.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014391 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO-rtl " "Found design unit 1: in_FIFO-rtl" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014395 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO " "Found entity 1: in_FIFO" {  } { { "in_FIFO.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fifo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FIFO_FSM-rtl " "Found design unit 1: in_FIFO_FSM-rtl" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014405 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FIFO_FSM " "Found entity 1: in_FIFO_FSM" {  } { { "in_FIFO_FSM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/in_FIFO_FSM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423446014405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423446014405 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "packet_size router_parameters.vhd(42) " "VHDL error at router_parameters.vhd(42): object \"packet_size\" is used but not declared" {  } { { "router_parameters.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_2/router_parameters.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1423446014407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423446014665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 08 20:40:14 2015 " "Processing ended: Sun Feb 08 20:40:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423446014665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423446014665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423446014665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423446014665 ""}
