;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit simSoc : 
  module cpath : 
    input clock : Clock
    input reset : Reset
    output io : {flip dat : {dec_inst : UInt<64>, dec_br_eq : UInt<1>, dec_br_lt : UInt<1>, dec_br_ltu : UInt<1>}, ctl : {dec_pc_sel : UInt<2>, br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<5>, wb_sel : UInt<3>, rf_wen : UInt<1>, mem_ren : UInt<1>, mem_wen : UInt<1>, mem_mask : UInt<8>, mem_ext : UInt<3>}}
    
    io.ctl.mem_ext is invalid @[cpath.scala 32:6]
    io.ctl.mem_mask is invalid @[cpath.scala 32:6]
    io.ctl.mem_wen is invalid @[cpath.scala 32:6]
    io.ctl.mem_ren is invalid @[cpath.scala 32:6]
    io.ctl.rf_wen is invalid @[cpath.scala 32:6]
    io.ctl.wb_sel is invalid @[cpath.scala 32:6]
    io.ctl.alu_fun is invalid @[cpath.scala 32:6]
    io.ctl.op2_sel is invalid @[cpath.scala 32:6]
    io.ctl.op1_sel is invalid @[cpath.scala 32:6]
    io.ctl.br_type is invalid @[cpath.scala 32:6]
    io.ctl.dec_pc_sel is invalid @[cpath.scala 32:6]
    io.dat.dec_br_ltu is invalid @[cpath.scala 32:6]
    io.dat.dec_br_lt is invalid @[cpath.scala 32:6]
    io.dat.dec_br_eq is invalid @[cpath.scala 32:6]
    io.dat.dec_inst is invalid @[cpath.scala 32:6]
    node _T = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<2>("h03"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<13>("h01003"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<14>("h02003"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<15>("h04003"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h05003"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>("h06003"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<6>("h023"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<13>("h01023"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<14>("h02023"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<6>("h037"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<5>("h017"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<7>("h06f"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<7>("h067"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<7>("h063"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<13>("h01063"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<15>("h04063"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<15>("h05063"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<15>("h06063"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<15>("h07063"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<5>("h013"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<14>("h03013"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<15>("h04013"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<15>("h07013"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<6>("h033"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<31>("h040000033"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<14>("h02033"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<14>("h03033"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>("h06033"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h07033"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<14>("h03003"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<14>("h03023"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<13>("h01013"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<15>("h05013"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<31>("h040005013"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<5>("h01b"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<13>("h0101b"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_73 = eq(UInt<15>("h0501b"), _T_72) @[Lookup.scala 31:38]
    node _T_74 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_75 = eq(UInt<31>("h04000501b"), _T_74) @[Lookup.scala 31:38]
    node _T_76 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_77 = eq(UInt<6>("h03b"), _T_76) @[Lookup.scala 31:38]
    node _T_78 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_79 = eq(UInt<31>("h04000003b"), _T_78) @[Lookup.scala 31:38]
    node _T_80 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_81 = eq(UInt<13>("h0103b"), _T_80) @[Lookup.scala 31:38]
    node _T_82 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_83 = eq(UInt<15>("h0503b"), _T_82) @[Lookup.scala 31:38]
    node _T_84 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_85 = eq(UInt<31>("h04000503b"), _T_84) @[Lookup.scala 31:38]
    node _T_86 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_87 = eq(UInt<26>("h02000033"), _T_86) @[Lookup.scala 31:38]
    node _T_88 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_89 = eq(UInt<26>("h02001033"), _T_88) @[Lookup.scala 31:38]
    node _T_90 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_91 = eq(UInt<26>("h02002033"), _T_90) @[Lookup.scala 31:38]
    node _T_92 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_93 = eq(UInt<26>("h02003033"), _T_92) @[Lookup.scala 31:38]
    node _T_94 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_95 = eq(UInt<26>("h02004033"), _T_94) @[Lookup.scala 31:38]
    node _T_96 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_97 = eq(UInt<26>("h02005033"), _T_96) @[Lookup.scala 31:38]
    node _T_98 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_99 = eq(UInt<26>("h02006033"), _T_98) @[Lookup.scala 31:38]
    node _T_100 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_101 = eq(UInt<26>("h02007033"), _T_100) @[Lookup.scala 31:38]
    node _T_102 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_103 = eq(UInt<26>("h0200003b"), _T_102) @[Lookup.scala 31:38]
    node _T_104 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_105 = eq(UInt<26>("h0200403b"), _T_104) @[Lookup.scala 31:38]
    node _T_106 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_107 = eq(UInt<26>("h0200503b"), _T_106) @[Lookup.scala 31:38]
    node _T_108 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_109 = eq(UInt<26>("h0200603b"), _T_108) @[Lookup.scala 31:38]
    node _T_110 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_111 = eq(UInt<26>("h0200703b"), _T_110) @[Lookup.scala 31:38]
    node _T_112 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_113 = eq(UInt<19>("h05006b"), _T_112) @[Lookup.scala 31:38]
    node _T_114 = mux(_T_113, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_115 = mux(_T_111, UInt<1>("h01"), _T_114) @[Lookup.scala 33:37]
    node _T_116 = mux(_T_109, UInt<1>("h01"), _T_115) @[Lookup.scala 33:37]
    node _T_117 = mux(_T_107, UInt<1>("h01"), _T_116) @[Lookup.scala 33:37]
    node _T_118 = mux(_T_105, UInt<1>("h01"), _T_117) @[Lookup.scala 33:37]
    node _T_119 = mux(_T_103, UInt<1>("h01"), _T_118) @[Lookup.scala 33:37]
    node _T_120 = mux(_T_101, UInt<1>("h01"), _T_119) @[Lookup.scala 33:37]
    node _T_121 = mux(_T_99, UInt<1>("h01"), _T_120) @[Lookup.scala 33:37]
    node _T_122 = mux(_T_97, UInt<1>("h01"), _T_121) @[Lookup.scala 33:37]
    node _T_123 = mux(_T_95, UInt<1>("h01"), _T_122) @[Lookup.scala 33:37]
    node _T_124 = mux(_T_93, UInt<1>("h01"), _T_123) @[Lookup.scala 33:37]
    node _T_125 = mux(_T_91, UInt<1>("h01"), _T_124) @[Lookup.scala 33:37]
    node _T_126 = mux(_T_89, UInt<1>("h01"), _T_125) @[Lookup.scala 33:37]
    node _T_127 = mux(_T_87, UInt<1>("h01"), _T_126) @[Lookup.scala 33:37]
    node _T_128 = mux(_T_85, UInt<1>("h01"), _T_127) @[Lookup.scala 33:37]
    node _T_129 = mux(_T_83, UInt<1>("h01"), _T_128) @[Lookup.scala 33:37]
    node _T_130 = mux(_T_81, UInt<1>("h01"), _T_129) @[Lookup.scala 33:37]
    node _T_131 = mux(_T_79, UInt<1>("h01"), _T_130) @[Lookup.scala 33:37]
    node _T_132 = mux(_T_77, UInt<1>("h01"), _T_131) @[Lookup.scala 33:37]
    node _T_133 = mux(_T_75, UInt<1>("h01"), _T_132) @[Lookup.scala 33:37]
    node _T_134 = mux(_T_73, UInt<1>("h01"), _T_133) @[Lookup.scala 33:37]
    node _T_135 = mux(_T_71, UInt<1>("h01"), _T_134) @[Lookup.scala 33:37]
    node _T_136 = mux(_T_69, UInt<1>("h01"), _T_135) @[Lookup.scala 33:37]
    node _T_137 = mux(_T_67, UInt<1>("h01"), _T_136) @[Lookup.scala 33:37]
    node _T_138 = mux(_T_65, UInt<1>("h01"), _T_137) @[Lookup.scala 33:37]
    node _T_139 = mux(_T_63, UInt<1>("h01"), _T_138) @[Lookup.scala 33:37]
    node _T_140 = mux(_T_61, UInt<1>("h01"), _T_139) @[Lookup.scala 33:37]
    node _T_141 = mux(_T_59, UInt<1>("h01"), _T_140) @[Lookup.scala 33:37]
    node _T_142 = mux(_T_57, UInt<1>("h01"), _T_141) @[Lookup.scala 33:37]
    node _T_143 = mux(_T_55, UInt<1>("h01"), _T_142) @[Lookup.scala 33:37]
    node _T_144 = mux(_T_53, UInt<1>("h01"), _T_143) @[Lookup.scala 33:37]
    node _T_145 = mux(_T_51, UInt<1>("h01"), _T_144) @[Lookup.scala 33:37]
    node _T_146 = mux(_T_49, UInt<1>("h01"), _T_145) @[Lookup.scala 33:37]
    node _T_147 = mux(_T_47, UInt<1>("h01"), _T_146) @[Lookup.scala 33:37]
    node _T_148 = mux(_T_45, UInt<1>("h01"), _T_147) @[Lookup.scala 33:37]
    node _T_149 = mux(_T_43, UInt<1>("h01"), _T_148) @[Lookup.scala 33:37]
    node _T_150 = mux(_T_41, UInt<1>("h01"), _T_149) @[Lookup.scala 33:37]
    node _T_151 = mux(_T_39, UInt<1>("h01"), _T_150) @[Lookup.scala 33:37]
    node _T_152 = mux(_T_37, UInt<1>("h01"), _T_151) @[Lookup.scala 33:37]
    node _T_153 = mux(_T_35, UInt<1>("h01"), _T_152) @[Lookup.scala 33:37]
    node _T_154 = mux(_T_33, UInt<1>("h01"), _T_153) @[Lookup.scala 33:37]
    node _T_155 = mux(_T_31, UInt<1>("h01"), _T_154) @[Lookup.scala 33:37]
    node _T_156 = mux(_T_29, UInt<1>("h01"), _T_155) @[Lookup.scala 33:37]
    node _T_157 = mux(_T_27, UInt<1>("h01"), _T_156) @[Lookup.scala 33:37]
    node _T_158 = mux(_T_25, UInt<1>("h01"), _T_157) @[Lookup.scala 33:37]
    node _T_159 = mux(_T_23, UInt<1>("h01"), _T_158) @[Lookup.scala 33:37]
    node _T_160 = mux(_T_21, UInt<1>("h01"), _T_159) @[Lookup.scala 33:37]
    node _T_161 = mux(_T_19, UInt<1>("h01"), _T_160) @[Lookup.scala 33:37]
    node _T_162 = mux(_T_17, UInt<1>("h01"), _T_161) @[Lookup.scala 33:37]
    node _T_163 = mux(_T_15, UInt<1>("h01"), _T_162) @[Lookup.scala 33:37]
    node _T_164 = mux(_T_13, UInt<1>("h01"), _T_163) @[Lookup.scala 33:37]
    node _T_165 = mux(_T_11, UInt<1>("h01"), _T_164) @[Lookup.scala 33:37]
    node _T_166 = mux(_T_9, UInt<1>("h01"), _T_165) @[Lookup.scala 33:37]
    node _T_167 = mux(_T_7, UInt<1>("h01"), _T_166) @[Lookup.scala 33:37]
    node _T_168 = mux(_T_5, UInt<1>("h01"), _T_167) @[Lookup.scala 33:37]
    node _T_169 = mux(_T_3, UInt<1>("h01"), _T_168) @[Lookup.scala 33:37]
    node cs_val_inst = mux(_T_1, UInt<1>("h01"), _T_169) @[Lookup.scala 33:37]
    node _T_170 = mux(_T_113, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_171 = mux(_T_111, UInt<4>("h00"), _T_170) @[Lookup.scala 33:37]
    node _T_172 = mux(_T_109, UInt<4>("h00"), _T_171) @[Lookup.scala 33:37]
    node _T_173 = mux(_T_107, UInt<4>("h00"), _T_172) @[Lookup.scala 33:37]
    node _T_174 = mux(_T_105, UInt<4>("h00"), _T_173) @[Lookup.scala 33:37]
    node _T_175 = mux(_T_103, UInt<4>("h00"), _T_174) @[Lookup.scala 33:37]
    node _T_176 = mux(_T_101, UInt<4>("h00"), _T_175) @[Lookup.scala 33:37]
    node _T_177 = mux(_T_99, UInt<4>("h00"), _T_176) @[Lookup.scala 33:37]
    node _T_178 = mux(_T_97, UInt<4>("h00"), _T_177) @[Lookup.scala 33:37]
    node _T_179 = mux(_T_95, UInt<4>("h00"), _T_178) @[Lookup.scala 33:37]
    node _T_180 = mux(_T_93, UInt<4>("h00"), _T_179) @[Lookup.scala 33:37]
    node _T_181 = mux(_T_91, UInt<4>("h00"), _T_180) @[Lookup.scala 33:37]
    node _T_182 = mux(_T_89, UInt<4>("h00"), _T_181) @[Lookup.scala 33:37]
    node _T_183 = mux(_T_87, UInt<4>("h00"), _T_182) @[Lookup.scala 33:37]
    node _T_184 = mux(_T_85, UInt<4>("h00"), _T_183) @[Lookup.scala 33:37]
    node _T_185 = mux(_T_83, UInt<4>("h00"), _T_184) @[Lookup.scala 33:37]
    node _T_186 = mux(_T_81, UInt<4>("h00"), _T_185) @[Lookup.scala 33:37]
    node _T_187 = mux(_T_79, UInt<4>("h00"), _T_186) @[Lookup.scala 33:37]
    node _T_188 = mux(_T_77, UInt<4>("h00"), _T_187) @[Lookup.scala 33:37]
    node _T_189 = mux(_T_75, UInt<4>("h00"), _T_188) @[Lookup.scala 33:37]
    node _T_190 = mux(_T_73, UInt<4>("h00"), _T_189) @[Lookup.scala 33:37]
    node _T_191 = mux(_T_71, UInt<4>("h00"), _T_190) @[Lookup.scala 33:37]
    node _T_192 = mux(_T_69, UInt<4>("h00"), _T_191) @[Lookup.scala 33:37]
    node _T_193 = mux(_T_67, UInt<4>("h00"), _T_192) @[Lookup.scala 33:37]
    node _T_194 = mux(_T_65, UInt<4>("h00"), _T_193) @[Lookup.scala 33:37]
    node _T_195 = mux(_T_63, UInt<4>("h00"), _T_194) @[Lookup.scala 33:37]
    node _T_196 = mux(_T_61, UInt<4>("h00"), _T_195) @[Lookup.scala 33:37]
    node _T_197 = mux(_T_59, UInt<4>("h00"), _T_196) @[Lookup.scala 33:37]
    node _T_198 = mux(_T_57, UInt<4>("h00"), _T_197) @[Lookup.scala 33:37]
    node _T_199 = mux(_T_55, UInt<4>("h00"), _T_198) @[Lookup.scala 33:37]
    node _T_200 = mux(_T_53, UInt<4>("h00"), _T_199) @[Lookup.scala 33:37]
    node _T_201 = mux(_T_51, UInt<4>("h00"), _T_200) @[Lookup.scala 33:37]
    node _T_202 = mux(_T_49, UInt<4>("h00"), _T_201) @[Lookup.scala 33:37]
    node _T_203 = mux(_T_47, UInt<4>("h00"), _T_202) @[Lookup.scala 33:37]
    node _T_204 = mux(_T_45, UInt<4>("h00"), _T_203) @[Lookup.scala 33:37]
    node _T_205 = mux(_T_43, UInt<4>("h00"), _T_204) @[Lookup.scala 33:37]
    node _T_206 = mux(_T_41, UInt<4>("h00"), _T_205) @[Lookup.scala 33:37]
    node _T_207 = mux(_T_39, UInt<4>("h00"), _T_206) @[Lookup.scala 33:37]
    node _T_208 = mux(_T_37, UInt<4>("h04"), _T_207) @[Lookup.scala 33:37]
    node _T_209 = mux(_T_35, UInt<4>("h06"), _T_208) @[Lookup.scala 33:37]
    node _T_210 = mux(_T_33, UInt<4>("h03"), _T_209) @[Lookup.scala 33:37]
    node _T_211 = mux(_T_31, UInt<4>("h05"), _T_210) @[Lookup.scala 33:37]
    node _T_212 = mux(_T_29, UInt<4>("h01"), _T_211) @[Lookup.scala 33:37]
    node _T_213 = mux(_T_27, UInt<4>("h02"), _T_212) @[Lookup.scala 33:37]
    node _T_214 = mux(_T_25, UInt<4>("h08"), _T_213) @[Lookup.scala 33:37]
    node _T_215 = mux(_T_23, UInt<4>("h07"), _T_214) @[Lookup.scala 33:37]
    node _T_216 = mux(_T_21, UInt<4>("h00"), _T_215) @[Lookup.scala 33:37]
    node _T_217 = mux(_T_19, UInt<4>("h00"), _T_216) @[Lookup.scala 33:37]
    node _T_218 = mux(_T_17, UInt<4>("h00"), _T_217) @[Lookup.scala 33:37]
    node _T_219 = mux(_T_15, UInt<4>("h00"), _T_218) @[Lookup.scala 33:37]
    node _T_220 = mux(_T_13, UInt<4>("h00"), _T_219) @[Lookup.scala 33:37]
    node _T_221 = mux(_T_11, UInt<4>("h00"), _T_220) @[Lookup.scala 33:37]
    node _T_222 = mux(_T_9, UInt<4>("h00"), _T_221) @[Lookup.scala 33:37]
    node _T_223 = mux(_T_7, UInt<4>("h00"), _T_222) @[Lookup.scala 33:37]
    node _T_224 = mux(_T_5, UInt<4>("h00"), _T_223) @[Lookup.scala 33:37]
    node _T_225 = mux(_T_3, UInt<4>("h00"), _T_224) @[Lookup.scala 33:37]
    node cs_br_type = mux(_T_1, UInt<4>("h00"), _T_225) @[Lookup.scala 33:37]
    node _T_226 = mux(_T_113, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 33:37]
    node _T_227 = mux(_T_111, UInt<2>("h00"), _T_226) @[Lookup.scala 33:37]
    node _T_228 = mux(_T_109, UInt<2>("h00"), _T_227) @[Lookup.scala 33:37]
    node _T_229 = mux(_T_107, UInt<2>("h00"), _T_228) @[Lookup.scala 33:37]
    node _T_230 = mux(_T_105, UInt<2>("h00"), _T_229) @[Lookup.scala 33:37]
    node _T_231 = mux(_T_103, UInt<2>("h00"), _T_230) @[Lookup.scala 33:37]
    node _T_232 = mux(_T_101, UInt<2>("h00"), _T_231) @[Lookup.scala 33:37]
    node _T_233 = mux(_T_99, UInt<2>("h00"), _T_232) @[Lookup.scala 33:37]
    node _T_234 = mux(_T_97, UInt<2>("h00"), _T_233) @[Lookup.scala 33:37]
    node _T_235 = mux(_T_95, UInt<2>("h00"), _T_234) @[Lookup.scala 33:37]
    node _T_236 = mux(_T_93, UInt<2>("h00"), _T_235) @[Lookup.scala 33:37]
    node _T_237 = mux(_T_91, UInt<2>("h00"), _T_236) @[Lookup.scala 33:37]
    node _T_238 = mux(_T_89, UInt<2>("h00"), _T_237) @[Lookup.scala 33:37]
    node _T_239 = mux(_T_87, UInt<2>("h00"), _T_238) @[Lookup.scala 33:37]
    node _T_240 = mux(_T_85, UInt<2>("h01"), _T_239) @[Lookup.scala 33:37]
    node _T_241 = mux(_T_83, UInt<2>("h01"), _T_240) @[Lookup.scala 33:37]
    node _T_242 = mux(_T_81, UInt<2>("h00"), _T_241) @[Lookup.scala 33:37]
    node _T_243 = mux(_T_79, UInt<2>("h00"), _T_242) @[Lookup.scala 33:37]
    node _T_244 = mux(_T_77, UInt<2>("h00"), _T_243) @[Lookup.scala 33:37]
    node _T_245 = mux(_T_75, UInt<2>("h01"), _T_244) @[Lookup.scala 33:37]
    node _T_246 = mux(_T_73, UInt<2>("h01"), _T_245) @[Lookup.scala 33:37]
    node _T_247 = mux(_T_71, UInt<2>("h00"), _T_246) @[Lookup.scala 33:37]
    node _T_248 = mux(_T_69, UInt<2>("h00"), _T_247) @[Lookup.scala 33:37]
    node _T_249 = mux(_T_67, UInt<2>("h00"), _T_248) @[Lookup.scala 33:37]
    node _T_250 = mux(_T_65, UInt<2>("h00"), _T_249) @[Lookup.scala 33:37]
    node _T_251 = mux(_T_63, UInt<2>("h00"), _T_250) @[Lookup.scala 33:37]
    node _T_252 = mux(_T_61, UInt<2>("h00"), _T_251) @[Lookup.scala 33:37]
    node _T_253 = mux(_T_59, UInt<2>("h00"), _T_252) @[Lookup.scala 33:37]
    node _T_254 = mux(_T_57, UInt<2>("h00"), _T_253) @[Lookup.scala 33:37]
    node _T_255 = mux(_T_55, UInt<2>("h00"), _T_254) @[Lookup.scala 33:37]
    node _T_256 = mux(_T_53, UInt<2>("h00"), _T_255) @[Lookup.scala 33:37]
    node _T_257 = mux(_T_51, UInt<2>("h00"), _T_256) @[Lookup.scala 33:37]
    node _T_258 = mux(_T_49, UInt<2>("h00"), _T_257) @[Lookup.scala 33:37]
    node _T_259 = mux(_T_47, UInt<2>("h00"), _T_258) @[Lookup.scala 33:37]
    node _T_260 = mux(_T_45, UInt<2>("h00"), _T_259) @[Lookup.scala 33:37]
    node _T_261 = mux(_T_43, UInt<2>("h00"), _T_260) @[Lookup.scala 33:37]
    node _T_262 = mux(_T_41, UInt<2>("h00"), _T_261) @[Lookup.scala 33:37]
    node _T_263 = mux(_T_39, UInt<2>("h00"), _T_262) @[Lookup.scala 33:37]
    node _T_264 = mux(_T_37, UInt<2>("h00"), _T_263) @[Lookup.scala 33:37]
    node _T_265 = mux(_T_35, UInt<2>("h00"), _T_264) @[Lookup.scala 33:37]
    node _T_266 = mux(_T_33, UInt<2>("h00"), _T_265) @[Lookup.scala 33:37]
    node _T_267 = mux(_T_31, UInt<2>("h00"), _T_266) @[Lookup.scala 33:37]
    node _T_268 = mux(_T_29, UInt<2>("h00"), _T_267) @[Lookup.scala 33:37]
    node _T_269 = mux(_T_27, UInt<2>("h00"), _T_268) @[Lookup.scala 33:37]
    node _T_270 = mux(_T_25, UInt<2>("h00"), _T_269) @[Lookup.scala 33:37]
    node _T_271 = mux(_T_23, UInt<2>("h00"), _T_270) @[Lookup.scala 33:37]
    node _T_272 = mux(_T_21, UInt<2>("h02"), _T_271) @[Lookup.scala 33:37]
    node _T_273 = mux(_T_19, UInt<2>("h00"), _T_272) @[Lookup.scala 33:37]
    node _T_274 = mux(_T_17, UInt<2>("h00"), _T_273) @[Lookup.scala 33:37]
    node _T_275 = mux(_T_15, UInt<2>("h00"), _T_274) @[Lookup.scala 33:37]
    node _T_276 = mux(_T_13, UInt<2>("h00"), _T_275) @[Lookup.scala 33:37]
    node _T_277 = mux(_T_11, UInt<2>("h00"), _T_276) @[Lookup.scala 33:37]
    node _T_278 = mux(_T_9, UInt<2>("h00"), _T_277) @[Lookup.scala 33:37]
    node _T_279 = mux(_T_7, UInt<2>("h00"), _T_278) @[Lookup.scala 33:37]
    node _T_280 = mux(_T_5, UInt<2>("h00"), _T_279) @[Lookup.scala 33:37]
    node _T_281 = mux(_T_3, UInt<2>("h00"), _T_280) @[Lookup.scala 33:37]
    node cs_op1_sel = mux(_T_1, UInt<2>("h00"), _T_281) @[Lookup.scala 33:37]
    node _T_282 = mux(_T_113, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_283 = mux(_T_111, UInt<3>("h00"), _T_282) @[Lookup.scala 33:37]
    node _T_284 = mux(_T_109, UInt<3>("h00"), _T_283) @[Lookup.scala 33:37]
    node _T_285 = mux(_T_107, UInt<3>("h00"), _T_284) @[Lookup.scala 33:37]
    node _T_286 = mux(_T_105, UInt<3>("h00"), _T_285) @[Lookup.scala 33:37]
    node _T_287 = mux(_T_103, UInt<3>("h00"), _T_286) @[Lookup.scala 33:37]
    node _T_288 = mux(_T_101, UInt<3>("h00"), _T_287) @[Lookup.scala 33:37]
    node _T_289 = mux(_T_99, UInt<3>("h00"), _T_288) @[Lookup.scala 33:37]
    node _T_290 = mux(_T_97, UInt<3>("h00"), _T_289) @[Lookup.scala 33:37]
    node _T_291 = mux(_T_95, UInt<3>("h00"), _T_290) @[Lookup.scala 33:37]
    node _T_292 = mux(_T_93, UInt<3>("h00"), _T_291) @[Lookup.scala 33:37]
    node _T_293 = mux(_T_91, UInt<3>("h00"), _T_292) @[Lookup.scala 33:37]
    node _T_294 = mux(_T_89, UInt<3>("h00"), _T_293) @[Lookup.scala 33:37]
    node _T_295 = mux(_T_87, UInt<3>("h00"), _T_294) @[Lookup.scala 33:37]
    node _T_296 = mux(_T_85, UInt<3>("h00"), _T_295) @[Lookup.scala 33:37]
    node _T_297 = mux(_T_83, UInt<3>("h00"), _T_296) @[Lookup.scala 33:37]
    node _T_298 = mux(_T_81, UInt<3>("h00"), _T_297) @[Lookup.scala 33:37]
    node _T_299 = mux(_T_79, UInt<3>("h00"), _T_298) @[Lookup.scala 33:37]
    node _T_300 = mux(_T_77, UInt<3>("h00"), _T_299) @[Lookup.scala 33:37]
    node _T_301 = mux(_T_75, UInt<3>("h02"), _T_300) @[Lookup.scala 33:37]
    node _T_302 = mux(_T_73, UInt<3>("h02"), _T_301) @[Lookup.scala 33:37]
    node _T_303 = mux(_T_71, UInt<3>("h02"), _T_302) @[Lookup.scala 33:37]
    node _T_304 = mux(_T_69, UInt<3>("h02"), _T_303) @[Lookup.scala 33:37]
    node _T_305 = mux(_T_67, UInt<3>("h02"), _T_304) @[Lookup.scala 33:37]
    node _T_306 = mux(_T_65, UInt<3>("h02"), _T_305) @[Lookup.scala 33:37]
    node _T_307 = mux(_T_63, UInt<3>("h02"), _T_306) @[Lookup.scala 33:37]
    node _T_308 = mux(_T_61, UInt<3>("h03"), _T_307) @[Lookup.scala 33:37]
    node _T_309 = mux(_T_59, UInt<3>("h02"), _T_308) @[Lookup.scala 33:37]
    node _T_310 = mux(_T_57, UInt<3>("h00"), _T_309) @[Lookup.scala 33:37]
    node _T_311 = mux(_T_55, UInt<3>("h00"), _T_310) @[Lookup.scala 33:37]
    node _T_312 = mux(_T_53, UInt<3>("h00"), _T_311) @[Lookup.scala 33:37]
    node _T_313 = mux(_T_51, UInt<3>("h00"), _T_312) @[Lookup.scala 33:37]
    node _T_314 = mux(_T_49, UInt<3>("h00"), _T_313) @[Lookup.scala 33:37]
    node _T_315 = mux(_T_47, UInt<3>("h00"), _T_314) @[Lookup.scala 33:37]
    node _T_316 = mux(_T_45, UInt<3>("h02"), _T_315) @[Lookup.scala 33:37]
    node _T_317 = mux(_T_43, UInt<3>("h02"), _T_316) @[Lookup.scala 33:37]
    node _T_318 = mux(_T_41, UInt<3>("h02"), _T_317) @[Lookup.scala 33:37]
    node _T_319 = mux(_T_39, UInt<3>("h02"), _T_318) @[Lookup.scala 33:37]
    node _T_320 = mux(_T_37, UInt<3>("h04"), _T_319) @[Lookup.scala 33:37]
    node _T_321 = mux(_T_35, UInt<3>("h04"), _T_320) @[Lookup.scala 33:37]
    node _T_322 = mux(_T_33, UInt<3>("h04"), _T_321) @[Lookup.scala 33:37]
    node _T_323 = mux(_T_31, UInt<3>("h04"), _T_322) @[Lookup.scala 33:37]
    node _T_324 = mux(_T_29, UInt<3>("h04"), _T_323) @[Lookup.scala 33:37]
    node _T_325 = mux(_T_27, UInt<3>("h04"), _T_324) @[Lookup.scala 33:37]
    node _T_326 = mux(_T_25, UInt<3>("h02"), _T_325) @[Lookup.scala 33:37]
    node _T_327 = mux(_T_23, UInt<3>("h06"), _T_326) @[Lookup.scala 33:37]
    node _T_328 = mux(_T_21, UInt<3>("h05"), _T_327) @[Lookup.scala 33:37]
    node _T_329 = mux(_T_19, UInt<3>("h05"), _T_328) @[Lookup.scala 33:37]
    node _T_330 = mux(_T_17, UInt<3>("h03"), _T_329) @[Lookup.scala 33:37]
    node _T_331 = mux(_T_15, UInt<3>("h03"), _T_330) @[Lookup.scala 33:37]
    node _T_332 = mux(_T_13, UInt<3>("h03"), _T_331) @[Lookup.scala 33:37]
    node _T_333 = mux(_T_11, UInt<3>("h02"), _T_332) @[Lookup.scala 33:37]
    node _T_334 = mux(_T_9, UInt<3>("h02"), _T_333) @[Lookup.scala 33:37]
    node _T_335 = mux(_T_7, UInt<3>("h02"), _T_334) @[Lookup.scala 33:37]
    node _T_336 = mux(_T_5, UInt<3>("h02"), _T_335) @[Lookup.scala 33:37]
    node _T_337 = mux(_T_3, UInt<3>("h02"), _T_336) @[Lookup.scala 33:37]
    node cs_op2_sel = mux(_T_1, UInt<3>("h02"), _T_337) @[Lookup.scala 33:37]
    node _T_338 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_339 = mux(_T_111, UInt<1>("h01"), _T_338) @[Lookup.scala 33:37]
    node _T_340 = mux(_T_109, UInt<1>("h01"), _T_339) @[Lookup.scala 33:37]
    node _T_341 = mux(_T_107, UInt<1>("h01"), _T_340) @[Lookup.scala 33:37]
    node _T_342 = mux(_T_105, UInt<1>("h01"), _T_341) @[Lookup.scala 33:37]
    node _T_343 = mux(_T_103, UInt<1>("h01"), _T_342) @[Lookup.scala 33:37]
    node _T_344 = mux(_T_101, UInt<1>("h01"), _T_343) @[Lookup.scala 33:37]
    node _T_345 = mux(_T_99, UInt<1>("h01"), _T_344) @[Lookup.scala 33:37]
    node _T_346 = mux(_T_97, UInt<1>("h01"), _T_345) @[Lookup.scala 33:37]
    node _T_347 = mux(_T_95, UInt<1>("h01"), _T_346) @[Lookup.scala 33:37]
    node _T_348 = mux(_T_93, UInt<1>("h01"), _T_347) @[Lookup.scala 33:37]
    node _T_349 = mux(_T_91, UInt<1>("h01"), _T_348) @[Lookup.scala 33:37]
    node _T_350 = mux(_T_89, UInt<1>("h01"), _T_349) @[Lookup.scala 33:37]
    node _T_351 = mux(_T_87, UInt<1>("h01"), _T_350) @[Lookup.scala 33:37]
    node _T_352 = mux(_T_85, UInt<1>("h01"), _T_351) @[Lookup.scala 33:37]
    node _T_353 = mux(_T_83, UInt<1>("h01"), _T_352) @[Lookup.scala 33:37]
    node _T_354 = mux(_T_81, UInt<1>("h01"), _T_353) @[Lookup.scala 33:37]
    node _T_355 = mux(_T_79, UInt<1>("h01"), _T_354) @[Lookup.scala 33:37]
    node _T_356 = mux(_T_77, UInt<1>("h01"), _T_355) @[Lookup.scala 33:37]
    node _T_357 = mux(_T_75, UInt<1>("h01"), _T_356) @[Lookup.scala 33:37]
    node _T_358 = mux(_T_73, UInt<1>("h01"), _T_357) @[Lookup.scala 33:37]
    node _T_359 = mux(_T_71, UInt<1>("h01"), _T_358) @[Lookup.scala 33:37]
    node _T_360 = mux(_T_69, UInt<1>("h01"), _T_359) @[Lookup.scala 33:37]
    node _T_361 = mux(_T_67, UInt<1>("h01"), _T_360) @[Lookup.scala 33:37]
    node _T_362 = mux(_T_65, UInt<1>("h01"), _T_361) @[Lookup.scala 33:37]
    node _T_363 = mux(_T_63, UInt<1>("h01"), _T_362) @[Lookup.scala 33:37]
    node _T_364 = mux(_T_61, UInt<1>("h01"), _T_363) @[Lookup.scala 33:37]
    node _T_365 = mux(_T_59, UInt<1>("h01"), _T_364) @[Lookup.scala 33:37]
    node _T_366 = mux(_T_57, UInt<1>("h01"), _T_365) @[Lookup.scala 33:37]
    node _T_367 = mux(_T_55, UInt<1>("h01"), _T_366) @[Lookup.scala 33:37]
    node _T_368 = mux(_T_53, UInt<1>("h01"), _T_367) @[Lookup.scala 33:37]
    node _T_369 = mux(_T_51, UInt<1>("h01"), _T_368) @[Lookup.scala 33:37]
    node _T_370 = mux(_T_49, UInt<1>("h01"), _T_369) @[Lookup.scala 33:37]
    node _T_371 = mux(_T_47, UInt<1>("h01"), _T_370) @[Lookup.scala 33:37]
    node _T_372 = mux(_T_45, UInt<1>("h01"), _T_371) @[Lookup.scala 33:37]
    node _T_373 = mux(_T_43, UInt<1>("h01"), _T_372) @[Lookup.scala 33:37]
    node _T_374 = mux(_T_41, UInt<1>("h01"), _T_373) @[Lookup.scala 33:37]
    node _T_375 = mux(_T_39, UInt<1>("h01"), _T_374) @[Lookup.scala 33:37]
    node _T_376 = mux(_T_37, UInt<1>("h01"), _T_375) @[Lookup.scala 33:37]
    node _T_377 = mux(_T_35, UInt<1>("h01"), _T_376) @[Lookup.scala 33:37]
    node _T_378 = mux(_T_33, UInt<1>("h01"), _T_377) @[Lookup.scala 33:37]
    node _T_379 = mux(_T_31, UInt<1>("h01"), _T_378) @[Lookup.scala 33:37]
    node _T_380 = mux(_T_29, UInt<1>("h01"), _T_379) @[Lookup.scala 33:37]
    node _T_381 = mux(_T_27, UInt<1>("h01"), _T_380) @[Lookup.scala 33:37]
    node _T_382 = mux(_T_25, UInt<1>("h01"), _T_381) @[Lookup.scala 33:37]
    node _T_383 = mux(_T_23, UInt<1>("h00"), _T_382) @[Lookup.scala 33:37]
    node _T_384 = mux(_T_21, UInt<1>("h00"), _T_383) @[Lookup.scala 33:37]
    node _T_385 = mux(_T_19, UInt<1>("h00"), _T_384) @[Lookup.scala 33:37]
    node _T_386 = mux(_T_17, UInt<1>("h01"), _T_385) @[Lookup.scala 33:37]
    node _T_387 = mux(_T_15, UInt<1>("h01"), _T_386) @[Lookup.scala 33:37]
    node _T_388 = mux(_T_13, UInt<1>("h01"), _T_387) @[Lookup.scala 33:37]
    node _T_389 = mux(_T_11, UInt<1>("h01"), _T_388) @[Lookup.scala 33:37]
    node _T_390 = mux(_T_9, UInt<1>("h01"), _T_389) @[Lookup.scala 33:37]
    node _T_391 = mux(_T_7, UInt<1>("h01"), _T_390) @[Lookup.scala 33:37]
    node _T_392 = mux(_T_5, UInt<1>("h01"), _T_391) @[Lookup.scala 33:37]
    node _T_393 = mux(_T_3, UInt<1>("h01"), _T_392) @[Lookup.scala 33:37]
    node cs_rs1_oen = mux(_T_1, UInt<1>("h01"), _T_393) @[Lookup.scala 33:37]
    node _T_394 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_395 = mux(_T_111, UInt<1>("h01"), _T_394) @[Lookup.scala 33:37]
    node _T_396 = mux(_T_109, UInt<1>("h01"), _T_395) @[Lookup.scala 33:37]
    node _T_397 = mux(_T_107, UInt<1>("h01"), _T_396) @[Lookup.scala 33:37]
    node _T_398 = mux(_T_105, UInt<1>("h01"), _T_397) @[Lookup.scala 33:37]
    node _T_399 = mux(_T_103, UInt<1>("h01"), _T_398) @[Lookup.scala 33:37]
    node _T_400 = mux(_T_101, UInt<1>("h01"), _T_399) @[Lookup.scala 33:37]
    node _T_401 = mux(_T_99, UInt<1>("h01"), _T_400) @[Lookup.scala 33:37]
    node _T_402 = mux(_T_97, UInt<1>("h01"), _T_401) @[Lookup.scala 33:37]
    node _T_403 = mux(_T_95, UInt<1>("h01"), _T_402) @[Lookup.scala 33:37]
    node _T_404 = mux(_T_93, UInt<1>("h01"), _T_403) @[Lookup.scala 33:37]
    node _T_405 = mux(_T_91, UInt<1>("h01"), _T_404) @[Lookup.scala 33:37]
    node _T_406 = mux(_T_89, UInt<1>("h01"), _T_405) @[Lookup.scala 33:37]
    node _T_407 = mux(_T_87, UInt<1>("h01"), _T_406) @[Lookup.scala 33:37]
    node _T_408 = mux(_T_85, UInt<1>("h01"), _T_407) @[Lookup.scala 33:37]
    node _T_409 = mux(_T_83, UInt<1>("h01"), _T_408) @[Lookup.scala 33:37]
    node _T_410 = mux(_T_81, UInt<1>("h01"), _T_409) @[Lookup.scala 33:37]
    node _T_411 = mux(_T_79, UInt<1>("h01"), _T_410) @[Lookup.scala 33:37]
    node _T_412 = mux(_T_77, UInt<1>("h01"), _T_411) @[Lookup.scala 33:37]
    node _T_413 = mux(_T_75, UInt<1>("h00"), _T_412) @[Lookup.scala 33:37]
    node _T_414 = mux(_T_73, UInt<1>("h00"), _T_413) @[Lookup.scala 33:37]
    node _T_415 = mux(_T_71, UInt<1>("h00"), _T_414) @[Lookup.scala 33:37]
    node _T_416 = mux(_T_69, UInt<1>("h00"), _T_415) @[Lookup.scala 33:37]
    node _T_417 = mux(_T_67, UInt<1>("h00"), _T_416) @[Lookup.scala 33:37]
    node _T_418 = mux(_T_65, UInt<1>("h00"), _T_417) @[Lookup.scala 33:37]
    node _T_419 = mux(_T_63, UInt<1>("h00"), _T_418) @[Lookup.scala 33:37]
    node _T_420 = mux(_T_61, UInt<1>("h01"), _T_419) @[Lookup.scala 33:37]
    node _T_421 = mux(_T_59, UInt<1>("h00"), _T_420) @[Lookup.scala 33:37]
    node _T_422 = mux(_T_57, UInt<1>("h01"), _T_421) @[Lookup.scala 33:37]
    node _T_423 = mux(_T_55, UInt<1>("h01"), _T_422) @[Lookup.scala 33:37]
    node _T_424 = mux(_T_53, UInt<1>("h01"), _T_423) @[Lookup.scala 33:37]
    node _T_425 = mux(_T_51, UInt<1>("h01"), _T_424) @[Lookup.scala 33:37]
    node _T_426 = mux(_T_49, UInt<1>("h01"), _T_425) @[Lookup.scala 33:37]
    node _T_427 = mux(_T_47, UInt<1>("h01"), _T_426) @[Lookup.scala 33:37]
    node _T_428 = mux(_T_45, UInt<1>("h00"), _T_427) @[Lookup.scala 33:37]
    node _T_429 = mux(_T_43, UInt<1>("h00"), _T_428) @[Lookup.scala 33:37]
    node _T_430 = mux(_T_41, UInt<1>("h00"), _T_429) @[Lookup.scala 33:37]
    node _T_431 = mux(_T_39, UInt<1>("h00"), _T_430) @[Lookup.scala 33:37]
    node _T_432 = mux(_T_37, UInt<1>("h01"), _T_431) @[Lookup.scala 33:37]
    node _T_433 = mux(_T_35, UInt<1>("h01"), _T_432) @[Lookup.scala 33:37]
    node _T_434 = mux(_T_33, UInt<1>("h01"), _T_433) @[Lookup.scala 33:37]
    node _T_435 = mux(_T_31, UInt<1>("h01"), _T_434) @[Lookup.scala 33:37]
    node _T_436 = mux(_T_29, UInt<1>("h01"), _T_435) @[Lookup.scala 33:37]
    node _T_437 = mux(_T_27, UInt<1>("h01"), _T_436) @[Lookup.scala 33:37]
    node _T_438 = mux(_T_25, UInt<1>("h00"), _T_437) @[Lookup.scala 33:37]
    node _T_439 = mux(_T_23, UInt<1>("h00"), _T_438) @[Lookup.scala 33:37]
    node _T_440 = mux(_T_21, UInt<1>("h00"), _T_439) @[Lookup.scala 33:37]
    node _T_441 = mux(_T_19, UInt<1>("h00"), _T_440) @[Lookup.scala 33:37]
    node _T_442 = mux(_T_17, UInt<1>("h01"), _T_441) @[Lookup.scala 33:37]
    node _T_443 = mux(_T_15, UInt<1>("h01"), _T_442) @[Lookup.scala 33:37]
    node _T_444 = mux(_T_13, UInt<1>("h01"), _T_443) @[Lookup.scala 33:37]
    node _T_445 = mux(_T_11, UInt<1>("h00"), _T_444) @[Lookup.scala 33:37]
    node _T_446 = mux(_T_9, UInt<1>("h00"), _T_445) @[Lookup.scala 33:37]
    node _T_447 = mux(_T_7, UInt<1>("h00"), _T_446) @[Lookup.scala 33:37]
    node _T_448 = mux(_T_5, UInt<1>("h00"), _T_447) @[Lookup.scala 33:37]
    node _T_449 = mux(_T_3, UInt<1>("h00"), _T_448) @[Lookup.scala 33:37]
    node cs_rs2_oen = mux(_T_1, UInt<1>("h00"), _T_449) @[Lookup.scala 33:37]
    node _T_450 = mux(_T_113, UInt<5>("h00"), UInt<5>("h00")) @[Lookup.scala 33:37]
    node _T_451 = mux(_T_111, UInt<5>("h01e"), _T_450) @[Lookup.scala 33:37]
    node _T_452 = mux(_T_109, UInt<5>("h01d"), _T_451) @[Lookup.scala 33:37]
    node _T_453 = mux(_T_107, UInt<5>("h01c"), _T_452) @[Lookup.scala 33:37]
    node _T_454 = mux(_T_105, UInt<5>("h01b"), _T_453) @[Lookup.scala 33:37]
    node _T_455 = mux(_T_103, UInt<5>("h01a"), _T_454) @[Lookup.scala 33:37]
    node _T_456 = mux(_T_101, UInt<5>("h019"), _T_455) @[Lookup.scala 33:37]
    node _T_457 = mux(_T_99, UInt<5>("h018"), _T_456) @[Lookup.scala 33:37]
    node _T_458 = mux(_T_97, UInt<5>("h017"), _T_457) @[Lookup.scala 33:37]
    node _T_459 = mux(_T_95, UInt<5>("h016"), _T_458) @[Lookup.scala 33:37]
    node _T_460 = mux(_T_93, UInt<5>("h015"), _T_459) @[Lookup.scala 33:37]
    node _T_461 = mux(_T_91, UInt<5>("h014"), _T_460) @[Lookup.scala 33:37]
    node _T_462 = mux(_T_89, UInt<5>("h013"), _T_461) @[Lookup.scala 33:37]
    node _T_463 = mux(_T_87, UInt<5>("h012"), _T_462) @[Lookup.scala 33:37]
    node _T_464 = mux(_T_85, UInt<5>("h05"), _T_463) @[Lookup.scala 33:37]
    node _T_465 = mux(_T_83, UInt<5>("h03"), _T_464) @[Lookup.scala 33:37]
    node _T_466 = mux(_T_81, UInt<5>("h02"), _T_465) @[Lookup.scala 33:37]
    node _T_467 = mux(_T_79, UInt<5>("h01"), _T_466) @[Lookup.scala 33:37]
    node _T_468 = mux(_T_77, UInt<5>("h00"), _T_467) @[Lookup.scala 33:37]
    node _T_469 = mux(_T_75, UInt<5>("h05"), _T_468) @[Lookup.scala 33:37]
    node _T_470 = mux(_T_73, UInt<5>("h03"), _T_469) @[Lookup.scala 33:37]
    node _T_471 = mux(_T_71, UInt<5>("h02"), _T_470) @[Lookup.scala 33:37]
    node _T_472 = mux(_T_69, UInt<5>("h00"), _T_471) @[Lookup.scala 33:37]
    node _T_473 = mux(_T_67, UInt<5>("h04"), _T_472) @[Lookup.scala 33:37]
    node _T_474 = mux(_T_65, UInt<5>("h03"), _T_473) @[Lookup.scala 33:37]
    node _T_475 = mux(_T_63, UInt<5>("h02"), _T_474) @[Lookup.scala 33:37]
    node _T_476 = mux(_T_61, UInt<5>("h00"), _T_475) @[Lookup.scala 33:37]
    node _T_477 = mux(_T_59, UInt<5>("h00"), _T_476) @[Lookup.scala 33:37]
    node _T_478 = mux(_T_57, UInt<5>("h06"), _T_477) @[Lookup.scala 33:37]
    node _T_479 = mux(_T_55, UInt<5>("h07"), _T_478) @[Lookup.scala 33:37]
    node _T_480 = mux(_T_53, UInt<5>("h0a"), _T_479) @[Lookup.scala 33:37]
    node _T_481 = mux(_T_51, UInt<5>("h09"), _T_480) @[Lookup.scala 33:37]
    node _T_482 = mux(_T_49, UInt<5>("h01"), _T_481) @[Lookup.scala 33:37]
    node _T_483 = mux(_T_47, UInt<5>("h00"), _T_482) @[Lookup.scala 33:37]
    node _T_484 = mux(_T_45, UInt<5>("h06"), _T_483) @[Lookup.scala 33:37]
    node _T_485 = mux(_T_43, UInt<5>("h08"), _T_484) @[Lookup.scala 33:37]
    node _T_486 = mux(_T_41, UInt<5>("h0a"), _T_485) @[Lookup.scala 33:37]
    node _T_487 = mux(_T_39, UInt<5>("h00"), _T_486) @[Lookup.scala 33:37]
    node _T_488 = mux(_T_37, UInt<5>("h00"), _T_487) @[Lookup.scala 33:37]
    node _T_489 = mux(_T_35, UInt<5>("h00"), _T_488) @[Lookup.scala 33:37]
    node _T_490 = mux(_T_33, UInt<5>("h00"), _T_489) @[Lookup.scala 33:37]
    node _T_491 = mux(_T_31, UInt<5>("h00"), _T_490) @[Lookup.scala 33:37]
    node _T_492 = mux(_T_29, UInt<5>("h00"), _T_491) @[Lookup.scala 33:37]
    node _T_493 = mux(_T_27, UInt<5>("h00"), _T_492) @[Lookup.scala 33:37]
    node _T_494 = mux(_T_25, UInt<5>("h00"), _T_493) @[Lookup.scala 33:37]
    node _T_495 = mux(_T_23, UInt<5>("h0c"), _T_494) @[Lookup.scala 33:37]
    node _T_496 = mux(_T_21, UInt<5>("h00"), _T_495) @[Lookup.scala 33:37]
    node _T_497 = mux(_T_19, UInt<5>("h0c"), _T_496) @[Lookup.scala 33:37]
    node _T_498 = mux(_T_17, UInt<5>("h00"), _T_497) @[Lookup.scala 33:37]
    node _T_499 = mux(_T_15, UInt<5>("h00"), _T_498) @[Lookup.scala 33:37]
    node _T_500 = mux(_T_13, UInt<5>("h00"), _T_499) @[Lookup.scala 33:37]
    node _T_501 = mux(_T_11, UInt<5>("h00"), _T_500) @[Lookup.scala 33:37]
    node _T_502 = mux(_T_9, UInt<5>("h00"), _T_501) @[Lookup.scala 33:37]
    node _T_503 = mux(_T_7, UInt<5>("h00"), _T_502) @[Lookup.scala 33:37]
    node _T_504 = mux(_T_5, UInt<5>("h00"), _T_503) @[Lookup.scala 33:37]
    node _T_505 = mux(_T_3, UInt<5>("h00"), _T_504) @[Lookup.scala 33:37]
    node cs0_0 = mux(_T_1, UInt<5>("h00"), _T_505) @[Lookup.scala 33:37]
    node _T_506 = mux(_T_113, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_507 = mux(_T_111, UInt<3>("h00"), _T_506) @[Lookup.scala 33:37]
    node _T_508 = mux(_T_109, UInt<3>("h00"), _T_507) @[Lookup.scala 33:37]
    node _T_509 = mux(_T_107, UInt<3>("h00"), _T_508) @[Lookup.scala 33:37]
    node _T_510 = mux(_T_105, UInt<3>("h00"), _T_509) @[Lookup.scala 33:37]
    node _T_511 = mux(_T_103, UInt<3>("h00"), _T_510) @[Lookup.scala 33:37]
    node _T_512 = mux(_T_101, UInt<3>("h00"), _T_511) @[Lookup.scala 33:37]
    node _T_513 = mux(_T_99, UInt<3>("h00"), _T_512) @[Lookup.scala 33:37]
    node _T_514 = mux(_T_97, UInt<3>("h00"), _T_513) @[Lookup.scala 33:37]
    node _T_515 = mux(_T_95, UInt<3>("h00"), _T_514) @[Lookup.scala 33:37]
    node _T_516 = mux(_T_93, UInt<3>("h00"), _T_515) @[Lookup.scala 33:37]
    node _T_517 = mux(_T_91, UInt<3>("h00"), _T_516) @[Lookup.scala 33:37]
    node _T_518 = mux(_T_89, UInt<3>("h00"), _T_517) @[Lookup.scala 33:37]
    node _T_519 = mux(_T_87, UInt<3>("h00"), _T_518) @[Lookup.scala 33:37]
    node _T_520 = mux(_T_85, UInt<3>("h01"), _T_519) @[Lookup.scala 33:37]
    node _T_521 = mux(_T_83, UInt<3>("h01"), _T_520) @[Lookup.scala 33:37]
    node _T_522 = mux(_T_81, UInt<3>("h01"), _T_521) @[Lookup.scala 33:37]
    node _T_523 = mux(_T_79, UInt<3>("h01"), _T_522) @[Lookup.scala 33:37]
    node _T_524 = mux(_T_77, UInt<3>("h01"), _T_523) @[Lookup.scala 33:37]
    node _T_525 = mux(_T_75, UInt<3>("h01"), _T_524) @[Lookup.scala 33:37]
    node _T_526 = mux(_T_73, UInt<3>("h01"), _T_525) @[Lookup.scala 33:37]
    node _T_527 = mux(_T_71, UInt<3>("h01"), _T_526) @[Lookup.scala 33:37]
    node _T_528 = mux(_T_69, UInt<3>("h01"), _T_527) @[Lookup.scala 33:37]
    node _T_529 = mux(_T_67, UInt<3>("h00"), _T_528) @[Lookup.scala 33:37]
    node _T_530 = mux(_T_65, UInt<3>("h00"), _T_529) @[Lookup.scala 33:37]
    node _T_531 = mux(_T_63, UInt<3>("h00"), _T_530) @[Lookup.scala 33:37]
    node _T_532 = mux(_T_61, UInt<3>("h00"), _T_531) @[Lookup.scala 33:37]
    node _T_533 = mux(_T_59, UInt<3>("h02"), _T_532) @[Lookup.scala 33:37]
    node _T_534 = mux(_T_57, UInt<3>("h00"), _T_533) @[Lookup.scala 33:37]
    node _T_535 = mux(_T_55, UInt<3>("h00"), _T_534) @[Lookup.scala 33:37]
    node _T_536 = mux(_T_53, UInt<3>("h00"), _T_535) @[Lookup.scala 33:37]
    node _T_537 = mux(_T_51, UInt<3>("h00"), _T_536) @[Lookup.scala 33:37]
    node _T_538 = mux(_T_49, UInt<3>("h00"), _T_537) @[Lookup.scala 33:37]
    node _T_539 = mux(_T_47, UInt<3>("h00"), _T_538) @[Lookup.scala 33:37]
    node _T_540 = mux(_T_45, UInt<3>("h00"), _T_539) @[Lookup.scala 33:37]
    node _T_541 = mux(_T_43, UInt<3>("h00"), _T_540) @[Lookup.scala 33:37]
    node _T_542 = mux(_T_41, UInt<3>("h00"), _T_541) @[Lookup.scala 33:37]
    node _T_543 = mux(_T_39, UInt<3>("h00"), _T_542) @[Lookup.scala 33:37]
    node _T_544 = mux(_T_37, UInt<3>("h00"), _T_543) @[Lookup.scala 33:37]
    node _T_545 = mux(_T_35, UInt<3>("h00"), _T_544) @[Lookup.scala 33:37]
    node _T_546 = mux(_T_33, UInt<3>("h00"), _T_545) @[Lookup.scala 33:37]
    node _T_547 = mux(_T_31, UInt<3>("h00"), _T_546) @[Lookup.scala 33:37]
    node _T_548 = mux(_T_29, UInt<3>("h00"), _T_547) @[Lookup.scala 33:37]
    node _T_549 = mux(_T_27, UInt<3>("h00"), _T_548) @[Lookup.scala 33:37]
    node _T_550 = mux(_T_25, UInt<3>("h03"), _T_549) @[Lookup.scala 33:37]
    node _T_551 = mux(_T_23, UInt<3>("h03"), _T_550) @[Lookup.scala 33:37]
    node _T_552 = mux(_T_21, UInt<3>("h00"), _T_551) @[Lookup.scala 33:37]
    node _T_553 = mux(_T_19, UInt<3>("h00"), _T_552) @[Lookup.scala 33:37]
    node _T_554 = mux(_T_17, UInt<3>("h00"), _T_553) @[Lookup.scala 33:37]
    node _T_555 = mux(_T_15, UInt<3>("h00"), _T_554) @[Lookup.scala 33:37]
    node _T_556 = mux(_T_13, UInt<3>("h00"), _T_555) @[Lookup.scala 33:37]
    node _T_557 = mux(_T_11, UInt<3>("h02"), _T_556) @[Lookup.scala 33:37]
    node _T_558 = mux(_T_9, UInt<3>("h02"), _T_557) @[Lookup.scala 33:37]
    node _T_559 = mux(_T_7, UInt<3>("h02"), _T_558) @[Lookup.scala 33:37]
    node _T_560 = mux(_T_5, UInt<3>("h02"), _T_559) @[Lookup.scala 33:37]
    node _T_561 = mux(_T_3, UInt<3>("h02"), _T_560) @[Lookup.scala 33:37]
    node cs0_1 = mux(_T_1, UInt<3>("h02"), _T_561) @[Lookup.scala 33:37]
    node _T_562 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_563 = mux(_T_111, UInt<1>("h01"), _T_562) @[Lookup.scala 33:37]
    node _T_564 = mux(_T_109, UInt<1>("h01"), _T_563) @[Lookup.scala 33:37]
    node _T_565 = mux(_T_107, UInt<1>("h01"), _T_564) @[Lookup.scala 33:37]
    node _T_566 = mux(_T_105, UInt<1>("h01"), _T_565) @[Lookup.scala 33:37]
    node _T_567 = mux(_T_103, UInt<1>("h01"), _T_566) @[Lookup.scala 33:37]
    node _T_568 = mux(_T_101, UInt<1>("h01"), _T_567) @[Lookup.scala 33:37]
    node _T_569 = mux(_T_99, UInt<1>("h01"), _T_568) @[Lookup.scala 33:37]
    node _T_570 = mux(_T_97, UInt<1>("h01"), _T_569) @[Lookup.scala 33:37]
    node _T_571 = mux(_T_95, UInt<1>("h01"), _T_570) @[Lookup.scala 33:37]
    node _T_572 = mux(_T_93, UInt<1>("h01"), _T_571) @[Lookup.scala 33:37]
    node _T_573 = mux(_T_91, UInt<1>("h01"), _T_572) @[Lookup.scala 33:37]
    node _T_574 = mux(_T_89, UInt<1>("h01"), _T_573) @[Lookup.scala 33:37]
    node _T_575 = mux(_T_87, UInt<1>("h01"), _T_574) @[Lookup.scala 33:37]
    node _T_576 = mux(_T_85, UInt<1>("h01"), _T_575) @[Lookup.scala 33:37]
    node _T_577 = mux(_T_83, UInt<1>("h01"), _T_576) @[Lookup.scala 33:37]
    node _T_578 = mux(_T_81, UInt<1>("h01"), _T_577) @[Lookup.scala 33:37]
    node _T_579 = mux(_T_79, UInt<1>("h01"), _T_578) @[Lookup.scala 33:37]
    node _T_580 = mux(_T_77, UInt<1>("h01"), _T_579) @[Lookup.scala 33:37]
    node _T_581 = mux(_T_75, UInt<1>("h01"), _T_580) @[Lookup.scala 33:37]
    node _T_582 = mux(_T_73, UInt<1>("h01"), _T_581) @[Lookup.scala 33:37]
    node _T_583 = mux(_T_71, UInt<1>("h01"), _T_582) @[Lookup.scala 33:37]
    node _T_584 = mux(_T_69, UInt<1>("h01"), _T_583) @[Lookup.scala 33:37]
    node _T_585 = mux(_T_67, UInt<1>("h01"), _T_584) @[Lookup.scala 33:37]
    node _T_586 = mux(_T_65, UInt<1>("h01"), _T_585) @[Lookup.scala 33:37]
    node _T_587 = mux(_T_63, UInt<1>("h01"), _T_586) @[Lookup.scala 33:37]
    node _T_588 = mux(_T_61, UInt<1>("h00"), _T_587) @[Lookup.scala 33:37]
    node _T_589 = mux(_T_59, UInt<1>("h01"), _T_588) @[Lookup.scala 33:37]
    node _T_590 = mux(_T_57, UInt<1>("h01"), _T_589) @[Lookup.scala 33:37]
    node _T_591 = mux(_T_55, UInt<1>("h01"), _T_590) @[Lookup.scala 33:37]
    node _T_592 = mux(_T_53, UInt<1>("h01"), _T_591) @[Lookup.scala 33:37]
    node _T_593 = mux(_T_51, UInt<1>("h01"), _T_592) @[Lookup.scala 33:37]
    node _T_594 = mux(_T_49, UInt<1>("h01"), _T_593) @[Lookup.scala 33:37]
    node _T_595 = mux(_T_47, UInt<1>("h01"), _T_594) @[Lookup.scala 33:37]
    node _T_596 = mux(_T_45, UInt<1>("h01"), _T_595) @[Lookup.scala 33:37]
    node _T_597 = mux(_T_43, UInt<1>("h01"), _T_596) @[Lookup.scala 33:37]
    node _T_598 = mux(_T_41, UInt<1>("h01"), _T_597) @[Lookup.scala 33:37]
    node _T_599 = mux(_T_39, UInt<1>("h01"), _T_598) @[Lookup.scala 33:37]
    node _T_600 = mux(_T_37, UInt<1>("h00"), _T_599) @[Lookup.scala 33:37]
    node _T_601 = mux(_T_35, UInt<1>("h00"), _T_600) @[Lookup.scala 33:37]
    node _T_602 = mux(_T_33, UInt<1>("h00"), _T_601) @[Lookup.scala 33:37]
    node _T_603 = mux(_T_31, UInt<1>("h00"), _T_602) @[Lookup.scala 33:37]
    node _T_604 = mux(_T_29, UInt<1>("h00"), _T_603) @[Lookup.scala 33:37]
    node _T_605 = mux(_T_27, UInt<1>("h00"), _T_604) @[Lookup.scala 33:37]
    node _T_606 = mux(_T_25, UInt<1>("h01"), _T_605) @[Lookup.scala 33:37]
    node _T_607 = mux(_T_23, UInt<1>("h01"), _T_606) @[Lookup.scala 33:37]
    node _T_608 = mux(_T_21, UInt<1>("h01"), _T_607) @[Lookup.scala 33:37]
    node _T_609 = mux(_T_19, UInt<1>("h01"), _T_608) @[Lookup.scala 33:37]
    node _T_610 = mux(_T_17, UInt<1>("h00"), _T_609) @[Lookup.scala 33:37]
    node _T_611 = mux(_T_15, UInt<1>("h00"), _T_610) @[Lookup.scala 33:37]
    node _T_612 = mux(_T_13, UInt<1>("h00"), _T_611) @[Lookup.scala 33:37]
    node _T_613 = mux(_T_11, UInt<1>("h01"), _T_612) @[Lookup.scala 33:37]
    node _T_614 = mux(_T_9, UInt<1>("h01"), _T_613) @[Lookup.scala 33:37]
    node _T_615 = mux(_T_7, UInt<1>("h01"), _T_614) @[Lookup.scala 33:37]
    node _T_616 = mux(_T_5, UInt<1>("h01"), _T_615) @[Lookup.scala 33:37]
    node _T_617 = mux(_T_3, UInt<1>("h01"), _T_616) @[Lookup.scala 33:37]
    node cs0_2 = mux(_T_1, UInt<1>("h01"), _T_617) @[Lookup.scala 33:37]
    node _T_618 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_619 = mux(_T_111, UInt<1>("h00"), _T_618) @[Lookup.scala 33:37]
    node _T_620 = mux(_T_109, UInt<1>("h00"), _T_619) @[Lookup.scala 33:37]
    node _T_621 = mux(_T_107, UInt<1>("h00"), _T_620) @[Lookup.scala 33:37]
    node _T_622 = mux(_T_105, UInt<1>("h00"), _T_621) @[Lookup.scala 33:37]
    node _T_623 = mux(_T_103, UInt<1>("h00"), _T_622) @[Lookup.scala 33:37]
    node _T_624 = mux(_T_101, UInt<1>("h00"), _T_623) @[Lookup.scala 33:37]
    node _T_625 = mux(_T_99, UInt<1>("h00"), _T_624) @[Lookup.scala 33:37]
    node _T_626 = mux(_T_97, UInt<1>("h00"), _T_625) @[Lookup.scala 33:37]
    node _T_627 = mux(_T_95, UInt<1>("h00"), _T_626) @[Lookup.scala 33:37]
    node _T_628 = mux(_T_93, UInt<1>("h00"), _T_627) @[Lookup.scala 33:37]
    node _T_629 = mux(_T_91, UInt<1>("h00"), _T_628) @[Lookup.scala 33:37]
    node _T_630 = mux(_T_89, UInt<1>("h00"), _T_629) @[Lookup.scala 33:37]
    node _T_631 = mux(_T_87, UInt<1>("h00"), _T_630) @[Lookup.scala 33:37]
    node _T_632 = mux(_T_85, UInt<1>("h00"), _T_631) @[Lookup.scala 33:37]
    node _T_633 = mux(_T_83, UInt<1>("h00"), _T_632) @[Lookup.scala 33:37]
    node _T_634 = mux(_T_81, UInt<1>("h00"), _T_633) @[Lookup.scala 33:37]
    node _T_635 = mux(_T_79, UInt<1>("h00"), _T_634) @[Lookup.scala 33:37]
    node _T_636 = mux(_T_77, UInt<1>("h00"), _T_635) @[Lookup.scala 33:37]
    node _T_637 = mux(_T_75, UInt<1>("h00"), _T_636) @[Lookup.scala 33:37]
    node _T_638 = mux(_T_73, UInt<1>("h00"), _T_637) @[Lookup.scala 33:37]
    node _T_639 = mux(_T_71, UInt<1>("h00"), _T_638) @[Lookup.scala 33:37]
    node _T_640 = mux(_T_69, UInt<1>("h00"), _T_639) @[Lookup.scala 33:37]
    node _T_641 = mux(_T_67, UInt<1>("h00"), _T_640) @[Lookup.scala 33:37]
    node _T_642 = mux(_T_65, UInt<1>("h00"), _T_641) @[Lookup.scala 33:37]
    node _T_643 = mux(_T_63, UInt<1>("h00"), _T_642) @[Lookup.scala 33:37]
    node _T_644 = mux(_T_61, UInt<1>("h00"), _T_643) @[Lookup.scala 33:37]
    node _T_645 = mux(_T_59, UInt<1>("h01"), _T_644) @[Lookup.scala 33:37]
    node _T_646 = mux(_T_57, UInt<1>("h00"), _T_645) @[Lookup.scala 33:37]
    node _T_647 = mux(_T_55, UInt<1>("h00"), _T_646) @[Lookup.scala 33:37]
    node _T_648 = mux(_T_53, UInt<1>("h00"), _T_647) @[Lookup.scala 33:37]
    node _T_649 = mux(_T_51, UInt<1>("h00"), _T_648) @[Lookup.scala 33:37]
    node _T_650 = mux(_T_49, UInt<1>("h00"), _T_649) @[Lookup.scala 33:37]
    node _T_651 = mux(_T_47, UInt<1>("h00"), _T_650) @[Lookup.scala 33:37]
    node _T_652 = mux(_T_45, UInt<1>("h00"), _T_651) @[Lookup.scala 33:37]
    node _T_653 = mux(_T_43, UInt<1>("h00"), _T_652) @[Lookup.scala 33:37]
    node _T_654 = mux(_T_41, UInt<1>("h00"), _T_653) @[Lookup.scala 33:37]
    node _T_655 = mux(_T_39, UInt<1>("h00"), _T_654) @[Lookup.scala 33:37]
    node _T_656 = mux(_T_37, UInt<1>("h00"), _T_655) @[Lookup.scala 33:37]
    node _T_657 = mux(_T_35, UInt<1>("h00"), _T_656) @[Lookup.scala 33:37]
    node _T_658 = mux(_T_33, UInt<1>("h00"), _T_657) @[Lookup.scala 33:37]
    node _T_659 = mux(_T_31, UInt<1>("h00"), _T_658) @[Lookup.scala 33:37]
    node _T_660 = mux(_T_29, UInt<1>("h00"), _T_659) @[Lookup.scala 33:37]
    node _T_661 = mux(_T_27, UInt<1>("h00"), _T_660) @[Lookup.scala 33:37]
    node _T_662 = mux(_T_25, UInt<1>("h00"), _T_661) @[Lookup.scala 33:37]
    node _T_663 = mux(_T_23, UInt<1>("h00"), _T_662) @[Lookup.scala 33:37]
    node _T_664 = mux(_T_21, UInt<1>("h00"), _T_663) @[Lookup.scala 33:37]
    node _T_665 = mux(_T_19, UInt<1>("h00"), _T_664) @[Lookup.scala 33:37]
    node _T_666 = mux(_T_17, UInt<1>("h00"), _T_665) @[Lookup.scala 33:37]
    node _T_667 = mux(_T_15, UInt<1>("h00"), _T_666) @[Lookup.scala 33:37]
    node _T_668 = mux(_T_13, UInt<1>("h00"), _T_667) @[Lookup.scala 33:37]
    node _T_669 = mux(_T_11, UInt<1>("h01"), _T_668) @[Lookup.scala 33:37]
    node _T_670 = mux(_T_9, UInt<1>("h01"), _T_669) @[Lookup.scala 33:37]
    node _T_671 = mux(_T_7, UInt<1>("h01"), _T_670) @[Lookup.scala 33:37]
    node _T_672 = mux(_T_5, UInt<1>("h01"), _T_671) @[Lookup.scala 33:37]
    node _T_673 = mux(_T_3, UInt<1>("h01"), _T_672) @[Lookup.scala 33:37]
    node cs0_3 = mux(_T_1, UInt<1>("h01"), _T_673) @[Lookup.scala 33:37]
    node _T_674 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_675 = mux(_T_111, UInt<1>("h00"), _T_674) @[Lookup.scala 33:37]
    node _T_676 = mux(_T_109, UInt<1>("h00"), _T_675) @[Lookup.scala 33:37]
    node _T_677 = mux(_T_107, UInt<1>("h00"), _T_676) @[Lookup.scala 33:37]
    node _T_678 = mux(_T_105, UInt<1>("h00"), _T_677) @[Lookup.scala 33:37]
    node _T_679 = mux(_T_103, UInt<1>("h00"), _T_678) @[Lookup.scala 33:37]
    node _T_680 = mux(_T_101, UInt<1>("h00"), _T_679) @[Lookup.scala 33:37]
    node _T_681 = mux(_T_99, UInt<1>("h00"), _T_680) @[Lookup.scala 33:37]
    node _T_682 = mux(_T_97, UInt<1>("h00"), _T_681) @[Lookup.scala 33:37]
    node _T_683 = mux(_T_95, UInt<1>("h00"), _T_682) @[Lookup.scala 33:37]
    node _T_684 = mux(_T_93, UInt<1>("h00"), _T_683) @[Lookup.scala 33:37]
    node _T_685 = mux(_T_91, UInt<1>("h00"), _T_684) @[Lookup.scala 33:37]
    node _T_686 = mux(_T_89, UInt<1>("h00"), _T_685) @[Lookup.scala 33:37]
    node _T_687 = mux(_T_87, UInt<1>("h00"), _T_686) @[Lookup.scala 33:37]
    node _T_688 = mux(_T_85, UInt<1>("h00"), _T_687) @[Lookup.scala 33:37]
    node _T_689 = mux(_T_83, UInt<1>("h00"), _T_688) @[Lookup.scala 33:37]
    node _T_690 = mux(_T_81, UInt<1>("h00"), _T_689) @[Lookup.scala 33:37]
    node _T_691 = mux(_T_79, UInt<1>("h00"), _T_690) @[Lookup.scala 33:37]
    node _T_692 = mux(_T_77, UInt<1>("h00"), _T_691) @[Lookup.scala 33:37]
    node _T_693 = mux(_T_75, UInt<1>("h00"), _T_692) @[Lookup.scala 33:37]
    node _T_694 = mux(_T_73, UInt<1>("h00"), _T_693) @[Lookup.scala 33:37]
    node _T_695 = mux(_T_71, UInt<1>("h00"), _T_694) @[Lookup.scala 33:37]
    node _T_696 = mux(_T_69, UInt<1>("h00"), _T_695) @[Lookup.scala 33:37]
    node _T_697 = mux(_T_67, UInt<1>("h00"), _T_696) @[Lookup.scala 33:37]
    node _T_698 = mux(_T_65, UInt<1>("h00"), _T_697) @[Lookup.scala 33:37]
    node _T_699 = mux(_T_63, UInt<1>("h00"), _T_698) @[Lookup.scala 33:37]
    node _T_700 = mux(_T_61, UInt<1>("h01"), _T_699) @[Lookup.scala 33:37]
    node _T_701 = mux(_T_59, UInt<1>("h00"), _T_700) @[Lookup.scala 33:37]
    node _T_702 = mux(_T_57, UInt<1>("h00"), _T_701) @[Lookup.scala 33:37]
    node _T_703 = mux(_T_55, UInt<1>("h00"), _T_702) @[Lookup.scala 33:37]
    node _T_704 = mux(_T_53, UInt<1>("h00"), _T_703) @[Lookup.scala 33:37]
    node _T_705 = mux(_T_51, UInt<1>("h00"), _T_704) @[Lookup.scala 33:37]
    node _T_706 = mux(_T_49, UInt<1>("h00"), _T_705) @[Lookup.scala 33:37]
    node _T_707 = mux(_T_47, UInt<1>("h00"), _T_706) @[Lookup.scala 33:37]
    node _T_708 = mux(_T_45, UInt<1>("h00"), _T_707) @[Lookup.scala 33:37]
    node _T_709 = mux(_T_43, UInt<1>("h00"), _T_708) @[Lookup.scala 33:37]
    node _T_710 = mux(_T_41, UInt<1>("h00"), _T_709) @[Lookup.scala 33:37]
    node _T_711 = mux(_T_39, UInt<1>("h00"), _T_710) @[Lookup.scala 33:37]
    node _T_712 = mux(_T_37, UInt<1>("h00"), _T_711) @[Lookup.scala 33:37]
    node _T_713 = mux(_T_35, UInt<1>("h00"), _T_712) @[Lookup.scala 33:37]
    node _T_714 = mux(_T_33, UInt<1>("h00"), _T_713) @[Lookup.scala 33:37]
    node _T_715 = mux(_T_31, UInt<1>("h00"), _T_714) @[Lookup.scala 33:37]
    node _T_716 = mux(_T_29, UInt<1>("h00"), _T_715) @[Lookup.scala 33:37]
    node _T_717 = mux(_T_27, UInt<1>("h00"), _T_716) @[Lookup.scala 33:37]
    node _T_718 = mux(_T_25, UInt<1>("h00"), _T_717) @[Lookup.scala 33:37]
    node _T_719 = mux(_T_23, UInt<1>("h00"), _T_718) @[Lookup.scala 33:37]
    node _T_720 = mux(_T_21, UInt<1>("h00"), _T_719) @[Lookup.scala 33:37]
    node _T_721 = mux(_T_19, UInt<1>("h00"), _T_720) @[Lookup.scala 33:37]
    node _T_722 = mux(_T_17, UInt<1>("h01"), _T_721) @[Lookup.scala 33:37]
    node _T_723 = mux(_T_15, UInt<1>("h01"), _T_722) @[Lookup.scala 33:37]
    node _T_724 = mux(_T_13, UInt<1>("h01"), _T_723) @[Lookup.scala 33:37]
    node _T_725 = mux(_T_11, UInt<1>("h00"), _T_724) @[Lookup.scala 33:37]
    node _T_726 = mux(_T_9, UInt<1>("h00"), _T_725) @[Lookup.scala 33:37]
    node _T_727 = mux(_T_7, UInt<1>("h00"), _T_726) @[Lookup.scala 33:37]
    node _T_728 = mux(_T_5, UInt<1>("h00"), _T_727) @[Lookup.scala 33:37]
    node _T_729 = mux(_T_3, UInt<1>("h00"), _T_728) @[Lookup.scala 33:37]
    node cs0_4 = mux(_T_1, UInt<1>("h00"), _T_729) @[Lookup.scala 33:37]
    node _T_730 = mux(_T_113, UInt<8>("h0ff"), UInt<8>("h0ff")) @[Lookup.scala 33:37]
    node _T_731 = mux(_T_111, UInt<8>("h0ff"), _T_730) @[Lookup.scala 33:37]
    node _T_732 = mux(_T_109, UInt<8>("h0ff"), _T_731) @[Lookup.scala 33:37]
    node _T_733 = mux(_T_107, UInt<8>("h0ff"), _T_732) @[Lookup.scala 33:37]
    node _T_734 = mux(_T_105, UInt<8>("h0ff"), _T_733) @[Lookup.scala 33:37]
    node _T_735 = mux(_T_103, UInt<8>("h0ff"), _T_734) @[Lookup.scala 33:37]
    node _T_736 = mux(_T_101, UInt<8>("h0ff"), _T_735) @[Lookup.scala 33:37]
    node _T_737 = mux(_T_99, UInt<8>("h0ff"), _T_736) @[Lookup.scala 33:37]
    node _T_738 = mux(_T_97, UInt<8>("h0ff"), _T_737) @[Lookup.scala 33:37]
    node _T_739 = mux(_T_95, UInt<8>("h0ff"), _T_738) @[Lookup.scala 33:37]
    node _T_740 = mux(_T_93, UInt<8>("h0ff"), _T_739) @[Lookup.scala 33:37]
    node _T_741 = mux(_T_91, UInt<8>("h0ff"), _T_740) @[Lookup.scala 33:37]
    node _T_742 = mux(_T_89, UInt<8>("h0ff"), _T_741) @[Lookup.scala 33:37]
    node _T_743 = mux(_T_87, UInt<8>("h0ff"), _T_742) @[Lookup.scala 33:37]
    node _T_744 = mux(_T_85, UInt<8>("h0ff"), _T_743) @[Lookup.scala 33:37]
    node _T_745 = mux(_T_83, UInt<8>("h0ff"), _T_744) @[Lookup.scala 33:37]
    node _T_746 = mux(_T_81, UInt<8>("h0ff"), _T_745) @[Lookup.scala 33:37]
    node _T_747 = mux(_T_79, UInt<8>("h0ff"), _T_746) @[Lookup.scala 33:37]
    node _T_748 = mux(_T_77, UInt<8>("h0ff"), _T_747) @[Lookup.scala 33:37]
    node _T_749 = mux(_T_75, UInt<8>("h0ff"), _T_748) @[Lookup.scala 33:37]
    node _T_750 = mux(_T_73, UInt<8>("h0ff"), _T_749) @[Lookup.scala 33:37]
    node _T_751 = mux(_T_71, UInt<8>("h0ff"), _T_750) @[Lookup.scala 33:37]
    node _T_752 = mux(_T_69, UInt<8>("h0ff"), _T_751) @[Lookup.scala 33:37]
    node _T_753 = mux(_T_67, UInt<8>("h0ff"), _T_752) @[Lookup.scala 33:37]
    node _T_754 = mux(_T_65, UInt<8>("h0ff"), _T_753) @[Lookup.scala 33:37]
    node _T_755 = mux(_T_63, UInt<8>("h0ff"), _T_754) @[Lookup.scala 33:37]
    node _T_756 = mux(_T_61, UInt<8>("h0ff"), _T_755) @[Lookup.scala 33:37]
    node _T_757 = mux(_T_59, UInt<8>("h0ff"), _T_756) @[Lookup.scala 33:37]
    node _T_758 = mux(_T_57, UInt<8>("h0ff"), _T_757) @[Lookup.scala 33:37]
    node _T_759 = mux(_T_55, UInt<8>("h0ff"), _T_758) @[Lookup.scala 33:37]
    node _T_760 = mux(_T_53, UInt<8>("h0ff"), _T_759) @[Lookup.scala 33:37]
    node _T_761 = mux(_T_51, UInt<8>("h0ff"), _T_760) @[Lookup.scala 33:37]
    node _T_762 = mux(_T_49, UInt<8>("h0ff"), _T_761) @[Lookup.scala 33:37]
    node _T_763 = mux(_T_47, UInt<8>("h0ff"), _T_762) @[Lookup.scala 33:37]
    node _T_764 = mux(_T_45, UInt<8>("h0ff"), _T_763) @[Lookup.scala 33:37]
    node _T_765 = mux(_T_43, UInt<8>("h0ff"), _T_764) @[Lookup.scala 33:37]
    node _T_766 = mux(_T_41, UInt<8>("h0ff"), _T_765) @[Lookup.scala 33:37]
    node _T_767 = mux(_T_39, UInt<8>("h0ff"), _T_766) @[Lookup.scala 33:37]
    node _T_768 = mux(_T_37, UInt<8>("h0ff"), _T_767) @[Lookup.scala 33:37]
    node _T_769 = mux(_T_35, UInt<8>("h0ff"), _T_768) @[Lookup.scala 33:37]
    node _T_770 = mux(_T_33, UInt<8>("h0ff"), _T_769) @[Lookup.scala 33:37]
    node _T_771 = mux(_T_31, UInt<8>("h0ff"), _T_770) @[Lookup.scala 33:37]
    node _T_772 = mux(_T_29, UInt<8>("h0ff"), _T_771) @[Lookup.scala 33:37]
    node _T_773 = mux(_T_27, UInt<8>("h0ff"), _T_772) @[Lookup.scala 33:37]
    node _T_774 = mux(_T_25, UInt<8>("h0ff"), _T_773) @[Lookup.scala 33:37]
    node _T_775 = mux(_T_23, UInt<8>("h0ff"), _T_774) @[Lookup.scala 33:37]
    node _T_776 = mux(_T_21, UInt<8>("h0ff"), _T_775) @[Lookup.scala 33:37]
    node _T_777 = mux(_T_19, UInt<8>("h0ff"), _T_776) @[Lookup.scala 33:37]
    node _T_778 = mux(_T_17, UInt<8>("h0f"), _T_777) @[Lookup.scala 33:37]
    node _T_779 = mux(_T_15, UInt<8>("h03"), _T_778) @[Lookup.scala 33:37]
    node _T_780 = mux(_T_13, UInt<8>("h01"), _T_779) @[Lookup.scala 33:37]
    node _T_781 = mux(_T_11, UInt<8>("h0ff"), _T_780) @[Lookup.scala 33:37]
    node _T_782 = mux(_T_9, UInt<8>("h0ff"), _T_781) @[Lookup.scala 33:37]
    node _T_783 = mux(_T_7, UInt<8>("h0ff"), _T_782) @[Lookup.scala 33:37]
    node _T_784 = mux(_T_5, UInt<8>("h0ff"), _T_783) @[Lookup.scala 33:37]
    node _T_785 = mux(_T_3, UInt<8>("h0ff"), _T_784) @[Lookup.scala 33:37]
    node cs0_5 = mux(_T_1, UInt<8>("h0ff"), _T_785) @[Lookup.scala 33:37]
    node _T_786 = mux(_T_113, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_787 = mux(_T_111, UInt<3>("h00"), _T_786) @[Lookup.scala 33:37]
    node _T_788 = mux(_T_109, UInt<3>("h00"), _T_787) @[Lookup.scala 33:37]
    node _T_789 = mux(_T_107, UInt<3>("h00"), _T_788) @[Lookup.scala 33:37]
    node _T_790 = mux(_T_105, UInt<3>("h00"), _T_789) @[Lookup.scala 33:37]
    node _T_791 = mux(_T_103, UInt<3>("h00"), _T_790) @[Lookup.scala 33:37]
    node _T_792 = mux(_T_101, UInt<3>("h00"), _T_791) @[Lookup.scala 33:37]
    node _T_793 = mux(_T_99, UInt<3>("h00"), _T_792) @[Lookup.scala 33:37]
    node _T_794 = mux(_T_97, UInt<3>("h00"), _T_793) @[Lookup.scala 33:37]
    node _T_795 = mux(_T_95, UInt<3>("h00"), _T_794) @[Lookup.scala 33:37]
    node _T_796 = mux(_T_93, UInt<3>("h00"), _T_795) @[Lookup.scala 33:37]
    node _T_797 = mux(_T_91, UInt<3>("h00"), _T_796) @[Lookup.scala 33:37]
    node _T_798 = mux(_T_89, UInt<3>("h00"), _T_797) @[Lookup.scala 33:37]
    node _T_799 = mux(_T_87, UInt<3>("h00"), _T_798) @[Lookup.scala 33:37]
    node _T_800 = mux(_T_85, UInt<3>("h00"), _T_799) @[Lookup.scala 33:37]
    node _T_801 = mux(_T_83, UInt<3>("h00"), _T_800) @[Lookup.scala 33:37]
    node _T_802 = mux(_T_81, UInt<3>("h00"), _T_801) @[Lookup.scala 33:37]
    node _T_803 = mux(_T_79, UInt<3>("h00"), _T_802) @[Lookup.scala 33:37]
    node _T_804 = mux(_T_77, UInt<3>("h00"), _T_803) @[Lookup.scala 33:37]
    node _T_805 = mux(_T_75, UInt<3>("h00"), _T_804) @[Lookup.scala 33:37]
    node _T_806 = mux(_T_73, UInt<3>("h00"), _T_805) @[Lookup.scala 33:37]
    node _T_807 = mux(_T_71, UInt<3>("h00"), _T_806) @[Lookup.scala 33:37]
    node _T_808 = mux(_T_69, UInt<3>("h00"), _T_807) @[Lookup.scala 33:37]
    node _T_809 = mux(_T_67, UInt<3>("h00"), _T_808) @[Lookup.scala 33:37]
    node _T_810 = mux(_T_65, UInt<3>("h00"), _T_809) @[Lookup.scala 33:37]
    node _T_811 = mux(_T_63, UInt<3>("h00"), _T_810) @[Lookup.scala 33:37]
    node _T_812 = mux(_T_61, UInt<3>("h00"), _T_811) @[Lookup.scala 33:37]
    node _T_813 = mux(_T_59, UInt<3>("h06"), _T_812) @[Lookup.scala 33:37]
    node _T_814 = mux(_T_57, UInt<3>("h00"), _T_813) @[Lookup.scala 33:37]
    node _T_815 = mux(_T_55, UInt<3>("h00"), _T_814) @[Lookup.scala 33:37]
    node _T_816 = mux(_T_53, UInt<3>("h00"), _T_815) @[Lookup.scala 33:37]
    node _T_817 = mux(_T_51, UInt<3>("h00"), _T_816) @[Lookup.scala 33:37]
    node _T_818 = mux(_T_49, UInt<3>("h00"), _T_817) @[Lookup.scala 33:37]
    node _T_819 = mux(_T_47, UInt<3>("h00"), _T_818) @[Lookup.scala 33:37]
    node _T_820 = mux(_T_45, UInt<3>("h00"), _T_819) @[Lookup.scala 33:37]
    node _T_821 = mux(_T_43, UInt<3>("h00"), _T_820) @[Lookup.scala 33:37]
    node _T_822 = mux(_T_41, UInt<3>("h00"), _T_821) @[Lookup.scala 33:37]
    node _T_823 = mux(_T_39, UInt<3>("h00"), _T_822) @[Lookup.scala 33:37]
    node _T_824 = mux(_T_37, UInt<3>("h00"), _T_823) @[Lookup.scala 33:37]
    node _T_825 = mux(_T_35, UInt<3>("h00"), _T_824) @[Lookup.scala 33:37]
    node _T_826 = mux(_T_33, UInt<3>("h00"), _T_825) @[Lookup.scala 33:37]
    node _T_827 = mux(_T_31, UInt<3>("h00"), _T_826) @[Lookup.scala 33:37]
    node _T_828 = mux(_T_29, UInt<3>("h00"), _T_827) @[Lookup.scala 33:37]
    node _T_829 = mux(_T_27, UInt<3>("h00"), _T_828) @[Lookup.scala 33:37]
    node _T_830 = mux(_T_25, UInt<3>("h00"), _T_829) @[Lookup.scala 33:37]
    node _T_831 = mux(_T_23, UInt<3>("h00"), _T_830) @[Lookup.scala 33:37]
    node _T_832 = mux(_T_21, UInt<3>("h00"), _T_831) @[Lookup.scala 33:37]
    node _T_833 = mux(_T_19, UInt<3>("h00"), _T_832) @[Lookup.scala 33:37]
    node _T_834 = mux(_T_17, UInt<3>("h00"), _T_833) @[Lookup.scala 33:37]
    node _T_835 = mux(_T_15, UInt<3>("h00"), _T_834) @[Lookup.scala 33:37]
    node _T_836 = mux(_T_13, UInt<3>("h00"), _T_835) @[Lookup.scala 33:37]
    node _T_837 = mux(_T_11, UInt<3>("h05"), _T_836) @[Lookup.scala 33:37]
    node _T_838 = mux(_T_9, UInt<3>("h03"), _T_837) @[Lookup.scala 33:37]
    node _T_839 = mux(_T_7, UInt<3>("h01"), _T_838) @[Lookup.scala 33:37]
    node _T_840 = mux(_T_5, UInt<3>("h04"), _T_839) @[Lookup.scala 33:37]
    node _T_841 = mux(_T_3, UInt<3>("h02"), _T_840) @[Lookup.scala 33:37]
    node cs0_6 = mux(_T_1, UInt<3>("h00"), _T_841) @[Lookup.scala 33:37]
    node _T_842 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_843 = mux(_T_111, UInt<1>("h00"), _T_842) @[Lookup.scala 33:37]
    node _T_844 = mux(_T_109, UInt<1>("h00"), _T_843) @[Lookup.scala 33:37]
    node _T_845 = mux(_T_107, UInt<1>("h00"), _T_844) @[Lookup.scala 33:37]
    node _T_846 = mux(_T_105, UInt<1>("h00"), _T_845) @[Lookup.scala 33:37]
    node _T_847 = mux(_T_103, UInt<1>("h00"), _T_846) @[Lookup.scala 33:37]
    node _T_848 = mux(_T_101, UInt<1>("h00"), _T_847) @[Lookup.scala 33:37]
    node _T_849 = mux(_T_99, UInt<1>("h00"), _T_848) @[Lookup.scala 33:37]
    node _T_850 = mux(_T_97, UInt<1>("h00"), _T_849) @[Lookup.scala 33:37]
    node _T_851 = mux(_T_95, UInt<1>("h00"), _T_850) @[Lookup.scala 33:37]
    node _T_852 = mux(_T_93, UInt<1>("h00"), _T_851) @[Lookup.scala 33:37]
    node _T_853 = mux(_T_91, UInt<1>("h00"), _T_852) @[Lookup.scala 33:37]
    node _T_854 = mux(_T_89, UInt<1>("h00"), _T_853) @[Lookup.scala 33:37]
    node _T_855 = mux(_T_87, UInt<1>("h00"), _T_854) @[Lookup.scala 33:37]
    node _T_856 = mux(_T_85, UInt<1>("h00"), _T_855) @[Lookup.scala 33:37]
    node _T_857 = mux(_T_83, UInt<1>("h00"), _T_856) @[Lookup.scala 33:37]
    node _T_858 = mux(_T_81, UInt<1>("h00"), _T_857) @[Lookup.scala 33:37]
    node _T_859 = mux(_T_79, UInt<1>("h00"), _T_858) @[Lookup.scala 33:37]
    node _T_860 = mux(_T_77, UInt<1>("h00"), _T_859) @[Lookup.scala 33:37]
    node _T_861 = mux(_T_75, UInt<1>("h00"), _T_860) @[Lookup.scala 33:37]
    node _T_862 = mux(_T_73, UInt<1>("h00"), _T_861) @[Lookup.scala 33:37]
    node _T_863 = mux(_T_71, UInt<1>("h00"), _T_862) @[Lookup.scala 33:37]
    node _T_864 = mux(_T_69, UInt<1>("h00"), _T_863) @[Lookup.scala 33:37]
    node _T_865 = mux(_T_67, UInt<1>("h00"), _T_864) @[Lookup.scala 33:37]
    node _T_866 = mux(_T_65, UInt<1>("h00"), _T_865) @[Lookup.scala 33:37]
    node _T_867 = mux(_T_63, UInt<1>("h00"), _T_866) @[Lookup.scala 33:37]
    node _T_868 = mux(_T_61, UInt<1>("h00"), _T_867) @[Lookup.scala 33:37]
    node _T_869 = mux(_T_59, UInt<1>("h00"), _T_868) @[Lookup.scala 33:37]
    node _T_870 = mux(_T_57, UInt<1>("h00"), _T_869) @[Lookup.scala 33:37]
    node _T_871 = mux(_T_55, UInt<1>("h00"), _T_870) @[Lookup.scala 33:37]
    node _T_872 = mux(_T_53, UInt<1>("h00"), _T_871) @[Lookup.scala 33:37]
    node _T_873 = mux(_T_51, UInt<1>("h00"), _T_872) @[Lookup.scala 33:37]
    node _T_874 = mux(_T_49, UInt<1>("h00"), _T_873) @[Lookup.scala 33:37]
    node _T_875 = mux(_T_47, UInt<1>("h00"), _T_874) @[Lookup.scala 33:37]
    node _T_876 = mux(_T_45, UInt<1>("h00"), _T_875) @[Lookup.scala 33:37]
    node _T_877 = mux(_T_43, UInt<1>("h00"), _T_876) @[Lookup.scala 33:37]
    node _T_878 = mux(_T_41, UInt<1>("h00"), _T_877) @[Lookup.scala 33:37]
    node _T_879 = mux(_T_39, UInt<1>("h00"), _T_878) @[Lookup.scala 33:37]
    node _T_880 = mux(_T_37, UInt<1>("h00"), _T_879) @[Lookup.scala 33:37]
    node _T_881 = mux(_T_35, UInt<1>("h00"), _T_880) @[Lookup.scala 33:37]
    node _T_882 = mux(_T_33, UInt<1>("h00"), _T_881) @[Lookup.scala 33:37]
    node _T_883 = mux(_T_31, UInt<1>("h00"), _T_882) @[Lookup.scala 33:37]
    node _T_884 = mux(_T_29, UInt<1>("h00"), _T_883) @[Lookup.scala 33:37]
    node _T_885 = mux(_T_27, UInt<1>("h00"), _T_884) @[Lookup.scala 33:37]
    node _T_886 = mux(_T_25, UInt<1>("h00"), _T_885) @[Lookup.scala 33:37]
    node _T_887 = mux(_T_23, UInt<1>("h00"), _T_886) @[Lookup.scala 33:37]
    node _T_888 = mux(_T_21, UInt<1>("h00"), _T_887) @[Lookup.scala 33:37]
    node _T_889 = mux(_T_19, UInt<1>("h00"), _T_888) @[Lookup.scala 33:37]
    node _T_890 = mux(_T_17, UInt<1>("h00"), _T_889) @[Lookup.scala 33:37]
    node _T_891 = mux(_T_15, UInt<1>("h00"), _T_890) @[Lookup.scala 33:37]
    node _T_892 = mux(_T_13, UInt<1>("h00"), _T_891) @[Lookup.scala 33:37]
    node _T_893 = mux(_T_11, UInt<1>("h00"), _T_892) @[Lookup.scala 33:37]
    node _T_894 = mux(_T_9, UInt<1>("h00"), _T_893) @[Lookup.scala 33:37]
    node _T_895 = mux(_T_7, UInt<1>("h00"), _T_894) @[Lookup.scala 33:37]
    node _T_896 = mux(_T_5, UInt<1>("h00"), _T_895) @[Lookup.scala 33:37]
    node _T_897 = mux(_T_3, UInt<1>("h00"), _T_896) @[Lookup.scala 33:37]
    node cs0_7 = mux(_T_1, UInt<1>("h00"), _T_897) @[Lookup.scala 33:37]
    node _T_898 = mux(_T_113, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_899 = mux(_T_111, UInt<1>("h00"), _T_898) @[Lookup.scala 33:37]
    node _T_900 = mux(_T_109, UInt<1>("h00"), _T_899) @[Lookup.scala 33:37]
    node _T_901 = mux(_T_107, UInt<1>("h00"), _T_900) @[Lookup.scala 33:37]
    node _T_902 = mux(_T_105, UInt<1>("h00"), _T_901) @[Lookup.scala 33:37]
    node _T_903 = mux(_T_103, UInt<1>("h00"), _T_902) @[Lookup.scala 33:37]
    node _T_904 = mux(_T_101, UInt<1>("h00"), _T_903) @[Lookup.scala 33:37]
    node _T_905 = mux(_T_99, UInt<1>("h00"), _T_904) @[Lookup.scala 33:37]
    node _T_906 = mux(_T_97, UInt<1>("h00"), _T_905) @[Lookup.scala 33:37]
    node _T_907 = mux(_T_95, UInt<1>("h00"), _T_906) @[Lookup.scala 33:37]
    node _T_908 = mux(_T_93, UInt<1>("h00"), _T_907) @[Lookup.scala 33:37]
    node _T_909 = mux(_T_91, UInt<1>("h00"), _T_908) @[Lookup.scala 33:37]
    node _T_910 = mux(_T_89, UInt<1>("h00"), _T_909) @[Lookup.scala 33:37]
    node _T_911 = mux(_T_87, UInt<1>("h00"), _T_910) @[Lookup.scala 33:37]
    node _T_912 = mux(_T_85, UInt<1>("h00"), _T_911) @[Lookup.scala 33:37]
    node _T_913 = mux(_T_83, UInt<1>("h00"), _T_912) @[Lookup.scala 33:37]
    node _T_914 = mux(_T_81, UInt<1>("h00"), _T_913) @[Lookup.scala 33:37]
    node _T_915 = mux(_T_79, UInt<1>("h00"), _T_914) @[Lookup.scala 33:37]
    node _T_916 = mux(_T_77, UInt<1>("h00"), _T_915) @[Lookup.scala 33:37]
    node _T_917 = mux(_T_75, UInt<1>("h00"), _T_916) @[Lookup.scala 33:37]
    node _T_918 = mux(_T_73, UInt<1>("h00"), _T_917) @[Lookup.scala 33:37]
    node _T_919 = mux(_T_71, UInt<1>("h00"), _T_918) @[Lookup.scala 33:37]
    node _T_920 = mux(_T_69, UInt<1>("h00"), _T_919) @[Lookup.scala 33:37]
    node _T_921 = mux(_T_67, UInt<1>("h00"), _T_920) @[Lookup.scala 33:37]
    node _T_922 = mux(_T_65, UInt<1>("h00"), _T_921) @[Lookup.scala 33:37]
    node _T_923 = mux(_T_63, UInt<1>("h00"), _T_922) @[Lookup.scala 33:37]
    node _T_924 = mux(_T_61, UInt<1>("h00"), _T_923) @[Lookup.scala 33:37]
    node _T_925 = mux(_T_59, UInt<1>("h00"), _T_924) @[Lookup.scala 33:37]
    node _T_926 = mux(_T_57, UInt<1>("h00"), _T_925) @[Lookup.scala 33:37]
    node _T_927 = mux(_T_55, UInt<1>("h00"), _T_926) @[Lookup.scala 33:37]
    node _T_928 = mux(_T_53, UInt<1>("h00"), _T_927) @[Lookup.scala 33:37]
    node _T_929 = mux(_T_51, UInt<1>("h00"), _T_928) @[Lookup.scala 33:37]
    node _T_930 = mux(_T_49, UInt<1>("h00"), _T_929) @[Lookup.scala 33:37]
    node _T_931 = mux(_T_47, UInt<1>("h00"), _T_930) @[Lookup.scala 33:37]
    node _T_932 = mux(_T_45, UInt<1>("h00"), _T_931) @[Lookup.scala 33:37]
    node _T_933 = mux(_T_43, UInt<1>("h00"), _T_932) @[Lookup.scala 33:37]
    node _T_934 = mux(_T_41, UInt<1>("h00"), _T_933) @[Lookup.scala 33:37]
    node _T_935 = mux(_T_39, UInt<1>("h00"), _T_934) @[Lookup.scala 33:37]
    node _T_936 = mux(_T_37, UInt<1>("h00"), _T_935) @[Lookup.scala 33:37]
    node _T_937 = mux(_T_35, UInt<1>("h00"), _T_936) @[Lookup.scala 33:37]
    node _T_938 = mux(_T_33, UInt<1>("h00"), _T_937) @[Lookup.scala 33:37]
    node _T_939 = mux(_T_31, UInt<1>("h00"), _T_938) @[Lookup.scala 33:37]
    node _T_940 = mux(_T_29, UInt<1>("h00"), _T_939) @[Lookup.scala 33:37]
    node _T_941 = mux(_T_27, UInt<1>("h00"), _T_940) @[Lookup.scala 33:37]
    node _T_942 = mux(_T_25, UInt<1>("h00"), _T_941) @[Lookup.scala 33:37]
    node _T_943 = mux(_T_23, UInt<1>("h00"), _T_942) @[Lookup.scala 33:37]
    node _T_944 = mux(_T_21, UInt<1>("h00"), _T_943) @[Lookup.scala 33:37]
    node _T_945 = mux(_T_19, UInt<1>("h00"), _T_944) @[Lookup.scala 33:37]
    node _T_946 = mux(_T_17, UInt<1>("h00"), _T_945) @[Lookup.scala 33:37]
    node _T_947 = mux(_T_15, UInt<1>("h00"), _T_946) @[Lookup.scala 33:37]
    node _T_948 = mux(_T_13, UInt<1>("h00"), _T_947) @[Lookup.scala 33:37]
    node _T_949 = mux(_T_11, UInt<1>("h00"), _T_948) @[Lookup.scala 33:37]
    node _T_950 = mux(_T_9, UInt<1>("h00"), _T_949) @[Lookup.scala 33:37]
    node _T_951 = mux(_T_7, UInt<1>("h00"), _T_950) @[Lookup.scala 33:37]
    node _T_952 = mux(_T_5, UInt<1>("h00"), _T_951) @[Lookup.scala 33:37]
    node _T_953 = mux(_T_3, UInt<1>("h00"), _T_952) @[Lookup.scala 33:37]
    node cs0_8 = mux(_T_1, UInt<1>("h00"), _T_953) @[Lookup.scala 33:37]
    node _T_954 = eq(cs_br_type, UInt<4>("h00")) @[cpath.scala 117:20]
    node _T_955 = eq(cs_br_type, UInt<4>("h01")) @[cpath.scala 118:22]
    node _T_956 = eq(io.dat.dec_br_eq, UInt<1>("h00")) @[cpath.scala 118:38]
    node _T_957 = mux(_T_956, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 118:37]
    node _T_958 = eq(cs_br_type, UInt<4>("h02")) @[cpath.scala 119:24]
    node _T_959 = mux(io.dat.dec_br_eq, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 119:39]
    node _T_960 = eq(cs_br_type, UInt<4>("h03")) @[cpath.scala 120:26]
    node _T_961 = eq(io.dat.dec_br_lt, UInt<1>("h00")) @[cpath.scala 120:42]
    node _T_962 = mux(_T_961, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 120:41]
    node _T_963 = eq(cs_br_type, UInt<4>("h04")) @[cpath.scala 121:28]
    node _T_964 = eq(io.dat.dec_br_ltu, UInt<1>("h00")) @[cpath.scala 121:44]
    node _T_965 = mux(_T_964, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 121:43]
    node _T_966 = eq(cs_br_type, UInt<4>("h05")) @[cpath.scala 122:30]
    node _T_967 = mux(io.dat.dec_br_lt, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 122:45]
    node _T_968 = eq(cs_br_type, UInt<4>("h06")) @[cpath.scala 123:32]
    node _T_969 = mux(io.dat.dec_br_ltu, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 123:47]
    node _T_970 = eq(cs_br_type, UInt<4>("h07")) @[cpath.scala 124:34]
    node _T_971 = eq(cs_br_type, UInt<4>("h08")) @[cpath.scala 125:36]
    node _T_972 = mux(_T_971, UInt<2>("h02"), UInt<2>("h00")) @[cpath.scala 125:24]
    node _T_973 = mux(_T_970, UInt<2>("h01"), _T_972) @[cpath.scala 124:22]
    node _T_974 = mux(_T_968, _T_969, _T_973) @[cpath.scala 123:20]
    node _T_975 = mux(_T_966, _T_967, _T_974) @[cpath.scala 122:18]
    node _T_976 = mux(_T_963, _T_965, _T_975) @[cpath.scala 121:16]
    node _T_977 = mux(_T_960, _T_962, _T_976) @[cpath.scala 120:14]
    node _T_978 = mux(_T_958, _T_959, _T_977) @[cpath.scala 119:12]
    node _T_979 = mux(_T_955, _T_957, _T_978) @[cpath.scala 118:10]
    node _T_980 = mux(_T_954, UInt<2>("h00"), _T_979) @[cpath.scala 117:8]
    node ctrl_dec_pc_sel = mux(UInt<1>("h00"), UInt<2>("h03"), _T_980) @[cpath.scala 116:28]
    io.ctl.dec_pc_sel <= ctrl_dec_pc_sel @[cpath.scala 131:21]
    io.ctl.br_type <= cs_br_type @[cpath.scala 132:21]
    io.ctl.op1_sel <= cs_op1_sel @[cpath.scala 133:21]
    io.ctl.op2_sel <= cs_op2_sel @[cpath.scala 134:21]
    io.ctl.alu_fun <= cs0_0 @[cpath.scala 135:21]
    io.ctl.wb_sel <= cs0_1 @[cpath.scala 136:21]
    io.ctl.rf_wen <= cs0_2 @[cpath.scala 137:21]
    io.ctl.mem_ren <= cs0_3 @[cpath.scala 138:21]
    io.ctl.mem_wen <= cs0_4 @[cpath.scala 139:21]
    io.ctl.mem_mask <= cs0_5 @[cpath.scala 140:21]
    io.ctl.mem_ext <= cs0_6 @[cpath.scala 141:21]
    node _T_981 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[cpath.scala 154:35]
    node nemu_halt = eq(UInt<19>("h05006b"), _T_981) @[cpath.scala 154:35]
    
  module regfile : 
    input clock : Clock
    input reset : Reset
    output io : {flip raddr1 : UInt<5>, flip raddr2 : UInt<5>, rdata1 : UInt<64>, rdata2 : UInt<64>, flip we : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<64>}
    
    cmem rf : UInt<64>[32] @[regfile.scala 20:15]
    node _T = eq(io.raddr1, UInt<1>("h00")) @[regfile.scala 23:30]
    infer mport _T_1 = rf[io.raddr1], clock @[regfile.scala 23:54]
    node _T_2 = mux(_T, UInt<64>("h00"), _T_1) @[regfile.scala 23:19]
    io.rdata1 <= _T_2 @[regfile.scala 23:13]
    node _T_3 = eq(io.raddr2, UInt<1>("h00")) @[regfile.scala 24:30]
    infer mport _T_4 = rf[io.raddr2], clock @[regfile.scala 24:54]
    node _T_5 = mux(_T_3, UInt<64>("h00"), _T_4) @[regfile.scala 24:19]
    io.rdata2 <= _T_5 @[regfile.scala 24:13]
    node _T_6 = neq(io.waddr, UInt<1>("h00")) @[regfile.scala 26:27]
    node _T_7 = and(io.we, _T_6) @[regfile.scala 26:14]
    when _T_7 : @[regfile.scala 26:36]
      infer mport _T_8 = rf[io.waddr], clock @[regfile.scala 27:7]
      _T_8 <= io.wdata @[regfile.scala 27:18]
      skip @[regfile.scala 26:36]
    infer mport _T_9 = rf[UInt<1>("h00")], clock @[regfile.scala 29:61]
    infer mport _T_10 = rf[UInt<1>("h01")], clock @[regfile.scala 29:61]
    infer mport _T_11 = rf[UInt<2>("h02")], clock @[regfile.scala 29:61]
    infer mport _T_12 = rf[UInt<2>("h03")], clock @[regfile.scala 29:61]
    infer mport _T_13 = rf[UInt<3>("h04")], clock @[regfile.scala 29:61]
    infer mport _T_14 = rf[UInt<3>("h05")], clock @[regfile.scala 29:61]
    infer mport _T_15 = rf[UInt<3>("h06")], clock @[regfile.scala 29:61]
    infer mport _T_16 = rf[UInt<3>("h07")], clock @[regfile.scala 29:61]
    infer mport _T_17 = rf[UInt<4>("h08")], clock @[regfile.scala 29:61]
    infer mport _T_18 = rf[UInt<4>("h09")], clock @[regfile.scala 29:61]
    infer mport _T_19 = rf[UInt<4>("h0a")], clock @[regfile.scala 29:61]
    infer mport _T_20 = rf[UInt<4>("h0b")], clock @[regfile.scala 29:61]
    infer mport _T_21 = rf[UInt<4>("h0c")], clock @[regfile.scala 29:61]
    infer mport _T_22 = rf[UInt<4>("h0d")], clock @[regfile.scala 29:61]
    infer mport _T_23 = rf[UInt<4>("h0e")], clock @[regfile.scala 29:61]
    infer mport _T_24 = rf[UInt<4>("h0f")], clock @[regfile.scala 29:61]
    infer mport _T_25 = rf[UInt<5>("h010")], clock @[regfile.scala 29:61]
    infer mport _T_26 = rf[UInt<5>("h011")], clock @[regfile.scala 29:61]
    infer mport _T_27 = rf[UInt<5>("h012")], clock @[regfile.scala 29:61]
    infer mport _T_28 = rf[UInt<5>("h013")], clock @[regfile.scala 29:61]
    infer mport _T_29 = rf[UInt<5>("h014")], clock @[regfile.scala 29:61]
    infer mport _T_30 = rf[UInt<5>("h015")], clock @[regfile.scala 29:61]
    infer mport _T_31 = rf[UInt<5>("h016")], clock @[regfile.scala 29:61]
    infer mport _T_32 = rf[UInt<5>("h017")], clock @[regfile.scala 29:61]
    infer mport _T_33 = rf[UInt<5>("h018")], clock @[regfile.scala 29:61]
    infer mport _T_34 = rf[UInt<5>("h019")], clock @[regfile.scala 29:61]
    infer mport _T_35 = rf[UInt<5>("h01a")], clock @[regfile.scala 29:61]
    infer mport _T_36 = rf[UInt<5>("h01b")], clock @[regfile.scala 29:61]
    infer mport _T_37 = rf[UInt<5>("h01c")], clock @[regfile.scala 29:61]
    infer mport _T_38 = rf[UInt<5>("h01d")], clock @[regfile.scala 29:61]
    infer mport _T_39 = rf[UInt<5>("h01e")], clock @[regfile.scala 29:61]
    infer mport _T_40 = rf[UInt<5>("h01f")], clock @[regfile.scala 29:61]
    wire _T_41 : UInt<64>[32] @[regfile.scala 29:32]
    _T_41[0] <= _T_9 @[regfile.scala 29:32]
    _T_41[1] <= _T_10 @[regfile.scala 29:32]
    _T_41[2] <= _T_11 @[regfile.scala 29:32]
    _T_41[3] <= _T_12 @[regfile.scala 29:32]
    _T_41[4] <= _T_13 @[regfile.scala 29:32]
    _T_41[5] <= _T_14 @[regfile.scala 29:32]
    _T_41[6] <= _T_15 @[regfile.scala 29:32]
    _T_41[7] <= _T_16 @[regfile.scala 29:32]
    _T_41[8] <= _T_17 @[regfile.scala 29:32]
    _T_41[9] <= _T_18 @[regfile.scala 29:32]
    _T_41[10] <= _T_19 @[regfile.scala 29:32]
    _T_41[11] <= _T_20 @[regfile.scala 29:32]
    _T_41[12] <= _T_21 @[regfile.scala 29:32]
    _T_41[13] <= _T_22 @[regfile.scala 29:32]
    _T_41[14] <= _T_23 @[regfile.scala 29:32]
    _T_41[15] <= _T_24 @[regfile.scala 29:32]
    _T_41[16] <= _T_25 @[regfile.scala 29:32]
    _T_41[17] <= _T_26 @[regfile.scala 29:32]
    _T_41[18] <= _T_27 @[regfile.scala 29:32]
    _T_41[19] <= _T_28 @[regfile.scala 29:32]
    _T_41[20] <= _T_29 @[regfile.scala 29:32]
    _T_41[21] <= _T_30 @[regfile.scala 29:32]
    _T_41[22] <= _T_31 @[regfile.scala 29:32]
    _T_41[23] <= _T_32 @[regfile.scala 29:32]
    _T_41[24] <= _T_33 @[regfile.scala 29:32]
    _T_41[25] <= _T_34 @[regfile.scala 29:32]
    _T_41[26] <= _T_35 @[regfile.scala 29:32]
    _T_41[27] <= _T_36 @[regfile.scala 29:32]
    _T_41[28] <= _T_37 @[regfile.scala 29:32]
    _T_41[29] <= _T_38 @[regfile.scala 29:32]
    _T_41[30] <= _T_39 @[regfile.scala 29:32]
    _T_41[31] <= _T_40 @[regfile.scala 29:32]
    infer mport _T_42 = rf[UInt<4>("h0f")], clock @[regfile.scala 31:86]
    node _T_43 = asUInt(reset) @[regfile.scala 31:11]
    node _T_44 = eq(_T_43, UInt<1>("h00")) @[regfile.scala 31:11]
    when _T_44 : @[regfile.scala 31:11]
      printf(clock, UInt<1>(1), "RF: a5 = [%x] rdata1(%d)=[%x] rdata2(%d)=[%x] wdata(%d)=[%x] we=%d\n", _T_42, io.raddr1, io.rdata1, io.raddr2, io.rdata2, io.waddr, io.wdata, io.we) @[regfile.scala 31:11]
      skip @[regfile.scala 31:11]
    
  module Multiplier : 
    input clock : Clock
    input reset : Reset
    output io : {flip start : UInt<1>, flip a : UInt<64>, flip b : UInt<64>, flip op : UInt<5>, stall_req : UInt<1>, mult_out : UInt<64>}
    
    reg last_a : UInt<64>, clock with : (reset => (reset, UInt<1>("h00"))) @[Multiplier.scala 218:23]
    reg last_b : UInt<64>, clock with : (reset => (reset, UInt<1>("h00"))) @[Multiplier.scala 219:23]
    reg last_op : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Multiplier.scala 220:24]
    when io.start : @[Multiplier.scala 222:18]
      last_a <= io.a @[Multiplier.scala 223:12]
      last_b <= io.b @[Multiplier.scala 224:12]
      last_op <= io.op @[Multiplier.scala 225:13]
      skip @[Multiplier.scala 222:18]
    node _T = eq(io.op, UInt<5>("h012")) @[Multiplier.scala 228:23]
    node _T_1 = eq(io.op, UInt<5>("h013")) @[Multiplier.scala 228:43]
    node _T_2 = or(_T, _T_1) @[Multiplier.scala 228:34]
    node _T_3 = eq(io.op, UInt<5>("h014")) @[Multiplier.scala 228:64]
    node _T_4 = or(_T_2, _T_3) @[Multiplier.scala 228:55]
    node _T_5 = eq(io.op, UInt<5>("h015")) @[Multiplier.scala 228:87]
    node _T_6 = or(_T_4, _T_5) @[Multiplier.scala 228:78]
    node _T_7 = eq(io.op, UInt<5>("h01a")) @[Multiplier.scala 228:109]
    node is_mult = or(_T_6, _T_7) @[Multiplier.scala 228:100]
    reg res : UInt<128>, clock with : (reset => (reset, UInt<1>("h00"))) @[Multiplier.scala 229:20]
    reg mult_cnt : UInt<7>, clock with : (reset => (reset, UInt<1>("h00"))) @[Multiplier.scala 230:25]
    reg div_cnt : UInt<7>, clock with : (reset => (reset, UInt<1>("h00"))) @[Multiplier.scala 231:24]
    node sign_a = bits(io.a, 63, 63) @[Multiplier.scala 232:20]
    node sign_wa = bits(io.a, 31, 31) @[Multiplier.scala 233:21]
    node _T_8 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_9 = bits(io.a, 31, 0) @[Multiplier.scala 234:55]
    node _T_10 = cat(_T_8, _T_9) @[Cat.scala 29:58]
    node _T_11 = bits(io.a, 63, 63) @[Multiplier.scala 237:26]
    node _T_12 = not(io.a) @[Multiplier.scala 237:40]
    node _T_13 = add(_T_12, UInt<1>("h01")) @[Multiplier.scala 237:47]
    node _T_14 = tail(_T_13, 1) @[Multiplier.scala 237:47]
    node _T_15 = mux(_T_11, _T_14, io.a) @[Multiplier.scala 237:21]
    node _T_16 = bits(io.a, 63, 63) @[Multiplier.scala 238:28]
    node _T_17 = not(io.a) @[Multiplier.scala 238:42]
    node _T_18 = add(_T_17, UInt<1>("h01")) @[Multiplier.scala 238:49]
    node _T_19 = tail(_T_18, 1) @[Multiplier.scala 238:49]
    node _T_20 = mux(_T_16, _T_19, io.a) @[Multiplier.scala 238:23]
    node _T_21 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_22 = bits(io.a, 31, 0) @[Multiplier.scala 240:41]
    node _T_23 = cat(_T_21, _T_22) @[Cat.scala 29:58]
    node _T_24 = bits(io.a, 63, 63) @[Multiplier.scala 241:25]
    node _T_25 = not(io.a) @[Multiplier.scala 241:39]
    node _T_26 = add(_T_25, UInt<1>("h01")) @[Multiplier.scala 241:46]
    node _T_27 = tail(_T_26, 1) @[Multiplier.scala 241:46]
    node _T_28 = mux(_T_24, _T_27, io.a) @[Multiplier.scala 241:20]
    node _T_29 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_30 = bits(io.a, 31, 31) @[Multiplier.scala 243:45]
    node _T_31 = not(io.a) @[Multiplier.scala 243:53]
    node _T_32 = add(_T_31, UInt<1>("h01")) @[Multiplier.scala 243:60]
    node _T_33 = tail(_T_32, 1) @[Multiplier.scala 243:60]
    node _T_34 = bits(_T_33, 31, 0) @[Multiplier.scala 243:66]
    node _T_35 = bits(io.a, 31, 0) @[Multiplier.scala 243:79]
    node _T_36 = mux(_T_30, _T_34, _T_35) @[Multiplier.scala 243:40]
    node _T_37 = cat(_T_29, _T_36) @[Cat.scala 29:58]
    node _T_38 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_39 = bits(io.a, 31, 0) @[Multiplier.scala 244:42]
    node _T_40 = cat(_T_38, _T_39) @[Cat.scala 29:58]
    node _T_41 = bits(io.a, 63, 63) @[Multiplier.scala 245:25]
    node _T_42 = not(io.a) @[Multiplier.scala 245:39]
    node _T_43 = add(_T_42, UInt<1>("h01")) @[Multiplier.scala 245:46]
    node _T_44 = tail(_T_43, 1) @[Multiplier.scala 245:46]
    node _T_45 = mux(_T_41, _T_44, io.a) @[Multiplier.scala 245:20]
    node _T_46 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_47 = bits(io.a, 31, 31) @[Multiplier.scala 247:45]
    node _T_48 = not(io.a) @[Multiplier.scala 247:53]
    node _T_49 = add(_T_48, UInt<1>("h01")) @[Multiplier.scala 247:60]
    node _T_50 = tail(_T_49, 1) @[Multiplier.scala 247:60]
    node _T_51 = bits(_T_50, 31, 0) @[Multiplier.scala 247:66]
    node _T_52 = bits(io.a, 31, 0) @[Multiplier.scala 247:79]
    node _T_53 = mux(_T_47, _T_51, _T_52) @[Multiplier.scala 247:40]
    node _T_54 = cat(_T_46, _T_53) @[Cat.scala 29:58]
    node _T_55 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_56 = bits(io.a, 31, 0) @[Multiplier.scala 248:42]
    node _T_57 = cat(_T_55, _T_56) @[Cat.scala 29:58]
    node _T_58 = eq(UInt<5>("h012"), io.op) @[Mux.scala 80:60]
    node _T_59 = mux(_T_58, io.a, _T_10) @[Mux.scala 80:57]
    node _T_60 = eq(UInt<5>("h013"), io.op) @[Mux.scala 80:60]
    node _T_61 = mux(_T_60, _T_15, _T_59) @[Mux.scala 80:57]
    node _T_62 = eq(UInt<5>("h014"), io.op) @[Mux.scala 80:60]
    node _T_63 = mux(_T_62, _T_20, _T_61) @[Mux.scala 80:57]
    node _T_64 = eq(UInt<5>("h015"), io.op) @[Mux.scala 80:60]
    node _T_65 = mux(_T_64, io.a, _T_63) @[Mux.scala 80:57]
    node _T_66 = eq(UInt<5>("h01a"), io.op) @[Mux.scala 80:60]
    node _T_67 = mux(_T_66, _T_23, _T_65) @[Mux.scala 80:57]
    node _T_68 = eq(UInt<5>("h016"), io.op) @[Mux.scala 80:60]
    node _T_69 = mux(_T_68, _T_28, _T_67) @[Mux.scala 80:57]
    node _T_70 = eq(UInt<5>("h017"), io.op) @[Mux.scala 80:60]
    node _T_71 = mux(_T_70, io.a, _T_69) @[Mux.scala 80:57]
    node _T_72 = eq(UInt<5>("h01b"), io.op) @[Mux.scala 80:60]
    node _T_73 = mux(_T_72, _T_37, _T_71) @[Mux.scala 80:57]
    node _T_74 = eq(UInt<5>("h01c"), io.op) @[Mux.scala 80:60]
    node _T_75 = mux(_T_74, _T_40, _T_73) @[Mux.scala 80:57]
    node _T_76 = eq(UInt<5>("h018"), io.op) @[Mux.scala 80:60]
    node _T_77 = mux(_T_76, _T_45, _T_75) @[Mux.scala 80:57]
    node _T_78 = eq(UInt<5>("h019"), io.op) @[Mux.scala 80:60]
    node _T_79 = mux(_T_78, io.a, _T_77) @[Mux.scala 80:57]
    node _T_80 = eq(UInt<5>("h01d"), io.op) @[Mux.scala 80:60]
    node _T_81 = mux(_T_80, _T_54, _T_79) @[Mux.scala 80:57]
    node _T_82 = eq(UInt<5>("h01e"), io.op) @[Mux.scala 80:60]
    node abs_a = mux(_T_82, _T_57, _T_81) @[Mux.scala 80:57]
    node sign_b = bits(io.b, 63, 63) @[Multiplier.scala 254:20]
    node sign_wb = bits(io.b, 31, 31) @[Multiplier.scala 255:21]
    node _T_83 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_84 = bits(io.b, 31, 0) @[Multiplier.scala 256:55]
    node _T_85 = cat(_T_83, _T_84) @[Cat.scala 29:58]
    node _T_86 = bits(io.b, 63, 63) @[Multiplier.scala 259:26]
    node _T_87 = not(io.b) @[Multiplier.scala 259:40]
    node _T_88 = add(_T_87, UInt<1>("h01")) @[Multiplier.scala 259:47]
    node _T_89 = tail(_T_88, 1) @[Multiplier.scala 259:47]
    node _T_90 = mux(_T_86, _T_89, io.b) @[Multiplier.scala 259:21]
    node _T_91 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_92 = bits(io.b, 31, 0) @[Multiplier.scala 262:41]
    node _T_93 = cat(_T_91, _T_92) @[Cat.scala 29:58]
    node _T_94 = bits(io.b, 63, 63) @[Multiplier.scala 263:25]
    node _T_95 = not(io.b) @[Multiplier.scala 263:39]
    node _T_96 = add(_T_95, UInt<1>("h01")) @[Multiplier.scala 263:46]
    node _T_97 = tail(_T_96, 1) @[Multiplier.scala 263:46]
    node _T_98 = mux(_T_94, _T_97, io.b) @[Multiplier.scala 263:20]
    node _T_99 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_100 = bits(io.b, 31, 31) @[Multiplier.scala 265:45]
    node _T_101 = not(io.b) @[Multiplier.scala 265:53]
    node _T_102 = add(_T_101, UInt<1>("h01")) @[Multiplier.scala 265:60]
    node _T_103 = tail(_T_102, 1) @[Multiplier.scala 265:60]
    node _T_104 = bits(_T_103, 31, 0) @[Multiplier.scala 265:66]
    node _T_105 = bits(io.b, 31, 0) @[Multiplier.scala 265:79]
    node _T_106 = mux(_T_100, _T_104, _T_105) @[Multiplier.scala 265:40]
    node _T_107 = cat(_T_99, _T_106) @[Cat.scala 29:58]
    node _T_108 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_109 = bits(io.b, 31, 0) @[Multiplier.scala 266:42]
    node _T_110 = cat(_T_108, _T_109) @[Cat.scala 29:58]
    node _T_111 = bits(io.b, 63, 63) @[Multiplier.scala 267:25]
    node _T_112 = not(io.b) @[Multiplier.scala 267:39]
    node _T_113 = add(_T_112, UInt<1>("h01")) @[Multiplier.scala 267:46]
    node _T_114 = tail(_T_113, 1) @[Multiplier.scala 267:46]
    node _T_115 = mux(_T_111, _T_114, io.b) @[Multiplier.scala 267:20]
    node _T_116 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_117 = bits(io.b, 31, 31) @[Multiplier.scala 269:45]
    node _T_118 = not(io.b) @[Multiplier.scala 269:53]
    node _T_119 = add(_T_118, UInt<1>("h01")) @[Multiplier.scala 269:60]
    node _T_120 = tail(_T_119, 1) @[Multiplier.scala 269:60]
    node _T_121 = bits(_T_120, 31, 0) @[Multiplier.scala 269:66]
    node _T_122 = bits(io.b, 31, 0) @[Multiplier.scala 269:79]
    node _T_123 = mux(_T_117, _T_121, _T_122) @[Multiplier.scala 269:40]
    node _T_124 = cat(_T_116, _T_123) @[Cat.scala 29:58]
    node _T_125 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_126 = bits(io.b, 31, 0) @[Multiplier.scala 270:42]
    node _T_127 = cat(_T_125, _T_126) @[Cat.scala 29:58]
    node _T_128 = eq(UInt<5>("h012"), io.op) @[Mux.scala 80:60]
    node _T_129 = mux(_T_128, io.b, _T_85) @[Mux.scala 80:57]
    node _T_130 = eq(UInt<5>("h013"), io.op) @[Mux.scala 80:60]
    node _T_131 = mux(_T_130, _T_90, _T_129) @[Mux.scala 80:57]
    node _T_132 = eq(UInt<5>("h014"), io.op) @[Mux.scala 80:60]
    node _T_133 = mux(_T_132, io.b, _T_131) @[Mux.scala 80:57]
    node _T_134 = eq(UInt<5>("h015"), io.op) @[Mux.scala 80:60]
    node _T_135 = mux(_T_134, io.b, _T_133) @[Mux.scala 80:57]
    node _T_136 = eq(UInt<5>("h01a"), io.op) @[Mux.scala 80:60]
    node _T_137 = mux(_T_136, _T_93, _T_135) @[Mux.scala 80:57]
    node _T_138 = eq(UInt<5>("h016"), io.op) @[Mux.scala 80:60]
    node _T_139 = mux(_T_138, _T_98, _T_137) @[Mux.scala 80:57]
    node _T_140 = eq(UInt<5>("h017"), io.op) @[Mux.scala 80:60]
    node _T_141 = mux(_T_140, io.b, _T_139) @[Mux.scala 80:57]
    node _T_142 = eq(UInt<5>("h01b"), io.op) @[Mux.scala 80:60]
    node _T_143 = mux(_T_142, _T_107, _T_141) @[Mux.scala 80:57]
    node _T_144 = eq(UInt<5>("h01c"), io.op) @[Mux.scala 80:60]
    node _T_145 = mux(_T_144, _T_110, _T_143) @[Mux.scala 80:57]
    node _T_146 = eq(UInt<5>("h018"), io.op) @[Mux.scala 80:60]
    node _T_147 = mux(_T_146, _T_115, _T_145) @[Mux.scala 80:57]
    node _T_148 = eq(UInt<5>("h019"), io.op) @[Mux.scala 80:60]
    node _T_149 = mux(_T_148, io.b, _T_147) @[Mux.scala 80:57]
    node _T_150 = eq(UInt<5>("h01d"), io.op) @[Mux.scala 80:60]
    node _T_151 = mux(_T_150, _T_124, _T_149) @[Mux.scala 80:57]
    node _T_152 = eq(UInt<5>("h01e"), io.op) @[Mux.scala 80:60]
    node abs_b = mux(_T_152, _T_127, _T_151) @[Mux.scala 80:57]
    node _T_153 = eq(sign_a, sign_b) @[Multiplier.scala 273:27]
    node _T_154 = not(res) @[Multiplier.scala 273:46]
    node _T_155 = add(_T_154, UInt<1>("h01")) @[Multiplier.scala 273:52]
    node _T_156 = tail(_T_155, 1) @[Multiplier.scala 273:52]
    node res_ss = mux(_T_153, res, _T_156) @[Multiplier.scala 273:19]
    node _T_157 = eq(sign_a, UInt<1>("h00")) @[Multiplier.scala 274:27]
    node _T_158 = not(res) @[Multiplier.scala 274:43]
    node _T_159 = add(_T_158, UInt<1>("h01")) @[Multiplier.scala 274:49]
    node _T_160 = tail(_T_159, 1) @[Multiplier.scala 274:49]
    node res_su = mux(_T_157, res, _T_160) @[Multiplier.scala 274:19]
    node _T_161 = eq(sign_a, sign_b) @[Multiplier.scala 275:29]
    node _T_162 = bits(res, 63, 0) @[Multiplier.scala 275:44]
    node _T_163 = bits(res, 63, 0) @[Multiplier.scala 275:65]
    node _T_164 = not(_T_163) @[Multiplier.scala 275:61]
    node _T_165 = add(_T_164, UInt<1>("h01")) @[Multiplier.scala 275:80]
    node _T_166 = tail(_T_165, 1) @[Multiplier.scala 275:80]
    node res_divs = mux(_T_161, _T_162, _T_166) @[Multiplier.scala 275:21]
    node _T_167 = eq(sign_a, UInt<1>("h00")) @[Multiplier.scala 276:29]
    node _T_168 = bits(res, 127, 64) @[Multiplier.scala 276:41]
    node _T_169 = bits(res, 127, 64) @[Multiplier.scala 276:69]
    node _T_170 = not(_T_169) @[Multiplier.scala 276:65]
    node _T_171 = add(_T_170, UInt<1>("h01")) @[Multiplier.scala 276:91]
    node _T_172 = tail(_T_171, 1) @[Multiplier.scala 276:91]
    node res_rems = mux(_T_167, _T_168, _T_172) @[Multiplier.scala 276:21]
    node _T_173 = eq(sign_wa, sign_wb) @[Multiplier.scala 277:31]
    node _T_174 = bits(res, 31, 0) @[Multiplier.scala 277:47]
    node _T_175 = bits(res, 31, 0) @[Multiplier.scala 277:62]
    node _T_176 = not(_T_175) @[Multiplier.scala 277:58]
    node _T_177 = add(_T_176, UInt<1>("h01")) @[Multiplier.scala 277:71]
    node _T_178 = tail(_T_177, 1) @[Multiplier.scala 277:71]
    node res_divsw = mux(_T_173, _T_174, _T_178) @[Multiplier.scala 277:22]
    node _T_179 = eq(sign_a, UInt<1>("h00")) @[Multiplier.scala 278:30]
    node _T_180 = bits(res, 95, 64) @[Multiplier.scala 278:42]
    node _T_181 = bits(res, 95, 64) @[Multiplier.scala 278:67]
    node _T_182 = not(_T_181) @[Multiplier.scala 278:63]
    node _T_183 = add(_T_182, UInt<1>("h01")) @[Multiplier.scala 278:86]
    node _T_184 = tail(_T_183, 1) @[Multiplier.scala 278:86]
    node res_remsw = mux(_T_179, _T_180, _T_184) @[Multiplier.scala 278:22]
    reg last_stall_req : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Multiplier.scala 279:31]
    wire step_result : UInt<128>
    step_result <= UInt<1>("h00")
    wire front_val : UInt<65>
    front_val <= UInt<1>("h00")
    last_stall_req <= io.stall_req @[Multiplier.scala 283:18]
    when io.start : @[Multiplier.scala 285:18]
      when is_mult : @[Multiplier.scala 286:19]
        when io.stall_req : @[Multiplier.scala 287:27]
          node _T_185 = add(mult_cnt, UInt<1>("h01")) @[Multiplier.scala 288:30]
          node _T_186 = tail(_T_185, 1) @[Multiplier.scala 288:30]
          mult_cnt <= _T_186 @[Multiplier.scala 288:18]
          skip @[Multiplier.scala 287:27]
        else : @[Multiplier.scala 289:19]
          mult_cnt <= UInt<1>("h00") @[Multiplier.scala 290:18]
          skip @[Multiplier.scala 289:19]
        when io.stall_req : @[Multiplier.scala 292:26]
          node _T_187 = eq(last_stall_req, UInt<1>("h00")) @[Multiplier.scala 293:14]
          when _T_187 : @[Multiplier.scala 293:31]
            node _T_188 = mux(UInt<1>("h00"), UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12]
            node _T_189 = cat(_T_188, abs_b) @[Cat.scala 29:58]
            res <= _T_189 @[Multiplier.scala 294:15]
            skip @[Multiplier.scala 293:31]
          else : @[Multiplier.scala 295:21]
            node _T_190 = bits(front_val, 64, 64) @[Multiplier.scala 296:31]
            node _T_191 = bits(step_result, 127, 1) @[Multiplier.scala 296:50]
            node _T_192 = cat(_T_190, _T_191) @[Cat.scala 29:58]
            res <= _T_192 @[Multiplier.scala 296:15]
            skip @[Multiplier.scala 295:21]
          skip @[Multiplier.scala 292:26]
        skip @[Multiplier.scala 286:19]
      else : @[Multiplier.scala 299:17]
        when io.stall_req : @[Multiplier.scala 300:27]
          node _T_193 = add(div_cnt, UInt<1>("h01")) @[Multiplier.scala 301:28]
          node _T_194 = tail(_T_193, 1) @[Multiplier.scala 301:28]
          div_cnt <= _T_194 @[Multiplier.scala 301:17]
          skip @[Multiplier.scala 300:27]
        else : @[Multiplier.scala 302:19]
          div_cnt <= UInt<1>("h00") @[Multiplier.scala 303:17]
          skip @[Multiplier.scala 302:19]
        when io.stall_req : @[Multiplier.scala 305:26]
          node _T_195 = eq(last_stall_req, UInt<1>("h00")) @[Multiplier.scala 306:14]
          when _T_195 : @[Multiplier.scala 306:31]
            node _T_196 = mux(UInt<1>("h00"), UInt<63>("h07fffffffffffffff"), UInt<63>("h00")) @[Bitwise.scala 72:12]
            node _T_197 = cat(_T_196, abs_a) @[Cat.scala 29:58]
            node _T_198 = cat(_T_197, UInt<1>("h00")) @[Cat.scala 29:58]
            res <= _T_198 @[Multiplier.scala 307:15]
            skip @[Multiplier.scala 306:31]
          else : @[Multiplier.scala 308:40]
            node _T_199 = eq(div_cnt, UInt<7>("h040")) @[Multiplier.scala 308:28]
            when _T_199 : @[Multiplier.scala 308:40]
              node _T_200 = bits(front_val, 63, 63) @[Multiplier.scala 309:31]
              node _T_201 = bits(step_result, 127, 65) @[Multiplier.scala 309:54]
              node _T_202 = bits(step_result, 63, 0) @[Multiplier.scala 309:91]
              node _T_203 = cat(_T_200, _T_201) @[Cat.scala 29:58]
              node _T_204 = cat(_T_203, _T_202) @[Cat.scala 29:58]
              res <= _T_204 @[Multiplier.scala 309:15]
              skip @[Multiplier.scala 308:40]
            else : @[Multiplier.scala 310:21]
              res <= step_result @[Multiplier.scala 311:15]
              skip @[Multiplier.scala 310:21]
          skip @[Multiplier.scala 305:26]
        skip @[Multiplier.scala 299:17]
      skip @[Multiplier.scala 285:18]
    when is_mult : @[Multiplier.scala 321:17]
      node _T_205 = bits(res, 0, 0) @[Multiplier.scala 322:43]
      node _T_206 = mux(_T_205, abs_a, UInt<64>("h00")) @[Multiplier.scala 322:39]
      node _T_207 = cat(UInt<1>("h00"), _T_206) @[Cat.scala 29:58]
      node _T_208 = bits(res, 127, 64) @[Multiplier.scala 322:92]
      node _T_209 = cat(UInt<1>("h00"), _T_208) @[Cat.scala 29:58]
      node _T_210 = add(_T_207, _T_209) @[Multiplier.scala 322:69]
      node _T_211 = tail(_T_210, 1) @[Multiplier.scala 322:69]
      front_val <= _T_211 @[Multiplier.scala 322:15]
      node _T_212 = bits(front_val, 63, 0) @[Multiplier.scala 323:33]
      node _T_213 = bits(res, 63, 0) @[Multiplier.scala 323:51]
      node _T_214 = cat(_T_212, _T_213) @[Cat.scala 29:58]
      step_result <= _T_214 @[Multiplier.scala 323:17]
      node _T_215 = neq(mult_cnt, UInt<7>("h041")) @[Multiplier.scala 324:43]
      node _T_216 = eq(last_stall_req, UInt<1>("h00")) @[Multiplier.scala 324:64]
      node _T_217 = eq(io.a, last_a) @[Multiplier.scala 215:7]
      node _T_218 = eq(io.b, last_b) @[Multiplier.scala 215:19]
      node _T_219 = and(_T_217, _T_218) @[Multiplier.scala 215:14]
      node _T_220 = eq(last_op, UInt<5>("h015")) @[Multiplier.scala 203:19]
      node _T_221 = eq(last_op, UInt<5>("h013")) @[Multiplier.scala 203:46]
      node _T_222 = or(_T_220, _T_221) @[Multiplier.scala 203:32]
      node _T_223 = eq(last_op, UInt<5>("h014")) @[Multiplier.scala 203:72]
      node _T_224 = or(_T_222, _T_223) @[Multiplier.scala 203:58]
      node _T_225 = eq(io.op, UInt<5>("h012")) @[Multiplier.scala 203:93]
      node _T_226 = and(_T_224, _T_225) @[Multiplier.scala 203:87]
      node _T_227 = eq(last_op, UInt<5>("h016")) @[Multiplier.scala 204:19]
      node _T_228 = eq(io.op, UInt<5>("h018")) @[Multiplier.scala 204:36]
      node _T_229 = and(_T_227, _T_228) @[Multiplier.scala 204:30]
      node _T_230 = or(_T_226, _T_229) @[Multiplier.scala 203:105]
      node _T_231 = eq(last_op, UInt<5>("h017")) @[Multiplier.scala 205:19]
      node _T_232 = eq(io.op, UInt<5>("h019")) @[Multiplier.scala 205:37]
      node _T_233 = and(_T_231, _T_232) @[Multiplier.scala 205:31]
      node _T_234 = or(_T_230, _T_233) @[Multiplier.scala 204:48]
      node _T_235 = eq(last_op, UInt<5>("h01c")) @[Multiplier.scala 206:19]
      node _T_236 = eq(io.op, UInt<5>("h01e")) @[Multiplier.scala 206:38]
      node _T_237 = and(_T_235, _T_236) @[Multiplier.scala 206:32]
      node _T_238 = or(_T_234, _T_237) @[Multiplier.scala 205:50]
      node _T_239 = eq(last_op, UInt<5>("h01b")) @[Multiplier.scala 207:19]
      node _T_240 = eq(io.op, UInt<5>("h01d")) @[Multiplier.scala 207:37]
      node _T_241 = and(_T_239, _T_240) @[Multiplier.scala 207:31]
      node _T_242 = or(_T_238, _T_241) @[Multiplier.scala 206:52]
      node _T_243 = eq(io.op, UInt<5>("h016")) @[Multiplier.scala 208:11]
      node _T_244 = eq(last_op, UInt<5>("h018")) @[Multiplier.scala 208:36]
      node _T_245 = and(_T_243, _T_244) @[Multiplier.scala 208:22]
      node _T_246 = or(_T_242, _T_245) @[Multiplier.scala 207:50]
      node _T_247 = eq(io.op, UInt<5>("h017")) @[Multiplier.scala 209:11]
      node _T_248 = eq(last_op, UInt<5>("h019")) @[Multiplier.scala 209:37]
      node _T_249 = and(_T_247, _T_248) @[Multiplier.scala 209:23]
      node _T_250 = or(_T_246, _T_249) @[Multiplier.scala 208:48]
      node _T_251 = eq(io.op, UInt<5>("h01c")) @[Multiplier.scala 210:11]
      node _T_252 = eq(last_op, UInt<5>("h01e")) @[Multiplier.scala 210:38]
      node _T_253 = and(_T_251, _T_252) @[Multiplier.scala 210:24]
      node _T_254 = or(_T_250, _T_253) @[Multiplier.scala 209:50]
      node _T_255 = eq(io.op, UInt<5>("h01b")) @[Multiplier.scala 211:11]
      node _T_256 = eq(last_op, UInt<5>("h01d")) @[Multiplier.scala 211:37]
      node _T_257 = and(_T_255, _T_256) @[Multiplier.scala 211:23]
      node _T_258 = or(_T_254, _T_257) @[Multiplier.scala 210:52]
      node _T_259 = and(_T_219, _T_258) @[Multiplier.scala 215:26]
      node _T_260 = eq(_T_259, UInt<1>("h00")) @[Multiplier.scala 324:83]
      node _T_261 = and(_T_216, _T_260) @[Multiplier.scala 324:80]
      node _T_262 = or(_T_215, _T_261) @[Multiplier.scala 324:60]
      node _T_263 = and(io.start, _T_262) @[Multiplier.scala 324:30]
      io.stall_req <= _T_263 @[Multiplier.scala 324:18]
      node _T_264 = bits(res, 31, 31) @[Multiplier.scala 325:53]
      node _T_265 = bits(_T_264, 0, 0) @[Bitwise.scala 72:15]
      node _T_266 = mux(_T_265, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_267 = bits(res, 31, 0) @[Multiplier.scala 325:63]
      node _T_268 = cat(_T_266, _T_267) @[Cat.scala 29:58]
      node _T_269 = bits(res, 63, 0) @[Multiplier.scala 327:22]
      node _T_270 = bits(res_ss, 127, 64) @[Multiplier.scala 328:26]
      node _T_271 = bits(res_su, 127, 64) @[Multiplier.scala 329:28]
      node _T_272 = bits(res, 127, 64) @[Multiplier.scala 330:24]
      node _T_273 = bits(res, 31, 31) @[Multiplier.scala 331:36]
      node _T_274 = bits(_T_273, 0, 0) @[Bitwise.scala 72:15]
      node _T_275 = mux(_T_274, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_276 = bits(res, 31, 0) @[Multiplier.scala 331:46]
      node _T_277 = cat(_T_275, _T_276) @[Cat.scala 29:58]
      node _T_278 = eq(UInt<5>("h012"), io.op) @[Mux.scala 80:60]
      node _T_279 = mux(_T_278, _T_269, _T_268) @[Mux.scala 80:57]
      node _T_280 = eq(UInt<5>("h013"), io.op) @[Mux.scala 80:60]
      node _T_281 = mux(_T_280, _T_270, _T_279) @[Mux.scala 80:57]
      node _T_282 = eq(UInt<5>("h014"), io.op) @[Mux.scala 80:60]
      node _T_283 = mux(_T_282, _T_271, _T_281) @[Mux.scala 80:57]
      node _T_284 = eq(UInt<5>("h015"), io.op) @[Mux.scala 80:60]
      node _T_285 = mux(_T_284, _T_272, _T_283) @[Mux.scala 80:57]
      node _T_286 = eq(UInt<5>("h01a"), io.op) @[Mux.scala 80:60]
      node _T_287 = mux(_T_286, _T_277, _T_285) @[Mux.scala 80:57]
      io.mult_out <= _T_287 @[Multiplier.scala 325:17]
      skip @[Multiplier.scala 321:17]
    else : @[Multiplier.scala 334:15]
      node _T_288 = bits(res, 127, 64) @[Multiplier.scala 335:25]
      node _T_289 = geq(_T_288, abs_b) @[Multiplier.scala 335:46]
      node _T_290 = bits(res, 127, 64) @[Multiplier.scala 335:59]
      node _T_291 = sub(_T_290, abs_b) @[Multiplier.scala 335:80]
      node _T_292 = tail(_T_291, 1) @[Multiplier.scala 335:80]
      node _T_293 = bits(res, 127, 64) @[Multiplier.scala 335:92]
      node _T_294 = mux(_T_289, _T_292, _T_293) @[Multiplier.scala 335:21]
      front_val <= _T_294 @[Multiplier.scala 335:15]
      node _T_295 = bits(front_val, 62, 0) @[Multiplier.scala 336:33]
      node _T_296 = bits(res, 63, 0) @[Multiplier.scala 336:51]
      node _T_297 = bits(res, 127, 64) @[Multiplier.scala 336:70]
      node _T_298 = geq(_T_297, abs_b) @[Multiplier.scala 336:91]
      node _T_299 = cat(_T_295, _T_296) @[Cat.scala 29:58]
      node _T_300 = cat(_T_299, _T_298) @[Cat.scala 29:58]
      step_result <= _T_300 @[Multiplier.scala 336:17]
      node _T_301 = neq(div_cnt, UInt<7>("h041")) @[Multiplier.scala 337:42]
      node _T_302 = eq(last_stall_req, UInt<1>("h00")) @[Multiplier.scala 337:63]
      node _T_303 = eq(io.a, last_a) @[Multiplier.scala 215:7]
      node _T_304 = eq(io.b, last_b) @[Multiplier.scala 215:19]
      node _T_305 = and(_T_303, _T_304) @[Multiplier.scala 215:14]
      node _T_306 = eq(last_op, UInt<5>("h015")) @[Multiplier.scala 203:19]
      node _T_307 = eq(last_op, UInt<5>("h013")) @[Multiplier.scala 203:46]
      node _T_308 = or(_T_306, _T_307) @[Multiplier.scala 203:32]
      node _T_309 = eq(last_op, UInt<5>("h014")) @[Multiplier.scala 203:72]
      node _T_310 = or(_T_308, _T_309) @[Multiplier.scala 203:58]
      node _T_311 = eq(io.op, UInt<5>("h012")) @[Multiplier.scala 203:93]
      node _T_312 = and(_T_310, _T_311) @[Multiplier.scala 203:87]
      node _T_313 = eq(last_op, UInt<5>("h016")) @[Multiplier.scala 204:19]
      node _T_314 = eq(io.op, UInt<5>("h018")) @[Multiplier.scala 204:36]
      node _T_315 = and(_T_313, _T_314) @[Multiplier.scala 204:30]
      node _T_316 = or(_T_312, _T_315) @[Multiplier.scala 203:105]
      node _T_317 = eq(last_op, UInt<5>("h017")) @[Multiplier.scala 205:19]
      node _T_318 = eq(io.op, UInt<5>("h019")) @[Multiplier.scala 205:37]
      node _T_319 = and(_T_317, _T_318) @[Multiplier.scala 205:31]
      node _T_320 = or(_T_316, _T_319) @[Multiplier.scala 204:48]
      node _T_321 = eq(last_op, UInt<5>("h01c")) @[Multiplier.scala 206:19]
      node _T_322 = eq(io.op, UInt<5>("h01e")) @[Multiplier.scala 206:38]
      node _T_323 = and(_T_321, _T_322) @[Multiplier.scala 206:32]
      node _T_324 = or(_T_320, _T_323) @[Multiplier.scala 205:50]
      node _T_325 = eq(last_op, UInt<5>("h01b")) @[Multiplier.scala 207:19]
      node _T_326 = eq(io.op, UInt<5>("h01d")) @[Multiplier.scala 207:37]
      node _T_327 = and(_T_325, _T_326) @[Multiplier.scala 207:31]
      node _T_328 = or(_T_324, _T_327) @[Multiplier.scala 206:52]
      node _T_329 = eq(io.op, UInt<5>("h016")) @[Multiplier.scala 208:11]
      node _T_330 = eq(last_op, UInt<5>("h018")) @[Multiplier.scala 208:36]
      node _T_331 = and(_T_329, _T_330) @[Multiplier.scala 208:22]
      node _T_332 = or(_T_328, _T_331) @[Multiplier.scala 207:50]
      node _T_333 = eq(io.op, UInt<5>("h017")) @[Multiplier.scala 209:11]
      node _T_334 = eq(last_op, UInt<5>("h019")) @[Multiplier.scala 209:37]
      node _T_335 = and(_T_333, _T_334) @[Multiplier.scala 209:23]
      node _T_336 = or(_T_332, _T_335) @[Multiplier.scala 208:48]
      node _T_337 = eq(io.op, UInt<5>("h01c")) @[Multiplier.scala 210:11]
      node _T_338 = eq(last_op, UInt<5>("h01e")) @[Multiplier.scala 210:38]
      node _T_339 = and(_T_337, _T_338) @[Multiplier.scala 210:24]
      node _T_340 = or(_T_336, _T_339) @[Multiplier.scala 209:50]
      node _T_341 = eq(io.op, UInt<5>("h01b")) @[Multiplier.scala 211:11]
      node _T_342 = eq(last_op, UInt<5>("h01d")) @[Multiplier.scala 211:37]
      node _T_343 = and(_T_341, _T_342) @[Multiplier.scala 211:23]
      node _T_344 = or(_T_340, _T_343) @[Multiplier.scala 210:52]
      node _T_345 = and(_T_305, _T_344) @[Multiplier.scala 215:26]
      node _T_346 = eq(_T_345, UInt<1>("h00")) @[Multiplier.scala 337:82]
      node _T_347 = and(_T_302, _T_346) @[Multiplier.scala 337:79]
      node _T_348 = or(_T_301, _T_347) @[Multiplier.scala 337:59]
      node _T_349 = and(io.start, _T_348) @[Multiplier.scala 337:30]
      io.stall_req <= _T_349 @[Multiplier.scala 337:18]
      node _T_350 = orr(io.b) @[Multiplier.scala 340:28]
      node _T_351 = mux(UInt<1>("h01"), UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12]
      node _T_352 = mux(_T_350, res_divs, _T_351) @[Multiplier.scala 340:22]
      node _T_353 = orr(io.b) @[Multiplier.scala 341:29]
      node _T_354 = bits(res, 63, 0) @[Multiplier.scala 341:37]
      node _T_355 = mux(UInt<1>("h01"), UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12]
      node _T_356 = mux(_T_353, _T_354, _T_355) @[Multiplier.scala 341:23]
      node _T_357 = bits(io.b, 31, 0) @[Multiplier.scala 342:28]
      node _T_358 = orr(_T_357) @[Multiplier.scala 342:36]
      node _T_359 = bits(res_divsw, 31, 31) @[Multiplier.scala 342:63]
      node _T_360 = bits(_T_359, 0, 0) @[Bitwise.scala 72:15]
      node _T_361 = mux(_T_360, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_362 = cat(_T_361, res_divsw) @[Cat.scala 29:58]
      node _T_363 = mux(UInt<1>("h01"), UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12]
      node _T_364 = mux(_T_358, _T_362, _T_363) @[Multiplier.scala 342:23]
      node _T_365 = bits(io.b, 31, 0) @[Multiplier.scala 343:29]
      node _T_366 = orr(_T_365) @[Multiplier.scala 343:37]
      node _T_367 = bits(res, 31, 31) @[Multiplier.scala 343:58]
      node _T_368 = bits(_T_367, 0, 0) @[Bitwise.scala 72:15]
      node _T_369 = mux(_T_368, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_370 = bits(res, 31, 0) @[Multiplier.scala 343:68]
      node _T_371 = cat(_T_369, _T_370) @[Cat.scala 29:58]
      node _T_372 = mux(UInt<1>("h01"), UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12]
      node _T_373 = mux(_T_366, _T_371, _T_372) @[Multiplier.scala 343:24]
      node _T_374 = orr(io.b) @[Multiplier.scala 344:28]
      node _T_375 = mux(_T_374, res_rems, io.a) @[Multiplier.scala 344:22]
      node _T_376 = orr(io.b) @[Multiplier.scala 345:29]
      node _T_377 = bits(res, 127, 64) @[Multiplier.scala 345:37]
      node _T_378 = mux(_T_376, _T_377, io.a) @[Multiplier.scala 345:23]
      node _T_379 = bits(io.b, 31, 0) @[Multiplier.scala 346:28]
      node _T_380 = orr(_T_379) @[Multiplier.scala 346:36]
      node _T_381 = bits(res_remsw, 31, 31) @[Multiplier.scala 346:63]
      node _T_382 = bits(_T_381, 0, 0) @[Bitwise.scala 72:15]
      node _T_383 = mux(_T_382, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_384 = cat(_T_383, res_remsw) @[Cat.scala 29:58]
      node _T_385 = mux(_T_380, _T_384, io.a) @[Multiplier.scala 346:23]
      node _T_386 = bits(io.b, 31, 0) @[Multiplier.scala 347:29]
      node _T_387 = orr(_T_386) @[Multiplier.scala 347:37]
      node _T_388 = bits(res, 95, 95) @[Multiplier.scala 347:58]
      node _T_389 = bits(_T_388, 0, 0) @[Bitwise.scala 72:15]
      node _T_390 = mux(_T_389, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_391 = bits(res, 95, 64) @[Multiplier.scala 347:75]
      node _T_392 = cat(_T_390, _T_391) @[Cat.scala 29:58]
      node _T_393 = mux(_T_387, _T_392, io.a) @[Multiplier.scala 347:24]
      node _T_394 = eq(UInt<5>("h016"), io.op) @[Mux.scala 80:60]
      node _T_395 = mux(_T_394, _T_352, UInt<1>("h00")) @[Mux.scala 80:57]
      node _T_396 = eq(UInt<5>("h017"), io.op) @[Mux.scala 80:60]
      node _T_397 = mux(_T_396, _T_356, _T_395) @[Mux.scala 80:57]
      node _T_398 = eq(UInt<5>("h01b"), io.op) @[Mux.scala 80:60]
      node _T_399 = mux(_T_398, _T_364, _T_397) @[Mux.scala 80:57]
      node _T_400 = eq(UInt<5>("h01c"), io.op) @[Mux.scala 80:60]
      node _T_401 = mux(_T_400, _T_373, _T_399) @[Mux.scala 80:57]
      node _T_402 = eq(UInt<5>("h018"), io.op) @[Mux.scala 80:60]
      node _T_403 = mux(_T_402, _T_375, _T_401) @[Mux.scala 80:57]
      node _T_404 = eq(UInt<5>("h019"), io.op) @[Mux.scala 80:60]
      node _T_405 = mux(_T_404, _T_378, _T_403) @[Mux.scala 80:57]
      node _T_406 = eq(UInt<5>("h01d"), io.op) @[Mux.scala 80:60]
      node _T_407 = mux(_T_406, _T_385, _T_405) @[Mux.scala 80:57]
      node _T_408 = eq(UInt<5>("h01e"), io.op) @[Mux.scala 80:60]
      node _T_409 = mux(_T_408, _T_393, _T_407) @[Mux.scala 80:57]
      io.mult_out <= _T_409 @[Multiplier.scala 338:17]
      skip @[Multiplier.scala 334:15]
    
  module alu : 
    input clock : Clock
    input reset : Reset
    output io : {flip alu_op : UInt<5>, flip src1 : UInt<64>, flip src2 : UInt<64>, result : UInt<64>, stall : UInt<1>}
    
    node _T = eq(io.alu_op, UInt<5>("h012")) @[alu.scala 18:28]
    node _T_1 = eq(io.alu_op, UInt<5>("h013")) @[alu.scala 18:53]
    node _T_2 = or(_T, _T_1) @[alu.scala 18:40]
    node _T_3 = eq(io.alu_op, UInt<5>("h014")) @[alu.scala 18:79]
    node _T_4 = or(_T_2, _T_3) @[alu.scala 18:66]
    node _T_5 = eq(io.alu_op, UInt<5>("h015")) @[alu.scala 19:15]
    node _T_6 = or(_T_4, _T_5) @[alu.scala 18:94]
    node _T_7 = eq(io.alu_op, UInt<5>("h016")) @[alu.scala 19:42]
    node _T_8 = or(_T_6, _T_7) @[alu.scala 19:29]
    node _T_9 = eq(io.alu_op, UInt<5>("h017")) @[alu.scala 19:67]
    node _T_10 = or(_T_8, _T_9) @[alu.scala 19:54]
    node _T_11 = eq(io.alu_op, UInt<5>("h018")) @[alu.scala 20:15]
    node _T_12 = or(_T_10, _T_11) @[alu.scala 19:80]
    node _T_13 = eq(io.alu_op, UInt<5>("h019")) @[alu.scala 20:40]
    node _T_14 = or(_T_12, _T_13) @[alu.scala 20:27]
    node _T_15 = eq(io.alu_op, UInt<5>("h01a")) @[alu.scala 20:66]
    node _T_16 = or(_T_14, _T_15) @[alu.scala 20:53]
    node _T_17 = eq(io.alu_op, UInt<5>("h01b")) @[alu.scala 21:15]
    node _T_18 = or(_T_16, _T_17) @[alu.scala 20:79]
    node _T_19 = eq(io.alu_op, UInt<5>("h01c")) @[alu.scala 21:41]
    node _T_20 = or(_T_18, _T_19) @[alu.scala 21:28]
    node _T_21 = eq(io.alu_op, UInt<5>("h01d")) @[alu.scala 21:68]
    node _T_22 = or(_T_20, _T_21) @[alu.scala 21:55]
    node _T_23 = eq(io.alu_op, UInt<5>("h01e")) @[alu.scala 22:15]
    node isMulDiv = or(_T_22, _T_23) @[alu.scala 21:81]
    inst multiplier of Multiplier @[alu.scala 23:26]
    multiplier.clock <= clock
    multiplier.reset <= reset
    multiplier.io.start <= isMulDiv @[alu.scala 24:23]
    multiplier.io.a <= io.src1 @[alu.scala 25:23]
    multiplier.io.b <= io.src2 @[alu.scala 26:23]
    multiplier.io.op <= io.alu_op @[alu.scala 27:23]
    node _T_24 = and(isMulDiv, multiplier.io.stall_req) @[alu.scala 28:35]
    io.stall <= _T_24 @[alu.scala 28:23]
    node shamt = bits(io.src2, 5, 0) @[alu.scala 33:22]
    node _T_25 = eq(io.alu_op, UInt<5>("h00")) @[alu.scala 38:9]
    node _T_26 = add(io.src1, io.src2) @[alu.scala 38:31]
    node _T_27 = tail(_T_26, 1) @[alu.scala 38:31]
    node _T_28 = eq(io.alu_op, UInt<5>("h01")) @[alu.scala 39:9]
    node _T_29 = sub(io.src1, io.src2) @[alu.scala 39:31]
    node _T_30 = tail(_T_29, 1) @[alu.scala 39:31]
    node _T_31 = eq(io.alu_op, UInt<5>("h06")) @[alu.scala 40:9]
    node _T_32 = and(io.src1, io.src2) @[alu.scala 40:31]
    node _T_33 = eq(io.alu_op, UInt<5>("h07")) @[alu.scala 41:9]
    node _T_34 = or(io.src1, io.src2) @[alu.scala 41:31]
    node _T_35 = eq(io.alu_op, UInt<5>("h08")) @[alu.scala 42:9]
    node _T_36 = xor(io.src1, io.src2) @[alu.scala 42:31]
    node _T_37 = eq(io.alu_op, UInt<5>("h09")) @[alu.scala 43:9]
    node _T_38 = asSInt(io.src1) @[alu.scala 43:37]
    node _T_39 = asSInt(io.src2) @[alu.scala 43:54]
    node _T_40 = lt(_T_38, _T_39) @[alu.scala 43:40]
    node _T_41 = eq(io.alu_op, UInt<5>("h0a")) @[alu.scala 44:9]
    node _T_42 = lt(io.src1, io.src2) @[alu.scala 44:31]
    node _T_43 = eq(io.alu_op, UInt<5>("h02")) @[alu.scala 45:9]
    node _T_44 = dshl(io.src1, shamt) @[alu.scala 45:31]
    node _T_45 = bits(_T_44, 63, 0) @[alu.scala 45:40]
    node _T_46 = eq(io.alu_op, UInt<5>("h04")) @[alu.scala 46:9]
    node _T_47 = asSInt(io.src1) @[alu.scala 46:37]
    node _T_48 = dshr(_T_47, shamt) @[alu.scala 46:40]
    node _T_49 = asUInt(_T_48) @[alu.scala 46:56]
    node _T_50 = eq(io.alu_op, UInt<5>("h05")) @[alu.scala 47:9]
    node _T_51 = bits(io.src1, 31, 31) @[alu.scala 47:42]
    node _T_52 = bits(_T_51, 0, 0) @[Bitwise.scala 72:15]
    node _T_53 = mux(_T_52, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_54 = bits(io.src1, 31, 0) @[alu.scala 47:54]
    node _T_55 = asSInt(_T_54) @[alu.scala 47:67]
    node _T_56 = dshr(_T_55, shamt) @[alu.scala 47:70]
    node _T_57 = asUInt(_T_56) @[alu.scala 47:86]
    node _T_58 = cat(_T_53, _T_57) @[Cat.scala 29:58]
    node _T_59 = eq(io.alu_op, UInt<5>("h03")) @[alu.scala 48:9]
    node _T_60 = dshr(io.src1, shamt) @[alu.scala 48:31]
    node _T_61 = eq(io.alu_op, UInt<5>("h0b")) @[alu.scala 49:9]
    node _T_62 = eq(io.alu_op, UInt<5>("h0c")) @[alu.scala 50:9]
    node _T_63 = mux(isMulDiv, multiplier.io.mult_out, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_64 = mux(_T_62, io.src2, _T_63) @[Mux.scala 98:16]
    node _T_65 = mux(_T_61, io.src1, _T_64) @[Mux.scala 98:16]
    node _T_66 = mux(_T_59, _T_60, _T_65) @[Mux.scala 98:16]
    node _T_67 = mux(_T_50, _T_58, _T_66) @[Mux.scala 98:16]
    node _T_68 = mux(_T_46, _T_49, _T_67) @[Mux.scala 98:16]
    node _T_69 = mux(_T_43, _T_45, _T_68) @[Mux.scala 98:16]
    node _T_70 = mux(_T_41, _T_42, _T_69) @[Mux.scala 98:16]
    node _T_71 = mux(_T_37, _T_40, _T_70) @[Mux.scala 98:16]
    node _T_72 = mux(_T_35, _T_36, _T_71) @[Mux.scala 98:16]
    node _T_73 = mux(_T_33, _T_34, _T_72) @[Mux.scala 98:16]
    node _T_74 = mux(_T_31, _T_32, _T_73) @[Mux.scala 98:16]
    node _T_75 = mux(_T_28, _T_30, _T_74) @[Mux.scala 98:16]
    node _T_76 = mux(_T_25, _T_27, _T_75) @[Mux.scala 98:16]
    io.result <= _T_76 @[alu.scala 37:13]
    node _T_77 = asUInt(reset) @[alu.scala 54:11]
    node _T_78 = eq(_T_77, UInt<1>("h00")) @[alu.scala 54:11]
    when _T_78 : @[alu.scala 54:11]
      printf(clock, UInt<1>(1), "ALU: func = %d, src1=[%x] src2=[%x] result=[%x] ismul = %d stall = %d\n", io.alu_op, io.src1, io.src2, io.result, isMulDiv, io.stall) @[alu.scala 54:11]
      skip @[alu.scala 54:11]
    
  module dpath : 
    input clock : Clock
    input reset : Reset
    output io : {flip ctl : {dec_pc_sel : UInt<2>, br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<5>, wb_sel : UInt<3>, rf_wen : UInt<1>, mem_ren : UInt<1>, mem_wen : UInt<1>, mem_mask : UInt<8>, mem_ext : UInt<3>}, dat : {dec_inst : UInt<64>, dec_br_eq : UInt<1>, dec_br_lt : UInt<1>, dec_br_ltu : UInt<1>}, InstRamIO : {req : UInt<1>, wr : UInt<1>, size : UInt<3>, addr : UInt<64>, wdata : UInt<64>, flip rdata : UInt<64>, flip addr_ok : UInt<1>, flip data_ok : UInt<1>}, DataRamIO : {req : UInt<1>, wr : UInt<1>, size : UInt<3>, addr : UInt<64>, wdata : UInt<64>, flip rdata : UInt<64>, flip addr_ok : UInt<1>, flip data_ok : UInt<1>}}
    
    io.DataRamIO.data_ok is invalid @[dpath.scala 31:6]
    io.DataRamIO.addr_ok is invalid @[dpath.scala 31:6]
    io.DataRamIO.rdata is invalid @[dpath.scala 31:6]
    io.DataRamIO.wdata is invalid @[dpath.scala 31:6]
    io.DataRamIO.addr is invalid @[dpath.scala 31:6]
    io.DataRamIO.size is invalid @[dpath.scala 31:6]
    io.DataRamIO.wr is invalid @[dpath.scala 31:6]
    io.DataRamIO.req is invalid @[dpath.scala 31:6]
    io.InstRamIO.data_ok is invalid @[dpath.scala 31:6]
    io.InstRamIO.addr_ok is invalid @[dpath.scala 31:6]
    io.InstRamIO.rdata is invalid @[dpath.scala 31:6]
    io.InstRamIO.wdata is invalid @[dpath.scala 31:6]
    io.InstRamIO.addr is invalid @[dpath.scala 31:6]
    io.InstRamIO.size is invalid @[dpath.scala 31:6]
    io.InstRamIO.wr is invalid @[dpath.scala 31:6]
    io.InstRamIO.req is invalid @[dpath.scala 31:6]
    io.dat.dec_br_ltu is invalid @[dpath.scala 31:6]
    io.dat.dec_br_lt is invalid @[dpath.scala 31:6]
    io.dat.dec_br_eq is invalid @[dpath.scala 31:6]
    io.dat.dec_inst is invalid @[dpath.scala 31:6]
    io.ctl.mem_ext is invalid @[dpath.scala 31:6]
    io.ctl.mem_mask is invalid @[dpath.scala 31:6]
    io.ctl.mem_wen is invalid @[dpath.scala 31:6]
    io.ctl.mem_ren is invalid @[dpath.scala 31:6]
    io.ctl.rf_wen is invalid @[dpath.scala 31:6]
    io.ctl.wb_sel is invalid @[dpath.scala 31:6]
    io.ctl.alu_fun is invalid @[dpath.scala 31:6]
    io.ctl.op2_sel is invalid @[dpath.scala 31:6]
    io.ctl.op1_sel is invalid @[dpath.scala 31:6]
    io.ctl.br_type is invalid @[dpath.scala 31:6]
    io.ctl.dec_pc_sel is invalid @[dpath.scala 31:6]
    reg fs_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 37:25]
    node _T = sub(UInt<32>("h080000000"), UInt<3>("h04")) @[dpath.scala 38:52]
    node _T_1 = tail(_T, 1) @[dpath.scala 38:52]
    reg if_reg_pc : UInt<64>, clock with : (reset => (reset, _T_1)) @[dpath.scala 38:26]
    reg ds_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 41:25]
    reg dec_reg_inst : UInt<64>, clock with : (reset => (reset, UInt<64>("h04033"))) @[dpath.scala 42:29]
    reg dec_reg_pc : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[dpath.scala 43:27]
    wire ds_allowin : UInt<1> @[dpath.scala 44:24]
    reg es_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 47:25]
    reg exe_reg_inst : UInt<64>, clock with : (reset => (reset, UInt<64>("h04033"))) @[dpath.scala 48:29]
    reg exe_reg_pc : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[dpath.scala 49:27]
    reg exe_reg_wbaddr : UInt<5>, clock @[dpath.scala 50:27]
    reg exe_reg_rs1_addr : UInt<5>, clock @[dpath.scala 51:29]
    reg exe_reg_rs2_addr : UInt<5>, clock @[dpath.scala 52:29]
    reg exe_alu_op1 : UInt<64>, clock @[dpath.scala 53:29]
    reg exe_alu_op2 : UInt<64>, clock @[dpath.scala 54:29]
    reg exe_reg_rs2_data : UInt<64>, clock @[dpath.scala 55:29]
    reg exe_reg_ctrl_op2_sel : UInt, clock @[dpath.scala 56:33]
    reg exe_reg_ctrl_alu_fun : UInt, clock @[dpath.scala 57:33]
    reg exe_reg_ctrl_wb_sel : UInt, clock @[dpath.scala 58:32]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 59:36]
    reg exe_reg_ctrl_mem_ren : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 60:37]
    reg exe_reg_ctrl_mem_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 61:37]
    reg exe_reg_ctrl_mem_mask : UInt<8>, clock with : (reset => (reset, UInt<8>("h0ff"))) @[dpath.scala 62:38]
    reg exe_reg_ctrl_mem_ext : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[dpath.scala 63:37]
    wire es_allowin : UInt<1> @[dpath.scala 64:24]
    reg ms_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 67:25]
    reg mem_reg_pc : UInt<64>, clock @[dpath.scala 68:23]
    reg mem_reg_inst : UInt<64>, clock @[dpath.scala 69:25]
    reg mem_reg_alu_out : UInt<64>, clock @[dpath.scala 70:28]
    reg mem_reg_wbaddr : UInt, clock @[dpath.scala 71:27]
    reg mem_reg_rs1_addr : UInt, clock @[dpath.scala 72:29]
    reg mem_reg_rs2_addr : UInt, clock @[dpath.scala 73:29]
    reg mem_reg_op1_data : UInt<64>, clock @[dpath.scala 74:29]
    reg mem_reg_op2_data : UInt<64>, clock @[dpath.scala 75:29]
    reg mem_reg_rs2_data : UInt<64>, clock @[dpath.scala 76:29]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 77:36]
    reg mem_reg_ctrl_mem_mask : UInt<8>, clock with : (reset => (reset, UInt<8>("h0ff"))) @[dpath.scala 78:38]
    reg mem_reg_ctrl_mem_ext : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[dpath.scala 79:37]
    reg mem_reg_ctrl_wb_sel : UInt, clock @[dpath.scala 80:32]
    wire ms_allowin : UInt<1> @[dpath.scala 81:24]
    reg mem_reg_dram_data : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[dpath.scala 82:34]
    reg ws_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 85:25]
    reg wb_reg_pc : UInt<64>, clock @[dpath.scala 86:22]
    reg wb_reg_wbaddr : UInt, clock @[dpath.scala 87:26]
    reg wb_reg_wbdata : UInt<64>, clock @[dpath.scala 88:26]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 89:35]
    wire ws_allowin : UInt<1> @[dpath.scala 90:24]
    wire if_pc_next : UInt<64> @[dpath.scala 95:24]
    wire dec_brjmp_target : UInt<64> @[dpath.scala 96:30]
    wire dec_jump_reg_target : UInt<64> @[dpath.scala 97:33]
    wire fs_ready_go : UInt<1> @[dpath.scala 100:25]
    wire fs_allowin : UInt<1> @[dpath.scala 101:24]
    wire to_fs_valid : UInt<1> @[dpath.scala 102:25]
    node _T_2 = and(UInt<1>("h01"), io.InstRamIO.addr_ok) @[dpath.scala 108:31]
    to_fs_valid <= _T_2 @[dpath.scala 108:15]
    node _T_3 = add(if_reg_pc, UInt<64>("h04")) @[dpath.scala 110:31]
    node if_pc_plus4 = tail(_T_3, 1) @[dpath.scala 110:31]
    node _T_4 = eq(io.ctl.dec_pc_sel, UInt<2>("h00")) @[dpath.scala 112:39]
    node _T_5 = eq(io.ctl.dec_pc_sel, UInt<2>("h01")) @[dpath.scala 113:27]
    node _T_6 = eq(io.ctl.dec_pc_sel, UInt<2>("h02")) @[dpath.scala 114:29]
    node _T_7 = mux(_T_6, dec_jump_reg_target, UInt<64>("h04033")) @[dpath.scala 114:10]
    node _T_8 = mux(_T_5, dec_brjmp_target, _T_7) @[dpath.scala 113:8]
    node _T_9 = mux(_T_4, if_pc_plus4, _T_8) @[dpath.scala 112:20]
    if_pc_next <= _T_9 @[dpath.scala 112:14]
    reg inst_fetching : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 131:30]
    node _T_10 = and(io.InstRamIO.req, io.InstRamIO.addr_ok) @[dpath.scala 132:25]
    when _T_10 : @[dpath.scala 132:49]
      inst_fetching <= UInt<1>("h01") @[dpath.scala 133:19]
      skip @[dpath.scala 132:49]
    else : @[dpath.scala 134:35]
      when io.InstRamIO.data_ok : @[dpath.scala 134:35]
        inst_fetching <= UInt<1>("h00") @[dpath.scala 135:19]
        skip @[dpath.scala 134:35]
    node _T_11 = eq(inst_fetching, UInt<1>("h00")) @[dpath.scala 137:24]
    io.InstRamIO.req <= _T_11 @[dpath.scala 137:21]
    io.InstRamIO.wr <= UInt<1>("h00") @[dpath.scala 138:21]
    io.InstRamIO.size <= UInt<2>("h02") @[dpath.scala 139:21]
    io.InstRamIO.addr <= if_pc_next @[dpath.scala 140:21]
    io.InstRamIO.wdata <= UInt<1>("h00") @[dpath.scala 141:21]
    fs_ready_go <= io.InstRamIO.data_ok @[dpath.scala 147:15]
    node _T_12 = eq(fs_valid, UInt<1>("h00")) @[dpath.scala 148:17]
    node _T_13 = and(fs_ready_go, ds_allowin) @[dpath.scala 148:42]
    node _T_14 = or(_T_12, _T_13) @[dpath.scala 148:27]
    fs_allowin <= _T_14 @[dpath.scala 148:14]
    node fs_to_ds_valid = and(fs_valid, fs_ready_go) @[dpath.scala 149:33]
    node dec_reflush = neq(io.ctl.dec_pc_sel, UInt<2>("h00")) @[dpath.scala 151:39]
    when fs_allowin : @[dpath.scala 153:20]
      fs_valid <= to_fs_valid @[dpath.scala 154:14]
      skip @[dpath.scala 153:20]
    node _T_15 = and(to_fs_valid, fs_allowin) @[dpath.scala 157:20]
    when _T_15 : @[dpath.scala 157:35]
      if_reg_pc <= if_pc_next @[dpath.scala 158:15]
      skip @[dpath.scala 157:35]
    reg inst_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 162:27]
    reg inst_buffer : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[dpath.scala 163:28]
    node _T_16 = bits(if_reg_pc, 2, 2) @[dpath.scala 164:32]
    node _T_17 = bits(io.InstRamIO.rdata, 63, 32) @[dpath.scala 164:55]
    node _T_18 = bits(io.InstRamIO.rdata, 31, 0) @[dpath.scala 164:82]
    node inst_tmp = mux(_T_16, _T_17, _T_18) @[dpath.scala 164:22]
    node _T_19 = and(inst_fetching, io.InstRamIO.data_ok) @[dpath.scala 167:22]
    node _T_20 = eq(inst_valid, UInt<1>("h00")) @[dpath.scala 167:49]
    node _T_21 = and(_T_19, _T_20) @[dpath.scala 167:46]
    when _T_21 : @[dpath.scala 167:61]
      inst_valid <= UInt<1>("h01") @[dpath.scala 169:17]
      inst_buffer <= inst_tmp @[dpath.scala 170:17]
      skip @[dpath.scala 167:61]
    else : @[dpath.scala 171:40]
      node _T_22 = and(to_fs_valid, ds_allowin) @[dpath.scala 171:26]
      when _T_22 : @[dpath.scala 171:40]
        inst_valid <= UInt<1>("h00") @[dpath.scala 172:17]
        skip @[dpath.scala 171:40]
    wire if_inst : UInt<64> @[dpath.scala 174:21]
    node if_reg_inst = mux(io.InstRamIO.data_ok, inst_tmp, UInt<1>("h00")) @[dpath.scala 175:27]
    if_inst <= if_reg_inst @[dpath.scala 179:11]
    node _T_23 = asUInt(reset) @[dpath.scala 183:11]
    node _T_24 = eq(_T_23, UInt<1>("h00")) @[dpath.scala 183:11]
    when _T_24 : @[dpath.scala 183:11]
      printf(clock, UInt<1>(1), "IF : valid = %d pc=[%x] inst=[%x] if_pc_next=[%x] pc_sel=[%d] e_bj_pc=[%x]\n", fs_valid, if_reg_pc, if_inst, if_pc_next, io.ctl.dec_pc_sel, dec_brjmp_target) @[dpath.scala 183:11]
      skip @[dpath.scala 183:11]
    node _T_25 = and(es_valid, exe_reg_ctrl_mem_ren) @[dpath.scala 188:32]
    node ds_ready_go = eq(_T_25, UInt<1>("h00")) @[dpath.scala 188:21]
    node _T_26 = eq(ds_valid, UInt<1>("h00")) @[dpath.scala 189:17]
    node _T_27 = and(ds_ready_go, es_allowin) @[dpath.scala 189:42]
    node _T_28 = or(_T_26, _T_27) @[dpath.scala 189:27]
    ds_allowin <= _T_28 @[dpath.scala 189:14]
    node ds_to_es_valid = and(ds_valid, ds_ready_go) @[dpath.scala 190:33]
    node _T_29 = and(dec_reflush, ds_to_es_valid) @[dpath.scala 193:20]
    node _T_30 = and(_T_29, ds_allowin) @[dpath.scala 193:38]
    when _T_30 : @[dpath.scala 193:52]
      ds_valid <= UInt<1>("h00") @[dpath.scala 194:14]
      skip @[dpath.scala 193:52]
    else : @[dpath.scala 195:26]
      when ds_allowin : @[dpath.scala 195:26]
        ds_valid <= fs_to_ds_valid @[dpath.scala 196:14]
        skip @[dpath.scala 195:26]
    node _T_31 = and(fs_to_ds_valid, ds_allowin) @[dpath.scala 198:23]
    when _T_31 : @[dpath.scala 198:38]
      dec_reg_inst <= if_inst @[dpath.scala 200:18]
      dec_reg_pc <= if_reg_pc @[dpath.scala 201:16]
      skip @[dpath.scala 198:38]
    node dec_rs1_addr = bits(dec_reg_inst, 19, 15) @[dpath.scala 205:34]
    node dec_rs2_addr = bits(dec_reg_inst, 24, 20) @[dpath.scala 206:34]
    node dec_wbaddr = bits(dec_reg_inst, 11, 7) @[dpath.scala 207:32]
    inst regfile of regfile @[dpath.scala 211:23]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io.raddr1 <= dec_rs1_addr @[dpath.scala 212:21]
    regfile.io.raddr2 <= dec_rs2_addr @[dpath.scala 213:21]
    regfile.io.waddr <= wb_reg_wbaddr @[dpath.scala 216:20]
    regfile.io.wdata <= wb_reg_wbdata @[dpath.scala 217:20]
    node _T_32 = and(wb_reg_ctrl_rf_wen, ws_valid) @[dpath.scala 218:39]
    regfile.io.we <= _T_32 @[dpath.scala 218:17]
    node imm_itype = bits(dec_reg_inst, 31, 20) @[dpath.scala 222:31]
    node _T_33 = bits(dec_reg_inst, 31, 25) @[dpath.scala 223:35]
    node _T_34 = bits(dec_reg_inst, 11, 7) @[dpath.scala 223:57]
    node imm_stype = cat(_T_33, _T_34) @[Cat.scala 29:58]
    node _T_35 = bits(dec_reg_inst, 31, 31) @[dpath.scala 224:36]
    node _T_36 = bits(dec_reg_inst, 7, 7) @[dpath.scala 224:54]
    node _T_37 = bits(dec_reg_inst, 30, 25) @[dpath.scala 224:71]
    node _T_38 = bits(dec_reg_inst, 11, 8) @[dpath.scala 224:93]
    node _T_39 = cat(_T_37, _T_38) @[Cat.scala 29:58]
    node _T_40 = cat(_T_35, _T_36) @[Cat.scala 29:58]
    node imm_sbtype = cat(_T_40, _T_39) @[Cat.scala 29:58]
    node imm_utype = bits(dec_reg_inst, 31, 12) @[dpath.scala 225:31]
    node _T_41 = bits(dec_reg_inst, 31, 31) @[dpath.scala 226:36]
    node _T_42 = bits(dec_reg_inst, 19, 12) @[dpath.scala 226:54]
    node _T_43 = bits(dec_reg_inst, 20, 20) @[dpath.scala 226:76]
    node _T_44 = bits(dec_reg_inst, 30, 21) @[dpath.scala 226:94]
    node _T_45 = cat(_T_43, _T_44) @[Cat.scala 29:58]
    node _T_46 = cat(_T_41, _T_42) @[Cat.scala 29:58]
    node imm_ujtype = cat(_T_46, _T_45) @[Cat.scala 29:58]
    node _T_47 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
    node _T_48 = bits(dec_reg_inst, 19, 15) @[dpath.scala 228:46]
    node imm_z = cat(_T_47, _T_48) @[Cat.scala 29:58]
    node _T_49 = bits(imm_itype, 11, 11) @[dpath.scala 231:46]
    node _T_50 = bits(_T_49, 0, 0) @[Bitwise.scala 72:15]
    node _T_51 = mux(_T_50, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
    node imm_itype_sext = cat(_T_51, imm_itype) @[Cat.scala 29:58]
    node _T_52 = bits(imm_stype, 11, 11) @[dpath.scala 232:46]
    node _T_53 = bits(_T_52, 0, 0) @[Bitwise.scala 72:15]
    node _T_54 = mux(_T_53, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
    node imm_stype_sext = cat(_T_54, imm_stype) @[Cat.scala 29:58]
    node _T_55 = bits(imm_sbtype, 11, 11) @[dpath.scala 233:48]
    node _T_56 = bits(_T_55, 0, 0) @[Bitwise.scala 72:15]
    node _T_57 = mux(_T_56, UInt<51>("h07ffffffffffff"), UInt<51>("h00")) @[Bitwise.scala 72:12]
    node _T_58 = cat(_T_57, imm_sbtype) @[Cat.scala 29:58]
    node imm_sbtype_sext = cat(_T_58, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_59 = bits(imm_utype, 19, 19) @[dpath.scala 234:46]
    node _T_60 = bits(_T_59, 0, 0) @[Bitwise.scala 72:15]
    node _T_61 = mux(_T_60, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_62 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_63 = cat(_T_61, imm_utype) @[Cat.scala 29:58]
    node imm_utype_sext = cat(_T_63, _T_62) @[Cat.scala 29:58]
    node _T_64 = bits(imm_ujtype, 19, 19) @[dpath.scala 235:48]
    node _T_65 = bits(_T_64, 0, 0) @[Bitwise.scala 72:15]
    node _T_66 = mux(_T_65, UInt<43>("h07ffffffffff"), UInt<43>("h00")) @[Bitwise.scala 72:12]
    node _T_67 = cat(_T_66, imm_ujtype) @[Cat.scala 29:58]
    node imm_ujtype_sext = cat(_T_67, UInt<1>("h00")) @[Cat.scala 29:58]
    wire exe_alu_out : UInt<64> @[dpath.scala 238:25]
    wire mem_wbdata : UInt<64> @[dpath.scala 239:24]
    wire dec_op1_data : UInt<64> @[dpath.scala 241:26]
    wire brjmp_offset : UInt<64> @[dpath.scala 242:26]
    wire dec_rs2_data : UInt<64> @[dpath.scala 243:26]
    node _T_68 = eq(io.ctl.op1_sel, UInt<2>("h00")) @[dpath.scala 246:21]
    node _T_69 = eq(io.ctl.op1_sel, UInt<2>("h01")) @[dpath.scala 247:21]
    node _T_70 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_71 = bits(regfile.io.rdata1, 31, 0) @[dpath.scala 247:70]
    node _T_72 = cat(_T_70, _T_71) @[Cat.scala 29:58]
    node _T_73 = eq(io.ctl.op1_sel, UInt<2>("h03")) @[dpath.scala 248:21]
    node _T_74 = eq(io.ctl.op1_sel, UInt<2>("h02")) @[dpath.scala 249:21]
    node _T_75 = mux(_T_74, dec_reg_pc, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_76 = mux(_T_73, imm_z, _T_75) @[Mux.scala 98:16]
    node _T_77 = mux(_T_69, _T_72, _T_76) @[Mux.scala 98:16]
    node dec_alu_op1 = mux(_T_68, regfile.io.rdata1, _T_77) @[Mux.scala 98:16]
    node _T_78 = eq(exe_reg_wbaddr, dec_rs1_addr) @[dpath.scala 253:34]
    node _T_79 = and(es_valid, _T_78) @[dpath.scala 253:15]
    node _T_80 = neq(dec_rs1_addr, UInt<1>("h00")) @[dpath.scala 253:69]
    node _T_81 = and(_T_79, _T_80) @[dpath.scala 253:52]
    node _T_82 = and(_T_81, exe_reg_ctrl_rf_wen) @[dpath.scala 253:78]
    node _T_83 = eq(io.ctl.op1_sel, UInt<2>("h00")) @[dpath.scala 253:120]
    node _T_84 = and(_T_82, _T_83) @[dpath.scala 253:101]
    node _T_85 = eq(mem_reg_wbaddr, dec_rs1_addr) @[dpath.scala 254:34]
    node _T_86 = and(ms_valid, _T_85) @[dpath.scala 254:15]
    node _T_87 = neq(dec_rs1_addr, UInt<1>("h00")) @[dpath.scala 254:69]
    node _T_88 = and(_T_86, _T_87) @[dpath.scala 254:52]
    node _T_89 = and(_T_88, mem_reg_ctrl_rf_wen) @[dpath.scala 254:78]
    node _T_90 = eq(io.ctl.op1_sel, UInt<2>("h00")) @[dpath.scala 254:120]
    node _T_91 = and(_T_89, _T_90) @[dpath.scala 254:101]
    node _T_92 = eq(wb_reg_wbaddr, dec_rs1_addr) @[dpath.scala 255:34]
    node _T_93 = and(ws_valid, _T_92) @[dpath.scala 255:15]
    node _T_94 = neq(dec_rs1_addr, UInt<1>("h00")) @[dpath.scala 255:69]
    node _T_95 = and(_T_93, _T_94) @[dpath.scala 255:52]
    node _T_96 = and(_T_95, wb_reg_ctrl_rf_wen) @[dpath.scala 255:78]
    node _T_97 = eq(io.ctl.op1_sel, UInt<2>("h00")) @[dpath.scala 255:120]
    node _T_98 = and(_T_96, _T_97) @[dpath.scala 255:101]
    node _T_99 = mux(_T_98, wb_reg_wbdata, dec_alu_op1) @[Mux.scala 98:16]
    node _T_100 = mux(_T_91, mem_wbdata, _T_99) @[Mux.scala 98:16]
    node _T_101 = mux(_T_84, exe_alu_out, _T_100) @[Mux.scala 98:16]
    dec_op1_data <= _T_101 @[dpath.scala 252:16]
    node _T_102 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 259:21]
    node _T_103 = eq(io.ctl.op2_sel, UInt<3>("h01")) @[dpath.scala 260:21]
    node _T_104 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_105 = bits(regfile.io.rdata2, 31, 0) @[dpath.scala 260:70]
    node _T_106 = cat(_T_104, _T_105) @[Cat.scala 29:58]
    node _T_107 = eq(io.ctl.op2_sel, UInt<3>("h02")) @[dpath.scala 261:21]
    node _T_108 = eq(io.ctl.op2_sel, UInt<3>("h03")) @[dpath.scala 262:21]
    node _T_109 = eq(io.ctl.op2_sel, UInt<3>("h04")) @[dpath.scala 263:21]
    node _T_110 = eq(io.ctl.op2_sel, UInt<3>("h05")) @[dpath.scala 264:21]
    node _T_111 = eq(io.ctl.op2_sel, UInt<3>("h06")) @[dpath.scala 265:21]
    node _T_112 = mux(_T_111, imm_ujtype_sext, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_113 = mux(_T_110, imm_utype_sext, _T_112) @[Mux.scala 98:16]
    node _T_114 = mux(_T_109, imm_sbtype_sext, _T_113) @[Mux.scala 98:16]
    node _T_115 = mux(_T_108, imm_stype_sext, _T_114) @[Mux.scala 98:16]
    node _T_116 = mux(_T_107, imm_itype_sext, _T_115) @[Mux.scala 98:16]
    node _T_117 = mux(_T_103, _T_106, _T_116) @[Mux.scala 98:16]
    node dec_alu_op2 = mux(_T_102, regfile.io.rdata2, _T_117) @[Mux.scala 98:16]
    node _T_118 = eq(exe_reg_wbaddr, dec_rs2_addr) @[dpath.scala 269:34]
    node _T_119 = and(es_valid, _T_118) @[dpath.scala 269:15]
    node _T_120 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 269:69]
    node _T_121 = and(_T_119, _T_120) @[dpath.scala 269:52]
    node _T_122 = and(_T_121, exe_reg_ctrl_rf_wen) @[dpath.scala 269:78]
    node _T_123 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 269:120]
    node _T_124 = and(_T_122, _T_123) @[dpath.scala 269:101]
    node _T_125 = eq(mem_reg_wbaddr, dec_rs2_addr) @[dpath.scala 270:34]
    node _T_126 = and(ms_valid, _T_125) @[dpath.scala 270:15]
    node _T_127 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 270:69]
    node _T_128 = and(_T_126, _T_127) @[dpath.scala 270:52]
    node _T_129 = and(_T_128, mem_reg_ctrl_rf_wen) @[dpath.scala 270:78]
    node _T_130 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 270:120]
    node _T_131 = and(_T_129, _T_130) @[dpath.scala 270:101]
    node _T_132 = eq(wb_reg_wbaddr, dec_rs2_addr) @[dpath.scala 271:33]
    node _T_133 = and(ws_valid, _T_132) @[dpath.scala 271:15]
    node _T_134 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 271:68]
    node _T_135 = and(_T_133, _T_134) @[dpath.scala 271:51]
    node _T_136 = and(_T_135, wb_reg_ctrl_rf_wen) @[dpath.scala 271:77]
    node _T_137 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 271:118]
    node _T_138 = and(_T_136, _T_137) @[dpath.scala 271:99]
    node _T_139 = mux(_T_138, wb_reg_wbdata, dec_alu_op2) @[Mux.scala 98:16]
    node _T_140 = mux(_T_131, mem_wbdata, _T_139) @[Mux.scala 98:16]
    node _T_141 = mux(_T_124, exe_alu_out, _T_140) @[Mux.scala 98:16]
    brjmp_offset <= _T_141 @[dpath.scala 268:16]
    node _T_142 = eq(exe_reg_wbaddr, dec_rs2_addr) @[dpath.scala 275:34]
    node _T_143 = and(es_valid, _T_142) @[dpath.scala 275:15]
    node _T_144 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 275:69]
    node _T_145 = and(_T_143, _T_144) @[dpath.scala 275:52]
    node _T_146 = and(_T_145, exe_reg_ctrl_rf_wen) @[dpath.scala 275:78]
    node _T_147 = eq(mem_reg_wbaddr, dec_rs2_addr) @[dpath.scala 276:34]
    node _T_148 = and(ms_valid, _T_147) @[dpath.scala 276:15]
    node _T_149 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 276:69]
    node _T_150 = and(_T_148, _T_149) @[dpath.scala 276:52]
    node _T_151 = and(_T_150, mem_reg_ctrl_rf_wen) @[dpath.scala 276:78]
    node _T_152 = eq(wb_reg_wbaddr, dec_rs2_addr) @[dpath.scala 277:33]
    node _T_153 = and(ws_valid, _T_152) @[dpath.scala 277:15]
    node _T_154 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 277:68]
    node _T_155 = and(_T_153, _T_154) @[dpath.scala 277:51]
    node _T_156 = and(_T_155, wb_reg_ctrl_rf_wen) @[dpath.scala 277:77]
    node _T_157 = mux(_T_156, wb_reg_wbdata, regfile.io.rdata2) @[Mux.scala 98:16]
    node _T_158 = mux(_T_151, mem_wbdata, _T_157) @[Mux.scala 98:16]
    node _T_159 = mux(_T_146, exe_alu_out, _T_158) @[Mux.scala 98:16]
    dec_rs2_data <= _T_159 @[dpath.scala 274:16]
    node _T_160 = add(dec_reg_pc, brjmp_offset) @[dpath.scala 283:34]
    node _T_161 = tail(_T_160, 1) @[dpath.scala 283:34]
    dec_brjmp_target <= _T_161 @[dpath.scala 283:20]
    node _T_162 = add(dec_op1_data, brjmp_offset) @[dpath.scala 284:40]
    node _T_163 = tail(_T_162, 1) @[dpath.scala 284:40]
    node _T_164 = bits(_T_163, 63, 0) @[dpath.scala 284:56]
    dec_jump_reg_target <= _T_164 @[dpath.scala 284:23]
    node _T_165 = asUInt(reset) @[dpath.scala 287:11]
    node _T_166 = eq(_T_165, UInt<1>("h00")) @[dpath.scala 287:11]
    when _T_166 : @[dpath.scala 287:11]
      printf(clock, UInt<1>(1), "DEC: valid = %d pc=[%x] inst=[%x] alu1=[%x] op1=[%x] alu2=[%x] op2=[%x] bj_target = [%x]\n", ds_valid, dec_reg_pc, dec_reg_inst, dec_alu_op1, dec_op1_data, dec_alu_op2, brjmp_offset, dec_brjmp_target) @[dpath.scala 287:11]
      skip @[dpath.scala 287:11]
    inst alu of alu @[dpath.scala 292:19]
    alu.clock <= clock
    alu.reset <= reset
    node exe_load_store = or(exe_reg_ctrl_mem_ren, exe_reg_ctrl_mem_wen) @[dpath.scala 293:46]
    node _T_167 = eq(io.DataRamIO.data_ok, UInt<1>("h00")) @[dpath.scala 294:35]
    node _T_168 = and(_T_167, exe_load_store) @[dpath.scala 294:57]
    node es_stall = or(alu.io.stall, _T_168) @[dpath.scala 294:31]
    node es_ready_go = eq(es_stall, UInt<1>("h00")) @[dpath.scala 296:21]
    node _T_169 = eq(es_valid, UInt<1>("h00")) @[dpath.scala 297:17]
    node _T_170 = and(es_ready_go, ms_allowin) @[dpath.scala 297:42]
    node _T_171 = or(_T_169, _T_170) @[dpath.scala 297:27]
    es_allowin <= _T_171 @[dpath.scala 297:14]
    node es_to_ms_valid = and(es_valid, es_ready_go) @[dpath.scala 298:33]
    when es_allowin : @[dpath.scala 299:20]
      es_valid <= ds_to_es_valid @[dpath.scala 300:14]
      skip @[dpath.scala 299:20]
    node _T_172 = and(ds_to_es_valid, es_allowin) @[dpath.scala 302:23]
    when _T_172 : @[dpath.scala 302:38]
      exe_reg_pc <= dec_reg_pc @[dpath.scala 304:16]
      exe_reg_rs1_addr <= dec_rs1_addr @[dpath.scala 305:22]
      exe_reg_rs2_addr <= dec_rs2_addr @[dpath.scala 306:22]
      exe_alu_op1 <= dec_op1_data @[dpath.scala 307:22]
      exe_alu_op2 <= brjmp_offset @[dpath.scala 308:22]
      exe_reg_rs2_data <= dec_rs2_data @[dpath.scala 309:22]
      exe_reg_inst <= dec_reg_inst @[dpath.scala 310:18]
      exe_reg_wbaddr <= dec_wbaddr @[dpath.scala 311:20]
      exe_reg_ctrl_op2_sel <= io.ctl.op2_sel @[dpath.scala 313:26]
      exe_reg_ctrl_alu_fun <= io.ctl.alu_fun @[dpath.scala 314:26]
      exe_reg_ctrl_wb_sel <= io.ctl.wb_sel @[dpath.scala 315:25]
      exe_reg_ctrl_rf_wen <= io.ctl.rf_wen @[dpath.scala 316:25]
      exe_reg_ctrl_mem_ren <= io.ctl.mem_ren @[dpath.scala 317:26]
      exe_reg_ctrl_mem_wen <= io.ctl.mem_wen @[dpath.scala 318:26]
      exe_reg_ctrl_mem_mask <= io.ctl.mem_mask @[dpath.scala 319:27]
      exe_reg_ctrl_mem_ext <= io.ctl.mem_ext @[dpath.scala 320:26]
      skip @[dpath.scala 302:38]
    alu.io.alu_op <= exe_reg_ctrl_alu_fun @[dpath.scala 328:17]
    alu.io.src1 <= exe_alu_op1 @[dpath.scala 329:15]
    alu.io.src2 <= exe_alu_op2 @[dpath.scala 330:15]
    node _T_173 = add(exe_reg_pc, UInt<3>("h04")) @[dpath.scala 333:34]
    node _T_174 = tail(_T_173, 1) @[dpath.scala 333:34]
    node exe_pc_plus4 = bits(_T_174, 63, 0) @[dpath.scala 333:41]
    node _T_175 = eq(exe_reg_ctrl_wb_sel, UInt<3>("h00")) @[dpath.scala 337:26]
    node _T_176 = eq(exe_reg_ctrl_wb_sel, UInt<3>("h01")) @[dpath.scala 338:26]
    node _T_177 = bits(alu.io.result, 31, 31) @[dpath.scala 338:67]
    node _T_178 = bits(_T_177, 0, 0) @[Bitwise.scala 72:15]
    node _T_179 = mux(_T_178, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_180 = bits(alu.io.result, 31, 0) @[dpath.scala 338:87]
    node _T_181 = cat(_T_179, _T_180) @[Cat.scala 29:58]
    node _T_182 = eq(exe_reg_ctrl_wb_sel, UInt<3>("h03")) @[dpath.scala 339:26]
    node _T_183 = mux(_T_182, exe_pc_plus4, alu.io.result) @[Mux.scala 98:16]
    node _T_184 = mux(_T_176, _T_181, _T_183) @[Mux.scala 98:16]
    node _T_185 = mux(_T_175, alu.io.result, _T_184) @[Mux.scala 98:16]
    exe_alu_out <= _T_185 @[dpath.scala 336:15]
    node _T_186 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h01")) @[dpath.scala 345:28]
    node _T_187 = bits(exe_reg_rs2_data, 7, 0) @[dpath.scala 345:67]
    node _T_188 = cat(_T_187, _T_187) @[Cat.scala 29:58]
    node _T_189 = cat(_T_188, _T_188) @[Cat.scala 29:58]
    node _T_190 = cat(_T_189, _T_189) @[Cat.scala 29:58]
    node _T_191 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h03")) @[dpath.scala 346:28]
    node _T_192 = bits(exe_reg_rs2_data, 15, 0) @[dpath.scala 346:67]
    node _T_193 = cat(_T_192, _T_192) @[Cat.scala 29:58]
    node _T_194 = cat(_T_193, _T_193) @[Cat.scala 29:58]
    node _T_195 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h0f")) @[dpath.scala 347:28]
    node _T_196 = bits(exe_reg_rs2_data, 31, 0) @[dpath.scala 347:67]
    node _T_197 = cat(_T_196, _T_196) @[Cat.scala 29:58]
    node _T_198 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h0ff")) @[dpath.scala 348:28]
    node _T_199 = mux(_T_198, exe_reg_rs2_data, exe_reg_rs2_data) @[Mux.scala 98:16]
    node _T_200 = mux(_T_195, _T_197, _T_199) @[Mux.scala 98:16]
    node _T_201 = mux(_T_191, _T_194, _T_200) @[Mux.scala 98:16]
    node memWriteData = mux(_T_186, _T_190, _T_201) @[Mux.scala 98:16]
    wire memWriteMask : UInt<8> @[dpath.scala 350:26]
    node _T_202 = bits(exe_alu_out, 2, 0) @[dpath.scala 351:56]
    node _T_203 = dshl(exe_reg_ctrl_mem_mask, _T_202) @[dpath.scala 351:42]
    node _T_204 = bits(_T_203, 7, 0) @[dpath.scala 351:62]
    memWriteMask <= _T_204 @[dpath.scala 351:16]
    reg data_fetching : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 355:30]
    node _T_205 = and(io.DataRamIO.req, io.DataRamIO.addr_ok) @[dpath.scala 356:25]
    when _T_205 : @[dpath.scala 356:49]
      data_fetching <= UInt<1>("h01") @[dpath.scala 357:19]
      skip @[dpath.scala 356:49]
    else : @[dpath.scala 358:35]
      when io.DataRamIO.data_ok : @[dpath.scala 358:35]
        data_fetching <= UInt<1>("h00") @[dpath.scala 359:19]
        skip @[dpath.scala 358:35]
    node _T_206 = eq(data_fetching, UInt<1>("h00")) @[dpath.scala 361:24]
    node _T_207 = and(_T_206, ms_allowin) @[dpath.scala 361:39]
    node _T_208 = and(_T_207, es_valid) @[dpath.scala 361:53]
    node _T_209 = or(exe_reg_ctrl_mem_ren, exe_reg_ctrl_mem_wen) @[dpath.scala 361:90]
    node _T_210 = and(_T_208, _T_209) @[dpath.scala 361:65]
    io.DataRamIO.req <= _T_210 @[dpath.scala 361:21]
    io.DataRamIO.wr <= exe_reg_ctrl_mem_wen @[dpath.scala 362:21]
    node _T_211 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h01")) @[dpath.scala 364:28]
    node _T_212 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h03")) @[dpath.scala 365:28]
    node _T_213 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h0f")) @[dpath.scala 366:28]
    node _T_214 = eq(exe_reg_ctrl_mem_mask, UInt<8>("h0ff")) @[dpath.scala 367:28]
    node _T_215 = mux(_T_214, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16]
    node _T_216 = mux(_T_213, UInt<2>("h02"), _T_215) @[Mux.scala 98:16]
    node _T_217 = mux(_T_212, UInt<1>("h01"), _T_216) @[Mux.scala 98:16]
    node _T_218 = mux(_T_211, UInt<1>("h00"), _T_217) @[Mux.scala 98:16]
    io.DataRamIO.size <= _T_218 @[dpath.scala 363:21]
    io.DataRamIO.addr <= exe_alu_out @[dpath.scala 369:21]
    io.DataRamIO.wdata <= memWriteData @[dpath.scala 370:21]
    node _T_219 = bits(exe_alu_out, 2, 0) @[dpath.scala 372:27]
    node offset = shl(_T_219, 3) @[dpath.scala 372:33]
    node _T_220 = dshr(io.DataRamIO.rdata, offset) @[dpath.scala 373:46]
    mem_reg_dram_data <= _T_220 @[dpath.scala 373:23]
    node _T_221 = asUInt(reset) @[dpath.scala 377:11]
    node _T_222 = eq(_T_221, UInt<1>("h00")) @[dpath.scala 377:11]
    when _T_222 : @[dpath.scala 377:11]
      printf(clock, UInt<1>(1), "EXE: valid = %d pc=[%x] inst=[%x] rdata = [%x]\n", es_valid, exe_reg_pc, exe_reg_inst, mem_reg_dram_data) @[dpath.scala 377:11]
      skip @[dpath.scala 377:11]
    node _T_223 = eq(ms_valid, UInt<1>("h00")) @[dpath.scala 382:17]
    node _T_224 = and(UInt<1>("h01"), ws_allowin) @[dpath.scala 382:42]
    node _T_225 = or(_T_223, _T_224) @[dpath.scala 382:27]
    ms_allowin <= _T_225 @[dpath.scala 382:14]
    node ms_to_ws_valid = and(ms_valid, UInt<1>("h01")) @[dpath.scala 383:33]
    when ms_allowin : @[dpath.scala 384:20]
      ms_valid <= es_to_ms_valid @[dpath.scala 385:14]
      skip @[dpath.scala 384:20]
    node _T_226 = and(es_to_ms_valid, ms_allowin) @[dpath.scala 387:23]
    when _T_226 : @[dpath.scala 387:38]
      mem_reg_pc <= exe_reg_pc @[dpath.scala 388:16]
      mem_reg_inst <= exe_reg_inst @[dpath.scala 389:18]
      mem_reg_alu_out <= exe_alu_out @[dpath.scala 390:21]
      mem_reg_wbaddr <= exe_reg_wbaddr @[dpath.scala 391:20]
      mem_reg_rs1_addr <= exe_reg_rs1_addr @[dpath.scala 392:22]
      mem_reg_rs2_addr <= exe_reg_rs2_addr @[dpath.scala 393:22]
      mem_reg_op1_data <= exe_alu_op1 @[dpath.scala 394:22]
      mem_reg_op2_data <= exe_alu_op2 @[dpath.scala 395:22]
      mem_reg_rs2_data <= exe_reg_rs2_data @[dpath.scala 396:22]
      mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[dpath.scala 397:27]
      mem_reg_ctrl_mem_mask <= exe_reg_ctrl_mem_mask @[dpath.scala 398:27]
      mem_reg_ctrl_mem_ext <= exe_reg_ctrl_mem_ext @[dpath.scala 399:27]
      mem_reg_ctrl_wb_sel <= exe_reg_ctrl_wb_sel @[dpath.scala 400:27]
      skip @[dpath.scala 387:38]
    node _T_227 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h00")) @[dpath.scala 405:27]
    node _T_228 = bits(mem_reg_dram_data, 7, 7) @[dpath.scala 405:72]
    node _T_229 = bits(_T_228, 0, 0) @[Bitwise.scala 72:15]
    node _T_230 = mux(_T_229, UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
    node _T_231 = bits(mem_reg_dram_data, 7, 0) @[dpath.scala 405:96]
    node _T_232 = cat(_T_230, _T_231) @[Cat.scala 29:58]
    node _T_233 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h01")) @[dpath.scala 406:27]
    node _T_234 = mux(UInt<1>("h00"), UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
    node _T_235 = bits(mem_reg_dram_data, 7, 0) @[dpath.scala 406:96]
    node _T_236 = cat(_T_234, _T_235) @[Cat.scala 29:58]
    node _T_237 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h02")) @[dpath.scala 407:27]
    node _T_238 = bits(mem_reg_dram_data, 15, 15) @[dpath.scala 407:72]
    node _T_239 = bits(_T_238, 0, 0) @[Bitwise.scala 72:15]
    node _T_240 = mux(_T_239, UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
    node _T_241 = bits(mem_reg_dram_data, 15, 0) @[dpath.scala 407:96]
    node _T_242 = cat(_T_240, _T_241) @[Cat.scala 29:58]
    node _T_243 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h03")) @[dpath.scala 408:27]
    node _T_244 = mux(UInt<1>("h00"), UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
    node _T_245 = bits(mem_reg_dram_data, 15, 0) @[dpath.scala 408:96]
    node _T_246 = cat(_T_244, _T_245) @[Cat.scala 29:58]
    node _T_247 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h04")) @[dpath.scala 409:27]
    node _T_248 = bits(mem_reg_dram_data, 31, 31) @[dpath.scala 409:72]
    node _T_249 = bits(_T_248, 0, 0) @[Bitwise.scala 72:15]
    node _T_250 = mux(_T_249, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_251 = bits(mem_reg_dram_data, 31, 0) @[dpath.scala 409:96]
    node _T_252 = cat(_T_250, _T_251) @[Cat.scala 29:58]
    node _T_253 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h05")) @[dpath.scala 410:27]
    node _T_254 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
    node _T_255 = bits(mem_reg_dram_data, 31, 0) @[dpath.scala 410:96]
    node _T_256 = cat(_T_254, _T_255) @[Cat.scala 29:58]
    node _T_257 = eq(mem_reg_ctrl_mem_ext, UInt<3>("h06")) @[dpath.scala 411:27]
    node _T_258 = mux(_T_257, mem_reg_dram_data, mem_reg_dram_data) @[Mux.scala 98:16]
    node _T_259 = mux(_T_253, _T_256, _T_258) @[Mux.scala 98:16]
    node _T_260 = mux(_T_247, _T_252, _T_259) @[Mux.scala 98:16]
    node _T_261 = mux(_T_243, _T_246, _T_260) @[Mux.scala 98:16]
    node _T_262 = mux(_T_237, _T_242, _T_261) @[Mux.scala 98:16]
    node _T_263 = mux(_T_233, _T_236, _T_262) @[Mux.scala 98:16]
    node maskedReadData = mux(_T_227, _T_232, _T_263) @[Mux.scala 98:16]
    node _T_264 = eq(mem_reg_ctrl_wb_sel, UInt<3>("h02")) @[dpath.scala 419:26]
    node _T_265 = mux(_T_264, maskedReadData, mem_reg_alu_out) @[Mux.scala 98:16]
    mem_wbdata <= _T_265 @[dpath.scala 415:14]
    node _T_266 = asUInt(reset) @[dpath.scala 422:11]
    node _T_267 = eq(_T_266, UInt<1>("h00")) @[dpath.scala 422:11]
    when _T_267 : @[dpath.scala 422:11]
      printf(clock, UInt<1>(1), "MEM: valid = %d pc=[%x] inst=[%x] wb_sel=[%d] wbdata=[%x]\n", ms_valid, mem_reg_pc, mem_reg_inst, mem_reg_ctrl_wb_sel, mem_wbdata) @[dpath.scala 422:11]
      skip @[dpath.scala 422:11]
    node _T_268 = eq(ws_valid, UInt<1>("h00")) @[dpath.scala 427:17]
    node _T_269 = or(_T_268, UInt<1>("h01")) @[dpath.scala 427:27]
    ws_allowin <= _T_269 @[dpath.scala 427:14]
    when ws_allowin : @[dpath.scala 428:20]
      ws_valid <= ms_to_ws_valid @[dpath.scala 429:14]
      skip @[dpath.scala 428:20]
    node _T_270 = and(ms_to_ws_valid, ws_allowin) @[dpath.scala 431:23]
    when _T_270 : @[dpath.scala 431:38]
      wb_reg_pc <= mem_reg_pc @[dpath.scala 432:19]
      wb_reg_wbaddr <= mem_reg_wbaddr @[dpath.scala 433:19]
      wb_reg_wbdata <= mem_wbdata @[dpath.scala 434:19]
      wb_reg_ctrl_rf_wen <= mem_reg_ctrl_rf_wen @[dpath.scala 435:24]
      skip @[dpath.scala 431:38]
    reg _T_271 : UInt, clock @[dpath.scala 439:79]
    _T_271 <= mem_reg_inst @[dpath.scala 439:79]
    node _T_272 = asUInt(reset) @[dpath.scala 439:11]
    node _T_273 = eq(_T_272, UInt<1>("h00")) @[dpath.scala 439:11]
    when _T_273 : @[dpath.scala 439:11]
      printf(clock, UInt<1>(1), "WB : valid = %d pc=[%x] inst=[%x]\n", ws_valid, wb_reg_pc, _T_271) @[dpath.scala 439:11]
      skip @[dpath.scala 439:11]
    io.dat.dec_inst <= dec_reg_inst @[dpath.scala 445:19]
    node _T_274 = eq(dec_op1_data, dec_rs2_data) @[dpath.scala 446:37]
    io.dat.dec_br_eq <= _T_274 @[dpath.scala 446:20]
    node _T_275 = asSInt(dec_op1_data) @[dpath.scala 447:43]
    node _T_276 = asSInt(dec_rs2_data) @[dpath.scala 447:67]
    node _T_277 = lt(_T_275, _T_276) @[dpath.scala 447:46]
    io.dat.dec_br_lt <= _T_277 @[dpath.scala 447:20]
    node _T_278 = lt(dec_op1_data, dec_rs2_data) @[dpath.scala 448:47]
    io.dat.dec_br_ltu <= _T_278 @[dpath.scala 448:21]
    reg wb_reg_inst : UInt, clock @[dpath.scala 493:28]
    wb_reg_inst <= mem_reg_inst @[dpath.scala 493:28]
    reg _T_279 : UInt, clock @[dpath.scala 501:14]
    _T_279 <= mem_reg_rs1_addr @[dpath.scala 501:14]
    reg _T_280 : UInt, clock @[dpath.scala 502:14]
    _T_280 <= mem_reg_op1_data @[dpath.scala 502:14]
    reg _T_281 : UInt, clock @[dpath.scala 503:14]
    _T_281 <= mem_reg_rs2_addr @[dpath.scala 503:14]
    reg _T_282 : UInt, clock @[dpath.scala 504:14]
    _T_282 <= mem_reg_op2_data @[dpath.scala 504:14]
    node _T_283 = asUInt(reset) @[dpath.scala 496:11]
    node _T_284 = eq(_T_283, UInt<1>("h00")) @[dpath.scala 496:11]
    when _T_284 : @[dpath.scala 496:11]
      printf(clock, UInt<1>(1), "pc=[%x] W[r%d=%x][%d] Op1=[r%d][%x] Op2=[r%d][%x] inst=[%x]\n\n", wb_reg_pc, wb_reg_wbaddr, wb_reg_wbdata, wb_reg_ctrl_rf_wen, _T_279, _T_280, _T_281, _T_282, wb_reg_inst) @[dpath.scala 496:11]
      skip @[dpath.scala 496:11]
    
  extmodule AXI_Bridge : 
    output awid : UInt<4>
    output awaddr : UInt<64>
    output awlen : UInt<8>
    output awsize : UInt<3>
    output awburst : UInt<2>
    output awlock : UInt<1>
    output awcache : UInt<4>
    output awprot : UInt<3>
    output awvalid : UInt<1>
    input awready : UInt<1>
    output wid : UInt<4>
    output wdata : UInt<64>
    output wstrb : UInt<8>
    output wlast : UInt<1>
    output wvalid : UInt<1>
    input wready : UInt<1>
    input bid : UInt<4>
    input bresp : UInt<2>
    input bvalid : UInt<1>
    output bready : UInt<1>
    output arid : UInt<4>
    output araddr : UInt<64>
    output arlen : UInt<8>
    output arsize : UInt<3>
    output arburst : UInt<2>
    output arlock : UInt<1>
    output arcache : UInt<4>
    output arprot : UInt<3>
    output arvalid : UInt<1>
    input arready : UInt<1>
    input rid : UInt<4>
    input rdata : UInt<64>
    input rresp : UInt<2>
    input rlast : UInt<1>
    input rvalid : UInt<1>
    output rready : UInt<1>
    input clock : Clock
    input reset : Reset
    input inst_req : UInt<1>
    input inst_wr : UInt<1>
    input inst_size : UInt<3>
    input inst_addr : UInt<64>
    input inst_wdata : UInt<64>
    output inst_rdata : UInt<64>
    output inst_addr_ok : UInt<1>
    output inst_data_ok : UInt<1>
    input data_req : UInt<1>
    input data_wr : UInt<1>
    input data_size : UInt<3>
    input data_addr : UInt<64>
    input data_wdata : UInt<64>
    output data_rdata : UInt<64>
    output data_addr_ok : UInt<1>
    output data_data_ok : UInt<1>
    
    defname = AXI_Bridge
    
    
  extmodule AXI_ram : 
    input awid : UInt<4>
    input awaddr : UInt<64>
    input awlen : UInt<8>
    input awsize : UInt<3>
    input awburst : UInt<2>
    input awlock : UInt<1>
    input awcache : UInt<4>
    input awprot : UInt<3>
    input awvalid : UInt<1>
    output awready : UInt<1>
    input wid : UInt<4>
    input wdata : UInt<64>
    input wstrb : UInt<8>
    input wlast : UInt<1>
    input wvalid : UInt<1>
    output wready : UInt<1>
    output bid : UInt<4>
    output bresp : UInt<2>
    output bvalid : UInt<1>
    input bready : UInt<1>
    input arid : UInt<4>
    input araddr : UInt<64>
    input arlen : UInt<8>
    input arsize : UInt<3>
    input arburst : UInt<2>
    input arlock : UInt<1>
    input arcache : UInt<4>
    input arprot : UInt<3>
    input arvalid : UInt<1>
    output arready : UInt<1>
    output rid : UInt<4>
    output rdata : UInt<64>
    output rresp : UInt<2>
    output rlast : UInt<1>
    output rvalid : UInt<1>
    input rready : UInt<1>
    input clock : Clock
    input reset : Reset
    
    defname = AXI_ram
    
    
  module simSoc : 
    input clock : Clock
    input reset : UInt<1>
    output io : {diffTestIO : {regfile : UInt<64>[32], PC : UInt<64>, PC_valid : UInt<1>, nemu_halt : UInt<1>}}
    
    io.diffTestIO.nemu_halt is invalid @[simSoc.scala 14:7]
    io.diffTestIO.PC_valid is invalid @[simSoc.scala 14:7]
    io.diffTestIO.PC is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[0] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[1] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[2] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[3] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[4] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[5] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[6] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[7] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[8] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[9] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[10] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[11] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[12] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[13] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[14] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[15] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[16] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[17] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[18] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[19] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[20] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[21] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[22] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[23] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[24] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[25] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[26] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[27] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[28] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[29] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[30] is invalid @[simSoc.scala 14:7]
    io.diffTestIO.regfile[31] is invalid @[simSoc.scala 14:7]
    inst cpath of cpath @[simSoc.scala 16:21]
    cpath.clock <= clock
    cpath.reset <= reset
    inst dpath of dpath @[simSoc.scala 17:21]
    dpath.clock <= clock
    dpath.reset <= reset
    dpath.io.ctl.mem_ext <= cpath.io.ctl.mem_ext @[simSoc.scala 19:16]
    dpath.io.ctl.mem_mask <= cpath.io.ctl.mem_mask @[simSoc.scala 19:16]
    dpath.io.ctl.mem_wen <= cpath.io.ctl.mem_wen @[simSoc.scala 19:16]
    dpath.io.ctl.mem_ren <= cpath.io.ctl.mem_ren @[simSoc.scala 19:16]
    dpath.io.ctl.rf_wen <= cpath.io.ctl.rf_wen @[simSoc.scala 19:16]
    dpath.io.ctl.wb_sel <= cpath.io.ctl.wb_sel @[simSoc.scala 19:16]
    dpath.io.ctl.alu_fun <= cpath.io.ctl.alu_fun @[simSoc.scala 19:16]
    dpath.io.ctl.op2_sel <= cpath.io.ctl.op2_sel @[simSoc.scala 19:16]
    dpath.io.ctl.op1_sel <= cpath.io.ctl.op1_sel @[simSoc.scala 19:16]
    dpath.io.ctl.br_type <= cpath.io.ctl.br_type @[simSoc.scala 19:16]
    dpath.io.ctl.dec_pc_sel <= cpath.io.ctl.dec_pc_sel @[simSoc.scala 19:16]
    cpath.io.dat.dec_br_ltu <= dpath.io.dat.dec_br_ltu @[simSoc.scala 20:16]
    cpath.io.dat.dec_br_lt <= dpath.io.dat.dec_br_lt @[simSoc.scala 20:16]
    cpath.io.dat.dec_br_eq <= dpath.io.dat.dec_br_eq @[simSoc.scala 20:16]
    cpath.io.dat.dec_inst <= dpath.io.dat.dec_inst @[simSoc.scala 20:16]
    inst bridge of AXI_Bridge @[simSoc.scala 29:22]
    bridge.data_data_ok is invalid
    bridge.data_addr_ok is invalid
    bridge.data_rdata is invalid
    bridge.data_wdata is invalid
    bridge.data_addr is invalid
    bridge.data_size is invalid
    bridge.data_wr is invalid
    bridge.data_req is invalid
    bridge.inst_data_ok is invalid
    bridge.inst_addr_ok is invalid
    bridge.inst_rdata is invalid
    bridge.inst_wdata is invalid
    bridge.inst_addr is invalid
    bridge.inst_size is invalid
    bridge.inst_wr is invalid
    bridge.inst_req is invalid
    bridge.reset is invalid
    bridge.clock is invalid
    bridge.rready is invalid
    bridge.rvalid is invalid
    bridge.rlast is invalid
    bridge.rresp is invalid
    bridge.rdata is invalid
    bridge.rid is invalid
    bridge.arready is invalid
    bridge.arvalid is invalid
    bridge.arprot is invalid
    bridge.arcache is invalid
    bridge.arlock is invalid
    bridge.arburst is invalid
    bridge.arsize is invalid
    bridge.arlen is invalid
    bridge.araddr is invalid
    bridge.arid is invalid
    bridge.bready is invalid
    bridge.bvalid is invalid
    bridge.bresp is invalid
    bridge.bid is invalid
    bridge.wready is invalid
    bridge.wvalid is invalid
    bridge.wlast is invalid
    bridge.wstrb is invalid
    bridge.wdata is invalid
    bridge.wid is invalid
    bridge.awready is invalid
    bridge.awvalid is invalid
    bridge.awprot is invalid
    bridge.awcache is invalid
    bridge.awlock is invalid
    bridge.awburst is invalid
    bridge.awsize is invalid
    bridge.awlen is invalid
    bridge.awaddr is invalid
    bridge.awid is invalid
    bridge.clock <= clock @[simSoc.scala 30:25]
    bridge.reset <= reset @[simSoc.scala 31:25]
    bridge.inst_req <= dpath.io.InstRamIO.req @[simSoc.scala 33:25]
    bridge.inst_wr <= dpath.io.InstRamIO.wr @[simSoc.scala 34:25]
    bridge.inst_size <= dpath.io.InstRamIO.size @[simSoc.scala 35:25]
    bridge.inst_addr <= dpath.io.InstRamIO.addr @[simSoc.scala 36:25]
    bridge.inst_wdata <= dpath.io.InstRamIO.wdata @[simSoc.scala 37:25]
    dpath.io.InstRamIO.rdata <= bridge.inst_rdata @[simSoc.scala 39:29]
    dpath.io.InstRamIO.addr_ok <= bridge.inst_addr_ok @[simSoc.scala 40:29]
    dpath.io.InstRamIO.data_ok <= bridge.inst_data_ok @[simSoc.scala 41:29]
    node _T = bits(reset, 0, 0) @[simSoc.scala 43:11]
    node _T_1 = eq(_T, UInt<1>("h00")) @[simSoc.scala 43:11]
    when _T_1 : @[simSoc.scala 43:11]
      printf(clock, UInt<1>(1), "Inst RamIO:  req  : %d  wr   : %d  size : %d  addr   : 0x%x  wdata  : 0x%x  rdata  : 0x%x  addr_ok: %d  data_ok: %d\n", dpath.io.InstRamIO.req, dpath.io.InstRamIO.wr, dpath.io.InstRamIO.size, dpath.io.InstRamIO.addr, dpath.io.InstRamIO.wdata, dpath.io.InstRamIO.rdata, dpath.io.InstRamIO.addr_ok, dpath.io.InstRamIO.data_ok) @[simSoc.scala 43:11]
      skip @[simSoc.scala 43:11]
    bridge.data_req <= dpath.io.DataRamIO.req @[simSoc.scala 46:25]
    bridge.data_wr <= dpath.io.DataRamIO.wr @[simSoc.scala 47:25]
    bridge.data_size <= dpath.io.DataRamIO.size @[simSoc.scala 48:25]
    bridge.data_addr <= dpath.io.DataRamIO.addr @[simSoc.scala 49:25]
    bridge.data_wdata <= dpath.io.DataRamIO.wdata @[simSoc.scala 50:25]
    dpath.io.DataRamIO.rdata <= bridge.data_rdata @[simSoc.scala 52:29]
    dpath.io.DataRamIO.addr_ok <= bridge.data_addr_ok @[simSoc.scala 53:29]
    dpath.io.DataRamIO.data_ok <= bridge.data_data_ok @[simSoc.scala 54:29]
    node _T_2 = bits(reset, 0, 0) @[simSoc.scala 56:11]
    node _T_3 = eq(_T_2, UInt<1>("h00")) @[simSoc.scala 56:11]
    when _T_3 : @[simSoc.scala 56:11]
      printf(clock, UInt<1>(1), "Data RamIO:  req  : %d  wr   : %d  size : %d  addr   : 0x%x  wdata  : 0x%x  rdata  : 0x%x  addr_ok: %d  data_ok: %d\n", dpath.io.DataRamIO.req, dpath.io.DataRamIO.wr, dpath.io.DataRamIO.size, dpath.io.DataRamIO.addr, dpath.io.DataRamIO.wdata, dpath.io.DataRamIO.rdata, dpath.io.DataRamIO.addr_ok, dpath.io.DataRamIO.data_ok) @[simSoc.scala 56:11]
      skip @[simSoc.scala 56:11]
    inst ram of AXI_ram @[simSoc.scala 59:19]
    ram.reset is invalid
    ram.clock is invalid
    ram.rready is invalid
    ram.rvalid is invalid
    ram.rlast is invalid
    ram.rresp is invalid
    ram.rdata is invalid
    ram.rid is invalid
    ram.arready is invalid
    ram.arvalid is invalid
    ram.arprot is invalid
    ram.arcache is invalid
    ram.arlock is invalid
    ram.arburst is invalid
    ram.arsize is invalid
    ram.arlen is invalid
    ram.araddr is invalid
    ram.arid is invalid
    ram.bready is invalid
    ram.bvalid is invalid
    ram.bresp is invalid
    ram.bid is invalid
    ram.wready is invalid
    ram.wvalid is invalid
    ram.wlast is invalid
    ram.wstrb is invalid
    ram.wdata is invalid
    ram.wid is invalid
    ram.awready is invalid
    ram.awvalid is invalid
    ram.awprot is invalid
    ram.awcache is invalid
    ram.awlock is invalid
    ram.awburst is invalid
    ram.awsize is invalid
    ram.awlen is invalid
    ram.awaddr is invalid
    ram.awid is invalid
    ram.clock <= clock @[simSoc.scala 60:19]
    ram.reset <= reset @[simSoc.scala 61:19]
    ram.awid <= bridge.awid @[simSoc.scala 63:18]
    ram.awaddr <= bridge.awaddr @[simSoc.scala 64:18]
    ram.awlen <= bridge.awlen @[simSoc.scala 65:18]
    ram.awsize <= bridge.awsize @[simSoc.scala 66:18]
    ram.awburst <= bridge.awburst @[simSoc.scala 67:18]
    ram.awlock <= bridge.awlock @[simSoc.scala 68:18]
    ram.awcache <= bridge.awcache @[simSoc.scala 69:18]
    ram.awprot <= bridge.awprot @[simSoc.scala 70:18]
    ram.awvalid <= bridge.awvalid @[simSoc.scala 71:18]
    bridge.awready <= ram.awready @[simSoc.scala 72:21]
    ram.wdata <= bridge.wdata @[simSoc.scala 73:18]
    ram.wstrb <= bridge.wstrb @[simSoc.scala 74:18]
    ram.wlast <= bridge.wlast @[simSoc.scala 75:18]
    ram.wvalid <= bridge.wvalid @[simSoc.scala 76:18]
    bridge.wready <= ram.wready @[simSoc.scala 77:21]
    bridge.bid <= ram.bid @[simSoc.scala 78:21]
    bridge.bresp <= ram.bresp @[simSoc.scala 79:21]
    bridge.bvalid <= ram.bvalid @[simSoc.scala 80:21]
    ram.bready <= bridge.bready @[simSoc.scala 81:18]
    ram.arid <= bridge.arid @[simSoc.scala 82:18]
    ram.araddr <= bridge.araddr @[simSoc.scala 83:18]
    ram.arlen <= bridge.arlen @[simSoc.scala 84:18]
    ram.arsize <= bridge.arsize @[simSoc.scala 85:18]
    ram.arburst <= bridge.arburst @[simSoc.scala 86:18]
    ram.arlock <= bridge.arlock @[simSoc.scala 87:18]
    ram.arcache <= bridge.arcache @[simSoc.scala 88:18]
    ram.arprot <= bridge.arprot @[simSoc.scala 89:18]
    ram.arvalid <= bridge.arvalid @[simSoc.scala 90:18]
    bridge.arready <= ram.arready @[simSoc.scala 91:21]
    bridge.rid <= ram.rid @[simSoc.scala 92:21]
    bridge.rdata <= ram.rdata @[simSoc.scala 93:21]
    bridge.rresp <= ram.rresp @[simSoc.scala 94:21]
    bridge.rlast <= ram.rlast @[simSoc.scala 95:21]
    bridge.rvalid <= ram.rvalid @[simSoc.scala 96:21]
    ram.rready <= bridge.rready @[simSoc.scala 97:18]
    node _T_4 = bits(reset, 0, 0) @[simSoc.scala 99:9]
    node _T_5 = eq(_T_4, UInt<1>("h00")) @[simSoc.scala 99:9]
    when _T_5 : @[simSoc.scala 99:9]
      printf(clock, UInt<1>(1), "AXI_IO:  arvalid: %d  arready: %d  rvalid:  %d  rready:  %d  bvalid:  %d  bready:  %d  wstrb :  %d  araddr: 0x%x  wdata : 0x%x  rdata : 0x%x \n", bridge.arvalid, bridge.arready, bridge.rvalid, bridge.rready, bridge.bvalid, bridge.bready, bridge.wstrb, bridge.araddr, bridge.wdata, bridge.rdata) @[simSoc.scala 99:9]
      skip @[simSoc.scala 99:9]
    
