library verilog;
use verilog.vl_types.all;
entity my_mem is
end my_mem;
