// Seed: 3684438134
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire [1 : -1  +  -1] id_7;
endmodule
module module_1 #(
    parameter id_12 = 32'd99
) (
    input  tri0  id_0,
    output wor   id_1,
    input  tri   id_2,
    output tri0  id_3
    , id_14,
    input  tri0  id_4,
    output tri   id_5,
    input  tri0  id_6,
    output wand  id_7,
    output tri1  id_8,
    input  tri0  id_9,
    output wor   id_10,
    input  uwire id_11,
    input  wand  _id_12
);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire [-1 'd0 -  id_12 : -1] id_15;
  logic id_16;
  ;
  assign id_14 = id_16;
endmodule
