# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Users/achie/FPGA_prj/full_adder_df/fa_src.v" \
"../../../../../../../Users/achie/FPGA_prj/full_adder_df/tb_fa.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
