Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/d/program/vivado/exec/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b8e896dbe727493d80599663c217e8ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reggroup32_tb_behav xil_defaultlib.reggroup32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reggroup32
Compiling module xil_defaultlib.reggroup32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reggroup32_tb_behav
