// Seed: 1413466399
module module_0;
  wire  id_1;
  logic id_2 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    output wand id_6,
    input tri1 id_7,
    input wire id_8,
    output wor id_9,
    output uwire id_10,
    input tri id_11,
    output supply1 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input wand id_15,
    output wor id_16,
    input tri id_17
    , id_21,
    inout wor id_18,
    output wand id_19
);
  logic id_22 = -1 == 1;
  module_0 modCall_1 ();
endmodule
