# vsim -classdebug -work SynchronousFIFO_work "+UVM_TESTNAME=SynchronousFIFOTest" "+UVM_VERBOSITY=UVM_HIGH" -c -do "run -all;" -voptargs="+acc" -t ns SynchronousFIFO_tb -gN=32 
# Start time: 09:34:10 on Jun 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.SynchronousFIFOInterface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.SynchronousFIFO_hvl_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.SynchronousFIFO_tb(fast)
# Loading work.SynchronousFIFO(fast)
# Loading work.FIFOPointer(fast)
# Loading work.FIFOPointerCompare(fast)
# Loading work.MemorySimple(fast)
# Loading work.SynchronousFIFOInterface(fast__2)
# ** Fatal: (vsim-8274) Virtual interface elem. 'capture_inputs' not found in 'SynchronousFIFOInterface'.
#    Time: 0 ns  Iteration: 0  Region: /SynchronousFIFO_hvl_pkg File: hvl/Test/src/SynchronousFIFOTest.svh Line: 275
# FATAL ERROR while loading design
# Error loading design
# End time: 09:34:11 on Jun 28,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
