
---------- Begin Simulation Statistics ----------
final_tick                                18975126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    986                       # Simulator instruction rate (inst/s)
host_mem_usage                                8583552                       # Number of bytes of host memory used
host_op_rate                                     1014                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25198.16                       # Real time elapsed on the host
host_tick_rate                                 207756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24843044                       # Number of instructions simulated
sim_ops                                      25539346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005235                       # Number of seconds simulated
sim_ticks                                  5235081625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.439178                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  379244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               389211                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 33                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5067                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389844                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1268                       # Number of indirect misses.
system.cpu.branchPred.lookups                  414113                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7554                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1252                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2423758                       # Number of instructions committed
system.cpu.committedOps                       2458024                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.430713                       # CPI: cycles per instruction
system.cpu.discardedOps                         15350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1244855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            103514                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           750381                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2708852                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.291485                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        8                       # number of quiesce instructions executed
system.cpu.numCycles                          8315218                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         8                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1598414     65.03%     65.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1753      0.07%     65.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                  96139      3.91%     69.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                761718     30.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2458024                       # Class of committed instruction
system.cpu.quiesceCycles                        60912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5606366                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        696452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230792                       # Transaction distribution
system.membus.trans_dist::ReadResp             231560                       # Transaction distribution
system.membus.trans_dist::WriteReq             120901                       # Transaction distribution
system.membus.trans_dist::WriteResp            120901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          458                       # Transaction distribution
system.membus.trans_dist::CleanEvict              453                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           537                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       347220                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        347220                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       696969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       707424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       692974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       692974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1400927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        83072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11563                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       100111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22174264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22174264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22289671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1047632                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004145                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1047614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1047632                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1744865799                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10575250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              497531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2096750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10434180                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1391852432                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1200250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      4327968                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      6031904                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2426092                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      3473408                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      5899500                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      1081992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      1135240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       606523                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       108544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       715067                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    826724072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    325484132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1152208205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    463429641                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    663486885                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1126916526                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1290153714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    988971017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2279124731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      4280264                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      5853128                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      2369472                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      3538944                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      5908416                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      1070066                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      1119218                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       592368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       110592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       702960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    817611702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    300446891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1118058594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    452614146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    676005505                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1128619652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1270225849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    976452397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2246678245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       239616                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       239616                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       471831                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       471830                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1090                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1092                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        20504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       315392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       315392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       316539                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       316539                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       323584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       323584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       319488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       319488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        63488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1422893                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           82                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           82                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1715                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          834                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11563                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       327980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       393516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5046272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5046272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5064640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5064640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      5111808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      5111808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1015808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22644579                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2426166125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1948144193                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1196822000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12518620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     12518620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     75111723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma    100148964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    200297928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0    100148964                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     75111723                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    175260687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12518620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     12518620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    175260687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    175260687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    375558614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     18777931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    175260687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     56333792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      250372409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     75111723                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     25825767                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total     100937490                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     18777931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    250372409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma     82159559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     351309900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230267                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230259                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       116224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       116224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8204                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         8204                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       157696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       158278                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       161792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       159744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        25600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        13456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       692974                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       262444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5046272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      5064640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      5111808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22174264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       530120                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       530120    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       530120                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1078242850                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1267489000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      9224448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      9355520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       187768                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       196908                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       384676                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2306112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      2310208                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        46942                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6156                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53098                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1762044732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25037241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1787081973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35867254                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37613167                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73480421                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1797911986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62650408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1860562394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      2555904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      6029312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1163264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1212416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       108544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       747520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    888822053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    300446891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1189268945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488226198                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    663486885                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1151713083                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1377048252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    963933776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2340982028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      9003152                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      9134224                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       183304                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       196908                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       380212                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      2250788                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      2254884                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        45826                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         6156                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        51982                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1719772994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     25037241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1744810235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     35014545                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     37613167                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     72627712                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1754787539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     62650408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1817437947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4456448                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5963776                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3557312                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5982144                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1114112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        47104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1161216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       111166                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       717374                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    851266192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    287928271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1139194463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    463188957                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    679514142                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1142703100                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1314455149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    967442413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2281897563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          239                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          259                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2921826                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       244504                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3166331                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2921826                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2921826                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2921826                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       244504                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3166331                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma       131372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3557504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      3473408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      3538944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14789880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      1507328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1703936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       294912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7467648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         2054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        54272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        55586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        54272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        55296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              231102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          458                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        23552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        26624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         4608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     25094547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     25094547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    663486885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    679550818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    663486885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    676005505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     56333792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     25825767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10269181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2825147927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5599149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25037241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     25037241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    300446891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    287928271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    325484132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    300446891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma    100148964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     56333792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1426462572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5599149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     50131788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     50131788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    963933776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    967479089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    988971017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    976452397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    156482756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma     82159559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10269181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4251610499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     78848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     79127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     80865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     79842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     12704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      6728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000497122750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1085                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1085                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              423159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             121944                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      231107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116682                       # Number of write requests accepted
system.mem_ctrls.readBursts                    231107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   116682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7342                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7731693030                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1154650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13793605530                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33480.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59730.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       398                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215141                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  108369                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                231099                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               116682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  198600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    922.558076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.383811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.075816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          849      3.52%      3.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          721      2.99%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          369      1.53%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          396      1.64%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          525      2.18%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          315      1.31%     13.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          476      1.97%     15.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          333      1.38%     16.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20131     83.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.915207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    875.012646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           999     92.07%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.18%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.37%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.46%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           18      1.66%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.18%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           16      1.47%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.09%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.09%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           22      2.03%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.09%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.28%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.09%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.09%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.09%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            2      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     107.547465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.802649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    120.962273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            360     33.18%     33.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            72      6.64%     39.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           255     23.50%     63.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          170     15.67%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           22      2.03%     81.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           19      1.75%     82.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           21      1.94%     84.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           34      3.13%     87.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           43      3.96%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           25      2.30%     94.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           25      2.30%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           10      0.92%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            4      0.37%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.28%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.46%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.18%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.09%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.09%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            4      0.37%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.09%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.18%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.09%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.18%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1085                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14779520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7468096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14790200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7467648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2823.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1426.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2825.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1426.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5235400250                       # Total gap between requests
system.mem_ctrls.avgGap                      15053.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma       131372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3473408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3556800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      3471424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      3537024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       288768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1506368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1703936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       294912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 25094546.639470975846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 25094546.639470975846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 663486884.982428550720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 679416340.523630380630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 663107903.308002471924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 675638748.994673132896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 55160171.451958976686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 25825767.329845599830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10220279.994201619178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5868103.345953082666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25037240.942733153701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 25037240.942733153701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 300446891.312797844410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 287744892.611870229244                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 325484132.255531013012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 300446891.312797844410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 100148963.770932614803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 56333792.121149592102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         2054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        55591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        54272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        55296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          458                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        26624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         4608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    119673360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma    119715695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3270930385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   3267454855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   3231392320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   3267920355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    273875790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    178549575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     64093195                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15103236815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1694527000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   1625077625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  13907581045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  17020540440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  27944767090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  21746377000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5527229435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   7769967010                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58263.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58284.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60269.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58776.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     59540.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     59098.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59434.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     84221.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     76301.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32976499.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    827405.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma    793494.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    565900.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    722679.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1049608.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    884862.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    674710.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1686190.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1093415750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3860004250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  16                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             8                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4759046.875000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2888576.212502                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1250750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7205125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               8                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18937053625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     38072375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1274675                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1274675                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1274675                       # number of overall hits
system.cpu.icache.overall_hits::total         1274675                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          239                       # number of overall misses
system.cpu.icache.overall_misses::total           239                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10386875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10386875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10386875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10386875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1274914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1274914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1274914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1274914                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000187                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000187                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.728033                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.728033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.728033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.728033                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10009875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10009875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10009875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10009875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41882.322176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41882.322176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41882.322176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41882.322176                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1274675                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1274675                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           239                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10386875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10386875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1274914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1274914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.728033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.728033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10009875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10009875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41882.322176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41882.322176                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.968139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7199239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15029.726514                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.968139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.822203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.822203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2550067                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2550067                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       157816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           157816                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       157816                       # number of overall hits
system.cpu.dcache.overall_hits::total          157816                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1156                       # number of overall misses
system.cpu.dcache.overall_misses::total          1156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    127585500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    127585500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    127585500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    127585500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       158972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       158972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007272                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007272                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007272                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 110368.079585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110368.079585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 110368.079585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110368.079585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          458                       # number of writebacks
system.cpu.dcache.writebacks::total               458                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5202                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5202                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     93438125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93438125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     93438125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93438125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11430875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11430875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005410                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108648.982558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108648.982558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108648.982558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108648.982558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.400038                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.400038                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    860                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        96887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           96887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58887125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58887125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        97430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        97430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108447.744015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108447.744015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          537                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          537                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     57552875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57552875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11430875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11430875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107174.813780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107174.813780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21773.095238                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21773.095238                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68698375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68698375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112069.127243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112069.127243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4677                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4677                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35885250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35885250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111099.845201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111099.845201                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       347220                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       347220                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3658929500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3658929500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10537.784402                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10537.784402                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       116878                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       116878                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       230342                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       230342                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3581274949                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3581274949                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15547.641980                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15547.641980                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              159839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.500729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3414508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3414508                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18975126000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
