

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec  8 18:07:37 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|  100|    4|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |   96|   96|        13|         12|          1|     8|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    444|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     25|
|Register         |        -|      -|      93|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      93|    469|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |proc_fu_270_p2          |     +    |      0|  0|    4|           4|           1|
    |sh_assign_fu_143_p2     |     +    |      0|  0|    9|           8|           9|
    |p_Val2_7_i_i_fu_244_p2  |     -    |      0|  0|   32|           1|          32|
    |tmp_1_i_i_fu_157_p2     |     -    |      0|  0|    8|           7|           8|
    |ap_sig_209              |    and   |      0|  0|    1|           1|           1|
    |cond_fu_258_p2          |   icmp   |      0|  0|   11|          32|           1|
    |exitcond_i_fu_264_p2    |   icmp   |      0|  0|    2|           4|           5|
    |tmp_3_i_i_fu_203_p2     |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_187              |    or    |      0|  0|    1|           1|           1|
    |ap_sig_210              |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_237_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_250_p3      |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_167_p3   |  select  |      0|  0|    9|           1|           9|
    |tmp_5_i_i_fu_209_p2     |    shl   |      0|  0|  239|          78|          78|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  444|         164|         234|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  15|         17|    1|         17|
    |proc_i_phi_fu_114_p4  |   4|          2|    4|          8|
    |proc_i_reg_110        |   4|          2|    4|          8|
    |strm_in_V_blk_n       |   1|          2|    1|          2|
    |strm_out_V_blk_n      |   1|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  25|         25|   11|         37|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  16|   0|   16|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |cond_reg_297           |   1|   0|    1|          0|
    |exitcond_i_reg_301     |   1|   0|    1|          0|
    |isNeg_reg_286          |   1|   0|    1|          0|
    |loc_V_1_reg_281        |  23|   0|   23|          0|
    |p_Val2_s_reg_276       |  32|   0|   32|          0|
    |proc_i_reg_110         |   4|   0|    4|          0|
    |proc_reg_305           |   4|   0|    4|          0|
    |sh_assign_1_reg_291    |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  93|   0|   93|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 12, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (cond)
	17  / (!cond)
4 --> 
	17  / (exitcond_i)
	5  / (!exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_2 [1/1] 4.38ns
_ifconv:5  %tmp_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_2 to i32

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_1_i_i [1/1] 1.72ns
_ifconv:15  %tmp_1_i_i = sub i8 127, %loc_V

ST_1: tmp_1_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign


 <State 2>: 7.74ns
ST_2: p_Result_s [1/1] 0.00ns (grouped into LUT with out node cond)
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_2_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_3_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_5_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_1

ST_2: p_Val2_7_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 0.00ns (grouped into LUT with out node cond)
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

ST_2: cond [1/1] 2.52ns (out node of the LUT)
_ifconv:29  %cond = icmp eq i32 %p_Val2_5, 1


 <State 3>: 1.57ns
ST_3: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str25, [1 x i8]* @p_str26, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str27)

ST_3: empty_7 [1/1] 0.00ns
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str20, [1 x i8]* @p_str21, [1 x i8]* @p_str22, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str23)

ST_3: stg_45 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !87

ST_3: stg_46 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !93

ST_3: stg_47 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_3: stg_48 [1/1] 1.57ns
_ifconv:30  br i1 %cond, label %.preheader, label %._crit_edge


 <State 4>: 1.88ns
ST_4: proc_i [1/1] 0.00ns
.preheader:0  %proc_i = phi i4 [ %proc, %0 ], [ 0, %_ifconv ]

ST_4: exitcond_i [1/1] 1.88ns
.preheader:1  %exitcond_i = icmp eq i4 %proc_i, -8

ST_4: proc [1/1] 0.80ns
.preheader:2  %proc = add i4 %proc_i, 1

ST_4: stg_52 [1/1] 0.00ns
.preheader:3  br i1 %exitcond_i, label %._crit_edge, label %0


 <State 5>: 4.38ns
ST_5: stg_53 [1/1] 4.38ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 6>: 4.38ns
ST_6: stg_54 [1/1] 4.38ns
:9  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 7>: 4.38ns
ST_7: stg_55 [1/1] 4.38ns
:10  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 8>: 4.38ns
ST_8: stg_56 [1/1] 4.38ns
:11  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 9>: 4.38ns
ST_9: stg_57 [1/1] 4.38ns
:12  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 10>: 4.38ns
ST_10: stg_58 [1/1] 4.38ns
:13  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 11>: 4.38ns
ST_11: stg_59 [1/1] 4.38ns
:14  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 12>: 4.38ns
ST_12: stg_60 [1/1] 4.38ns
:15  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 13>: 4.38ns
ST_13: tmp_1_0 [1/1] 4.38ns
:4  %tmp_1_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_13: stg_62 [1/1] 4.38ns
:16  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 14>: 4.38ns
ST_14: tmp_2_0 [1/1] 4.38ns
:5  %tmp_2_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_14: stg_64 [1/1] 4.38ns
:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 15>: 4.38ns
ST_15: tmp_3_0 [1/1] 4.38ns
:6  %tmp_3_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_15: stg_66 [1/1] 4.38ns
:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)


 <State 16>: 4.38ns
ST_16: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_16: stg_68 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind

ST_16: tmp_16_i [1/1] 0.00ns
:2  %tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str)

ST_16: stg_70 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_16: tmp_4_0 [1/1] 4.38ns
:7  %tmp_4_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_16: stg_72 [1/1] 4.38ns
:19  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float undef)

ST_16: empty_9 [1/1] 0.00ns
:20  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp_16_i)

ST_16: stg_74 [1/1] 0.00ns
:21  br label %.preheader


 <State 17>: 0.00ns
ST_17: stg_75 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_2                 (read             ) [ 000000000000000000]
p_Val2_s              (bitcast          ) [ 001000000000000000]
loc_V                 (partselect       ) [ 000000000000000000]
loc_V_1               (trunc            ) [ 001000000000000000]
tmp_i_i_i_cast1       (zext             ) [ 000000000000000000]
sh_assign             (add              ) [ 000000000000000000]
isNeg                 (bitselect        ) [ 001000000000000000]
tmp_1_i_i             (sub              ) [ 000000000000000000]
tmp_1_i_i_cast        (sext             ) [ 000000000000000000]
sh_assign_1           (select           ) [ 001000000000000000]
p_Result_s            (bitselect        ) [ 000000000000000000]
p_Result_1            (bitconcatenate   ) [ 000000000000000000]
tmp_i_i               (zext             ) [ 000000000000000000]
sh_assign_1_cast      (sext             ) [ 000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 000000000000000000]
tmp_2_i_i             (zext             ) [ 000000000000000000]
tmp_3_i_i             (lshr             ) [ 000000000000000000]
tmp_5_i_i             (shl              ) [ 000000000000000000]
tmp                   (bitselect        ) [ 000000000000000000]
tmp_s                 (zext             ) [ 000000000000000000]
tmp_1                 (partselect       ) [ 000000000000000000]
p_Val2_3              (select           ) [ 000000000000000000]
p_Val2_7_i_i          (sub              ) [ 000000000000000000]
p_Val2_5              (select           ) [ 000000000000000000]
cond                  (icmp             ) [ 000111111111111110]
empty                 (specinterface    ) [ 000000000000000000]
empty_7               (specinterface    ) [ 000000000000000000]
stg_45                (specbitsmap      ) [ 000000000000000000]
stg_46                (specbitsmap      ) [ 000000000000000000]
stg_47                (spectopmodule    ) [ 000000000000000000]
stg_48                (br               ) [ 000111111111111110]
proc_i                (phi              ) [ 000010000000000000]
exitcond_i            (icmp             ) [ 000011111111111110]
proc                  (add              ) [ 000111111111111110]
stg_52                (br               ) [ 000000000000000000]
stg_53                (write            ) [ 000000000000000000]
stg_54                (write            ) [ 000000000000000000]
stg_55                (write            ) [ 000000000000000000]
stg_56                (write            ) [ 000000000000000000]
stg_57                (write            ) [ 000000000000000000]
stg_58                (write            ) [ 000000000000000000]
stg_59                (write            ) [ 000000000000000000]
stg_60                (write            ) [ 000000000000000000]
tmp_1_0               (read             ) [ 000000000000000000]
stg_62                (write            ) [ 000000000000000000]
tmp_2_0               (read             ) [ 000000000000000000]
stg_64                (write            ) [ 000000000000000000]
tmp_3_0               (read             ) [ 000000000000000000]
stg_66                (write            ) [ 000000000000000000]
empty_8               (speclooptripcount) [ 000000000000000000]
stg_68                (specloopname     ) [ 000000000000000000]
tmp_16_i              (specregionbegin  ) [ 000000000000000000]
stg_70                (specpipeline     ) [ 000000000000000000]
tmp_4_0               (read             ) [ 000000000000000000]
stg_72                (write            ) [ 000000000000000000]
empty_9               (specregionend    ) [ 000000000000000000]
stg_74                (br               ) [ 000111111111111110]
stg_75                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 tmp_1_0/13 tmp_2_0/14 tmp_3_0/15 tmp_4_0/16 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_53/5 stg_54/6 stg_55/7 stg_56/8 stg_57/9 stg_58/10 stg_59/11 stg_60/12 stg_62/13 stg_64/14 stg_66/15 stg_72/16 "/>
</bind>
</comp>

<comp id="110" class="1005" name="proc_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="proc_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="proc_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="proc_i/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Val2_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="loc_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="0" index="3" bw="6" slack="0"/>
<pin id="130" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="loc_V_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_i_i_i_cast1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sh_assign_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="isNeg_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="9" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_i_i_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_1_i_i_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_i_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sh_assign_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Result_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Result_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="23" slack="1"/>
<pin id="186" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_i_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sh_assign_1_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sh_assign_1_cast_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="1"/>
<pin id="198" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_2_i_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_3_i_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_i_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="24" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="78" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Val2_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_7_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i_i/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Val2_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="cond_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="proc_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="proc/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_Val2_s_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="281" class="1005" name="loc_V_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="23" slack="1"/>
<pin id="283" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="isNeg_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="291" class="1005" name="sh_assign_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="cond_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="301" class="1005" name="exitcond_i_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="305" class="1005" name="proc_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="proc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="76" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="96" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="121" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="125" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="125" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="149" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="143" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="182" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="189" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="203" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="209" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="242"><net_src comp="223" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="227" pin="4"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="175" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="237" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="114" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="114" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="121" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="284"><net_src comp="135" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="289"><net_src comp="149" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="294"><net_src comp="167" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="300"><net_src comp="258" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="264" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="270" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {5 6 7 8 9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: dut : strm_in_V | {1 13 14 15 16 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_1_i_i : 2
		tmp_1_i_i_cast : 3
		sh_assign_1 : 5
	State 2
		tmp_i_i : 1
		tmp_2_i_i : 1
		tmp_3_i_i : 1
		tmp_5_i_i : 2
		tmp : 2
		tmp_s : 3
		tmp_1 : 3
		p_Val2_3 : 4
		p_Val2_7_i_i : 5
		p_Val2_5 : 6
		cond : 7
	State 3
	State 4
		exitcond_i : 1
		proc : 1
		stg_52 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_9 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    shl   |       tmp_5_i_i_fu_209       |    0    |    88   |
|----------|------------------------------|---------|---------|
|          |      sh_assign_1_fu_167      |    0    |    9    |
|  select  |        p_Val2_3_fu_237       |    0    |    32   |
|          |        p_Val2_5_fu_250       |    0    |    32   |
|----------|------------------------------|---------|---------|
|   lshr   |       tmp_3_i_i_fu_203       |    0    |    63   |
|----------|------------------------------|---------|---------|
|    sub   |       tmp_1_i_i_fu_157       |    0    |    8    |
|          |      p_Val2_7_i_i_fu_244     |    0    |    32   |
|----------|------------------------------|---------|---------|
|   icmp   |          cond_fu_258         |    0    |    11   |
|          |       exitcond_i_fu_264      |    0    |    2    |
|----------|------------------------------|---------|---------|
|    add   |       sh_assign_fu_143       |    0    |    8    |
|          |          proc_fu_270         |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_96        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_102       |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         loc_V_fu_125         |    0    |    0    |
|          |         tmp_1_fu_227         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |        loc_V_1_fu_135        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    tmp_i_i_i_cast1_fu_139    |    0    |    0    |
|   zext   |        tmp_i_i_fu_189        |    0    |    0    |
|          |       tmp_2_i_i_fu_199       |    0    |    0    |
|          |         tmp_s_fu_223         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         isNeg_fu_149         |    0    |    0    |
| bitselect|       p_Result_s_fu_175      |    0    |    0    |
|          |          tmp_fu_215          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     tmp_1_i_i_cast_fu_163    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_193   |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_196 |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       p_Result_1_fu_182      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   289   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    cond_reg_297   |    1   |
| exitcond_i_reg_301|    1   |
|   isNeg_reg_286   |    1   |
|  loc_V_1_reg_281  |   23   |
|  p_Val2_s_reg_276 |   32   |
|   proc_i_reg_110  |    4   |
|    proc_reg_305   |    4   |
|sh_assign_1_reg_291|    9   |
+-------------------+--------+
|       Total       |   75   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   289  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   75   |    -   |
+-----------+--------+--------+
|   Total   |   75   |   289  |
+-----------+--------+--------+
