/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [15:0] _03_;
  wire [8:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [29:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [21:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [6:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [18:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_64z;
  wire [6:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_21z ? celloutsig_0_8z : in_data[42]);
  assign celloutsig_0_50z = !(celloutsig_0_45z[0] ? celloutsig_0_10z : celloutsig_0_14z);
  assign celloutsig_0_53z = !(celloutsig_0_49z ? celloutsig_0_50z : celloutsig_0_52z[6]);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_2z[4]);
  assign celloutsig_0_8z = !(celloutsig_0_7z[3] ? celloutsig_0_7z[5] : celloutsig_0_5z[0]);
  assign celloutsig_0_9z = !(celloutsig_0_7z[9] ? celloutsig_0_3z : celloutsig_0_0z[3]);
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_19z = ~celloutsig_1_6z[0];
  assign celloutsig_0_15z = ~celloutsig_0_6z;
  assign celloutsig_0_21z = ~celloutsig_0_14z;
  assign celloutsig_0_26z = ~celloutsig_0_13z[2];
  assign celloutsig_0_38z = ~(in_data[4] ^ celloutsig_0_31z);
  assign celloutsig_0_4z = ~(in_data[60] ^ _02_);
  assign celloutsig_0_18z = ~(in_data[73] ^ celloutsig_0_0z[3]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 16'h0000;
    else _03_ <= { in_data[113:108], celloutsig_1_3z, celloutsig_1_2z };
  reg [8:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign { _04_[8:6], _02_, _04_[4:3], _01_, _04_[1], _00_ } = _20_;
  assign celloutsig_0_39z = celloutsig_0_28z & ~(celloutsig_0_15z);
  assign celloutsig_0_49z = in_data[44] & ~(celloutsig_0_24z[3]);
  assign celloutsig_0_71z = celloutsig_0_67z[0] & ~(celloutsig_0_17z[10]);
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_10z[2]);
  assign celloutsig_0_10z = celloutsig_0_2z[0] & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_12z = _02_ & ~(celloutsig_0_5z[1]);
  assign celloutsig_0_22z = celloutsig_0_7z[6] & ~(celloutsig_0_8z);
  assign celloutsig_0_64z = celloutsig_0_61z[6:0] * { celloutsig_0_30z[3:0], celloutsig_0_36z };
  assign celloutsig_0_67z = { celloutsig_0_32z[7:4], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z } * { celloutsig_0_64z[3:0], celloutsig_0_36z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3:0], _04_[8:6], _02_, _04_[4:3], _01_, _04_[1], _00_, _04_[8:6], _02_, _04_[4:3], _01_, _04_[1], _00_ } * in_data[31:10];
  assign celloutsig_0_3z = | in_data[78:60];
  assign celloutsig_0_16z = | { celloutsig_0_13z, in_data[2], celloutsig_0_0z };
  assign celloutsig_0_28z = | { celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_33z[6], celloutsig_0_11z, celloutsig_0_55z } << { celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_1_2z = { in_data[144:138], celloutsig_1_1z, celloutsig_1_1z } << { in_data[184:181], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[50:46] - in_data[95:91];
  assign celloutsig_0_32z = { celloutsig_0_11z[3], celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_28z } - celloutsig_0_5z[8:0];
  assign celloutsig_0_33z = { celloutsig_0_2z[5:4], celloutsig_0_23z } - { celloutsig_0_13z[8:3], celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_0_36z = celloutsig_0_23z[3:1] - celloutsig_0_17z[20:18];
  assign celloutsig_0_45z = { celloutsig_0_17z[27:20], celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_4z } - celloutsig_0_2z[16:6];
  assign celloutsig_0_23z = { celloutsig_0_17z[26:24], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_4z } - { celloutsig_0_13z[8:3], celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_13z[3:1], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_6z } - { celloutsig_0_17z[5:2], celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_5z = { _04_[3], _01_, _04_[1], celloutsig_0_3z, _04_[8:6], _02_, _04_[4:3], _01_, _04_[1], _00_, celloutsig_0_3z, celloutsig_0_0z } ~^ { celloutsig_0_2z[20:3], celloutsig_0_4z };
  assign celloutsig_1_5z = _03_[9:0] ~^ { in_data[139:132], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } ~^ _03_[14:10];
  assign celloutsig_0_13z = celloutsig_0_2z[11:3] ~^ { celloutsig_0_2z[17:15], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_7z = { in_data[47:43], celloutsig_0_4z, celloutsig_0_0z } ^ { celloutsig_0_2z[13], _04_[8:6], _02_, _04_[4:3], _01_, _04_[1], _00_, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_5z[5:3], celloutsig_1_0z, celloutsig_1_8z } ^ celloutsig_1_7z;
  assign celloutsig_0_27z = celloutsig_0_24z[5:2] ^ { in_data[25], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_0z[2:1], celloutsig_0_27z } ^ celloutsig_0_13z[8:3];
  assign celloutsig_0_37z = ~((celloutsig_0_12z & celloutsig_0_21z) | in_data[67]);
  assign celloutsig_0_55z = ~((_04_[4] & celloutsig_0_23z[3]) | celloutsig_0_53z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z[13] & celloutsig_0_5z[14]) | in_data[3]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_2z[4]) | celloutsig_1_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_13z[2]) | in_data[36]);
  always_latch
    if (clkin_data[64]) celloutsig_0_52z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_52z = { celloutsig_0_13z[5:4], celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_15z };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 3'h0;
    else if (!clkin_data[128]) celloutsig_1_6z = { celloutsig_1_5z[8:7], celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_0z[4], celloutsig_0_8z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_17z = 30'h00000000;
    else if (!celloutsig_1_18z) celloutsig_0_17z = in_data[74:45];
  assign celloutsig_0_72z = ~((celloutsig_0_49z & celloutsig_0_26z) | (celloutsig_0_15z & celloutsig_0_5z[10]));
  assign celloutsig_1_0z = ~((in_data[126] & in_data[109]) | (in_data[177] & in_data[158]));
  assign celloutsig_0_19z = ~((celloutsig_0_17z[18] & celloutsig_0_18z) | (celloutsig_0_2z[16] & celloutsig_0_14z));
  assign celloutsig_0_20z = ~((celloutsig_0_7z[10] & celloutsig_0_8z) | (celloutsig_0_7z[4] & celloutsig_0_3z));
  assign celloutsig_0_29z = ~((celloutsig_0_9z & celloutsig_0_16z) | (celloutsig_0_15z & celloutsig_0_27z[3]));
  assign { _04_[5], _04_[2], _04_[0] } = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
