
*** Running vivado
    with args -log GBCR2_SEU_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GBCR2_SEU_Test.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jun 26 18:37:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source GBCR2_SEU_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.957 ; gain = 0.027 ; free physical = 5023 ; free virtual = 7306
Command: synth_design -top GBCR2_SEU_Test -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 940446
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2203.531 ; gain = 411.715 ; free physical = 3988 ; free virtual = 6281
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_25MHz', assumed default net type 'wire' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:77]
WARNING: [Synth 8-6901] identifier 'control_clk' is used before its declaration [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:135]
INFO: [Synth 8-6157] synthesizing module 'GBCR2_SEU_Test' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:22]
INFO: [Synth 8-638] synthesizing module 'global_clock_reset' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:52]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:85]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:96]
INFO: [Synth 8-3491] module 'clockwiz' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/clockwiz_stub.v:6' bound to instance 'clockwiz_inst' of component 'clockwiz' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:103]
INFO: [Synth 8-6157] synthesizing module 'clockwiz' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/clockwiz_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clockwiz' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/clockwiz_stub.v:6]
INFO: [Synth 8-3491] module 'GlobalResetter' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_resetter.vhd:21' bound to instance 'globalresetter_inst' of component 'GlobalResetter' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:118]
INFO: [Synth 8-638] synthesizing module 'GlobalResetter' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_resetter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'GlobalResetter' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_resetter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'global_clock_reset' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:52]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
WARNING: [Synth 8-689] width (32) of port connection 'ODIV2' does not match port width (1) of module 'IBUFDS_GTE2' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:96]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:96]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-638] synthesizing module 'gig_eth' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:190]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_example_design_resets' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:57' bound to instance 'example_resets' of component 'tri_mode_ethernet_mac_0_example_design_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:691]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'dcm_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:131]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:84]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'glbl_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:145]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'axi_lite_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:159]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'gtx_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:187]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'chk_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_lite_sm' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:69' bound to instance 'axi_lite_controller' of component 'tri_mode_ethernet_mac_0_axi_lite_sm' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:724]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'update_speed_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_fifo_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:93' bound to instance 'trimac_fifo_block' of component 'tri_mode_ethernet_mac_0_fifo_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:760]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:199]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:68' bound to instance 'trimac_sup_block' of component 'tri_mode_ethernet_mac_0_support' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:408]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:168]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support_clocking' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:69' bound to instance 'tri_mode_ethernet_mac_support_clocking_i' of component 'tri_mode_ethernet_mac_0_support_clocking' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:311]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support_clocking' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:82]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:119]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:184]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support_clocking' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:82]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support_resets' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:63' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'tri_mode_ethernet_mac_0_support_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:321]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:77]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'idelayctrl_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:128]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'lock_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:179]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'gtx_mmcm_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support_resets' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:77]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:336]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/tri_mode_ethernet_mac_0_stub.v:6' bound to instance 'tri_mode_ethernet_mac_i' of component 'tri_mode_ethernet_mac_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:350]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:168]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:505]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:513]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:527]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_tx_client_fifo' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:365]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:982]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1163]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1171]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1180]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1554]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_rx_client_fifo' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:199]
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-3491] module 'COM5402' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:38' bound to instance 'tcp_server_inst' of component 'COM5402' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:899]
INFO: [Synth 8-638] synthesizing module 'COM5402' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:160]
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter SIMULATION bound to: 1'b0 
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'TIMER_4US' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/timer_4us.vhd:24' bound to instance 'Inst_TIMER_4US' of component 'TIMER_4US' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:784]
INFO: [Synth 8-638] synthesizing module 'TIMER_4US' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/timer_4us.vhd:42]
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER_4US' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/timer_4us.vhd:42]
WARNING: [Synth 8-5640] Port 'rx_tcp_byte_count' is missing in component declaration [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:176]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-3491] module 'PACKET_PARSING' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:46' bound to instance 'Inst_PACKET_PARSING' of component 'PACKET_PARSING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:800]
INFO: [Synth 8-638] synthesizing module 'PACKET_PARSING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:185]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PACKET_PARSING' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:185]
INFO: [Synth 8-3491] module 'ARP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/arp.vhd:23' bound to instance 'Inst_ARP' of component 'ARP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:854]
INFO: [Synth 8-638] synthesizing module 'ARP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/arp.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ARP' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/arp.vhd:92]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter MAX_PING_SIZE bound to: 16'b0000001000000000 
INFO: [Synth 8-3491] module 'PING' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:33' bound to instance 'Inst_PING' of component 'PING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:878]
INFO: [Synth 8-638] synthesizing module 'PING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:115]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter MAX_PING_SIZE bound to: 16'b0000001000000000 
INFO: [Synth 8-113] binding component instance 'RAMB16_S9_S9_inst' to cell 'RAMB16_S9_S9' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'PING' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:115]
	Parameter PORT_NO bound to: 16'b0000010000000101 
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'UDP2SERIAL' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:26' bound to instance 'Inst_UDP2SERIAL' of component 'UDP2SERIAL' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:961]
INFO: [Synth 8-638] synthesizing module 'UDP2SERIAL' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:74]
	Parameter PORT_NO bound to: 16'b0000010000000101 
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UDP2SERIAL' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:74]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-3491] module 'TCP_SERVER' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:51' bound to instance 'TCP_SERVER_001' of component 'TCP_SERVER' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1064]
INFO: [Synth 8-638] synthesizing module 'TCP_SERVER' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:223]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'TCP_SERVER' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:223]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
INFO: [Synth 8-3491] module 'TCP_TX' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:17' bound to instance 'Inst_TCP_TX' of component 'TCP_TX' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'TCP_TX' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:108]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'TCP_TX' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:108]
	Parameter NBUFS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TCP_RXBUFNDEMUX2' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:33' bound to instance 'Inst_TCP_RXBUFNDEMUX2' of component 'TCP_RXBUFNDEMUX2' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1168]
INFO: [Synth 8-638] synthesizing module 'TCP_RXBUFNDEMUX2' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:87]
	Parameter NBUFS bound to: 8 - type: integer 
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
INFO: [Synth 8-638] synthesizing module 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:58]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 12'b000000000000 
	Parameter INIT_B bound to: 12'b000000000000 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 12'b000000000000 
	Parameter SRVAL_B bound to: 12'b000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'RAMB16_S9_S9_inst' to cell 'RAMB16_S9_S9' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'BRAM_DP' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:58]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'TCP_RXBUFNDEMUX2' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:87]
	Parameter NBUFS bound to: 8 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter MSS bound to: 16'b0000010110110100 
INFO: [Synth 8-3491] module 'TCP_TXBUF' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:51' bound to instance 'Inst_TCP_TXBUF' of component 'TCP_TXBUF' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'TCP_TXBUF' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:131]
	Parameter NBUFS bound to: 8 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'TCP_TXBUF' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'COM5402' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:160]
INFO: [Synth 8-3491] module 'fifo8to32' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo8to32_stub.v:6' bound to instance 'rx_fifo_inst' of component 'fifo8to32' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:1028]
INFO: [Synth 8-6157] synthesizing module 'fifo8to32' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo8to32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo8to32' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo8to32_stub.v:6]
INFO: [Synth 8-3491] module 'fifo32to8' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo32to8_stub.v:6' bound to instance 'tx_fifo_inst' of component 'fifo32to8' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:1046]
INFO: [Synth 8-6157] synthesizing module 'fifo32to8' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo32to8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo32to8' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo32to8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gig_eth' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:190]
INFO: [Synth 8-638] synthesizing module 'control_interface' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/control_interface.vhd:86]
INFO: [Synth 8-3491] module 'fifo36x512' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo36x512_stub.v:6' bound to instance 'data_fifo' of component 'fifo36x512' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/control_interface.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'fifo36x512' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo36x512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo36x512' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo36x512_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_interface' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/control_interface.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_exdes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:67]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_support' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:67]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:52223]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:52223]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common_reset' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common_reset' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_support' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:67]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_exdes' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:67]
WARNING: [Synth 8-689] width (32) of port connection 'TRACK_DATA_OUT' does not match port width (1) of module 'gtwizard_0_exdes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:287]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:287]
INFO: [Synth 8-6157] synthesizing module 'Data_Source' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Source.v:24]
INFO: [Synth 8-6157] synthesizing module 'PRBS31Gen32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/PRBS31Gen32b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PRBS31Gen32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/PRBS31Gen32b.v:22]
INFO: [Synth 8-6157] synthesizing module 'DataX0Y3' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DataX0Y3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataX0Y3' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DataX0Y3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Source' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Data_Checker' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:24]
INFO: [Synth 8-6157] synthesizing module 'PRBS31_Seed_Checker' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:88]
INFO: [Synth 8-6157] synthesizing module 'CRC32gen' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CRC32_8gen' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32_8gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CRC32_8gen' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32_8gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CRC32gen' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PRBS31_Seed_Checker' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:23]
INFO: [Synth 8-6157] synthesizing module 'dataPrbs7Check' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:23]
INFO: [Synth 8-6157] synthesizing module 'SearchSamplePoint' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/SearchSamplePoint.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/SearchSamplePoint.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SearchSamplePoint' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/SearchSamplePoint.v:23]
WARNING: [Synth 8-6090] variable 'Bit_Error' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dataPrbs7Check' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'prbs7DataERROR' does not match port width (64) of module 'dataPrbs7Check' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:101]
WARNING: [Synth 8-689] width (4) of port connection 'cnt' does not match port width (16) of module 'dataPrbs7Check' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:105]
INFO: [Synth 8-6157] synthesizing module 'Data_generator_160M' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_generator_160M.v:23]
INFO: [Synth 8-6157] synthesizing module 'PRBS7Gen32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS7Gen32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PRBS7Gen32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS7Gen32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'SER32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/SER32b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SER32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/SER32b.v:1]
INFO: [Synth 8-6157] synthesizing module 'DESER32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DESER32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DESER32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DESER32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tx_PRBS7_Data_Checker' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Tx_PRBS7_Data_Checker' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_generator_160M' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_generator_160M.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Aggregator' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Aggregator.v:21]
INFO: [Synth 8-6157] synthesizing module 'fifo_128to128_depth1k' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo_128to128_depth1k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_128to128_depth1k' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo_128to128_depth1k_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_128to32_depth16k' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo_128to32_depth16k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_128to32_depth16k' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/fifo_128to32_depth16k_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (17) of module 'fifo_128to32_depth16k' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Aggregator.v:183]
INFO: [Synth 8-6155] done synthesizing module 'Data_Aggregator' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Aggregator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Data_Checker' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:24]
INFO: [Synth 8-638] synthesizing module 'i2c_wr_bytes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_wr_bytes.vhd:51]
	Parameter INPUT_CLK_FREQENCY bound to: 60000000 - type: integer 
	Parameter BUS_CLK_FREQUENCY bound to: 60000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_master.vhd:27' bound to instance 'i2c_master_inst' of component 'i2c_master' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_wr_bytes.vhd:92]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_master.vhd:50]
	Parameter INPUT_CLK_FREQENCY bound to: 60000000 - type: integer 
	Parameter BUS_CLK_FREQUENCY bound to: 60000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_master.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'i2c_wr_bytes' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_wr_bytes.vhd:51]
WARNING: [Synth 8-689] width (32) of port connection 'RD_DATA1' does not match port width (8) of module 'i2c_wr_bytes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:634]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:634]
WARNING: [Synth 8-689] width (32) of port connection 'BUSY' does not match port width (1) of module 'i2c_wr_bytes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:635]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:635]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-936772-OSUTeststand2/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (128) of port connection 'probe_in2' does not match port width (64) of module 'vio_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:682]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
	Parameter IOSTANDARD bound to: LVDS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'GBCR2_SEU_Test' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:22]
WARNING: [Synth 8-6014] Unused sequential element MAC_RX_EOF_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element MAC_RX_EOF_D2_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element IP_PAYLOAD_LENGTH_RDY_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:671]
WARNING: [Synth 8-3848] Net CS1 in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:176]
WARNING: [Synth 8-3848] Net CS1_CLK in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:177]
WARNING: [Synth 8-3848] Net CS2 in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:178]
WARNING: [Synth 8-3848] Net CS2_CLK in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element MAC_RX_EOF_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element RX_TCP_STREAM_NO_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:379]
WARNING: [Synth 8-6014] Unused sequential element IP_RX_DATA_PREVIOUS_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:630]
WARNING: [Synth 8-6014] Unused sequential element TX_TCP_STREAM_NO_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element RX_VALID_ACK_GENx[0].DUPLICATE_RX_TCP_ACK_CNTR_reg[0] was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:1193]
WARNING: [Synth 8-4767] Trying to implement RAM 'TCP_CONGESTION_WINDOW_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "TCP_CONGESTION_WINDOW_reg" dissolved into registers
WARNING: [Synth 8-3848] Net TP in module/entity TCP_TX does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element RX_STREAM_NO_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element RX_SOF_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:164]
WARNING: [Synth 8-3848] Net RX_APP_SOF in module/entity TCP_RXBUFNDEMUX2 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:77]
WARNING: [Synth 8-3848] Net TP in module/entity TCP_RXBUFNDEMUX2 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element RPTR_GENx[0].RPTR_D_reg[0] was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element TX_STREAM_SEL_local_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:559]
WARNING: [Synth 8-6014] Unused sequential element RT_MUX_STATE_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1357]
WARNING: [Synth 8-3848] Net UDP_RX_DATA in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:112]
WARNING: [Synth 8-3848] Net UDP_RX_DATA_VALID in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:113]
WARNING: [Synth 8-3848] Net UDP_RX_SOF in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:114]
WARNING: [Synth 8-3848] Net UDP_RX_EOF in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:115]
WARNING: [Synth 8-3848] Net UDP_TX_CTS in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:128]
WARNING: [Synth 8-3848] Net CS1 in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:151]
WARNING: [Synth 8-3848] Net CS1_CLK in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:152]
WARNING: [Synth 8-3848] Net CS2 in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:153]
WARNING: [Synth 8-3848] Net CS2_CLK in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:154]
WARNING: [Synth 8-3848] Net pause_req in module/entity gig_eth does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:600]
WARNING: [Synth 8-3848] Net pause_val in module/entity gig_eth does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:601]
WARNING: [Synth 8-3848] Net gt0_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:786]
WARNING: [Synth 8-3848] Net gt1_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:802]
WARNING: [Synth 8-3848] Net gt2_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:818]
WARNING: [Synth 8-3848] Net gt3_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:834]
WARNING: [Synth 8-3848] Net gt4_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:850]
WARNING: [Synth 8-3848] Net gt5_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:866]
WARNING: [Synth 8-3848] Net gt6_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:882]
WARNING: [Synth 8-3848] Net gt7_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:898]
WARNING: [Synth 8-7137] Register Error_bit_Count_reg_reg in module PRBS31_Seed_Checker has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:325]
WARNING: [Synth 8-7137] Register Error_bit_Count_reg_reg in module dataPrbs7Check has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:248]
WARNING: [Synth 8-7137] Register Error_bit_Count_reg_reg in module Tx_PRBS7_Data_Checker has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:325]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'control_interface_inst'. This will prevent further optimization [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0_inst'. This will prevent further optimization [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:678]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2c_wr_bytes_inst'. This will prevent further optimization [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:622]
WARNING: [Synth 8-3848] Net LED8Bit in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:30]
WARNING: [Synth 8-3848] Net gig_eth_tx_tdata in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:114]
WARNING: [Synth 8-3848] Net gig_eth_tx_tvalid in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:115]
WARNING: [Synth 8-3848] Net gig_eth_rx_tready in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:119]
WARNING: [Synth 8-3848] Net WR_DATA1 in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:608]
WARNING: [Synth 8-3848] Net RD_DATA1 in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:610]
WARNING: [Synth 8-7129] Port TX_Data_trig[127] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[126] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[125] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[124] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[123] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[122] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[121] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[120] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[119] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[118] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[117] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[116] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[115] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[114] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[113] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[112] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[111] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[110] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[109] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[108] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[107] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[106] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[105] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[104] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[103] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[102] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[101] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[100] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[99] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[98] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[97] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[96] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[95] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[94] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[93] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[92] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[91] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[90] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[89] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[88] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[87] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[86] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[85] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[84] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[83] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[82] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[81] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[80] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[79] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[78] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[77] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[76] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[75] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[74] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[73] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[72] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[71] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[70] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[69] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[68] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[67] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[66] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[65] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[64] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[125] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[124] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[123] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[122] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[121] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[120] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[119] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[118] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[117] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[116] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[115] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[114] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[113] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[112] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[111] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[110] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[109] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[108] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[107] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[106] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[105] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[104] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[103] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[102] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[101] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[100] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[99] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[98] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[97] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[96] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[95] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[94] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[93] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[92] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[91] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[90] in module Data_Aggregator is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.469 ; gain = 575.652 ; free physical = 3780 ; free virtual = 6074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2382.312 ; gain = 590.496 ; free physical = 3782 ; free virtual = 6076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2382.312 ; gain = 590.496 ; free physical = 3782 ; free virtual = 6076
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2382.312 ; gain = 0.000 ; free physical = 3791 ; free virtual = 6088
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS18' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:714]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo32to8/fifo32to8/fifo32to8_in_context.xdc] for cell 'gig_eth_inst/tx_fifo_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo32to8/fifo32to8/fifo32to8_in_context.xdc] for cell 'gig_eth_inst/tx_fifo_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo36x512/fifo36x512/fifo36x512_in_context.xdc] for cell 'control_interface_inst/data_fifo'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo36x512/fifo36x512/fifo36x512_in_context.xdc] for cell 'control_interface_inst/data_fifo'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo8to32/fifo8to32/fifo8to32_in_context.xdc] for cell 'gig_eth_inst/rx_fifo_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo8to32/fifo8to32/fifo8to32_in_context.xdc] for cell 'gig_eth_inst/rx_fifo_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to32_depth16k/fifo_128to32_depth16k/fifo_128to32_depth16k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to32_depth16k/fifo_128to32_depth16k/fifo_128to32_depth16k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/clockwiz/clockwiz/clockwiz_in_context.xdc] for cell 'global_clock_reset_inst/clockwiz_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/clockwiz/clockwiz/clockwiz_in_context.xdc] for cell 'global_clock_reset_inst/clockwiz_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:12]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:36]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:94]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:95]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:172]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:177]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:182]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:187]
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/GBCR2_SEU_Test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GBCR2_SEU_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GBCR2_SEU_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.102 ; gain = 0.000 ; free physical = 3765 ; free virtual = 6062
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  OBUFDS => OBUFDS: 1 instance 
  RAMB16_S9_S9 => RAMB18E1: 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2538.102 ; gain = 0.000 ; free physical = 3764 ; free virtual = 6061
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_interface_inst/data_fifo' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gig_eth_inst/rx_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gig_eth_inst/tx_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2538.102 ; gain = 746.285 ; free physical = 3759 ; free virtual = 6057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2538.102 ; gain = 746.285 ; free physical = 3759 ; free virtual = 6057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for MDC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MDC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for MDIO. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MDIO. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 33).
Applied set_property KEEP_HIERARCHY = SOFT for gig_eth_inst/tx_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for control_interface_inst/data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gig_eth_inst/rx_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[0].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[1].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[2].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[3].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[4].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[5].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[6].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[7].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[8].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for global_clock_reset_inst/clockwiz_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2538.102 ; gain = 746.285 ; free physical = 3772 ; free virtual = 6070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rstState_reg' in module 'GlobalResetter'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'mdio_access_sm_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'tri_mode_ethernet_mac_0_support_resets'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
WARNING: [Synth 8-3936] Found unconnected internal register 'EBUFFER_reg' and it is trimmed from '128' to '120' bits. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:240]
WARNING: [Synth 8-3936] Found unconnected internal register 'FREEZE_TX_SEQ_NO_x[0].TX_SEQ_NO_reg[0]' and it is trimmed from '17' to '14' bits. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:350]
INFO: [Synth 8-802] inferred FSM for state register 'cmdState_reg' in module 'control_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PRBS31_Seed_Checker'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SearchSamplePoint'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataPrbs7Check'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tx_PRBS7_Data_Checker'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      r0 |                              000 |                              000
                      r1 |                              001 |                              001
                      r2 |                              010 |                              010
                      r3 |                              011 |                              011
                      r4 |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstState_reg' using encoding 'sequential' in module 'GlobalResetter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0010 |                               00
                set_data |                             1000 |                               01
                    init |                             0100 |                               10
                    poll |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mdio_access_sm_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startup |                            00000 |                            00000
            change_speed |                            00001 |                            00001
                 mdio_rd |                            00010 |                            00010
         mdio_poll_check |                            00011 |                            00011
                 mdio_1g |                            00100 |                            00100
             mdio_10_100 |                            00101 |                            00101
           mdio_rgmii_rd |                            00110 |                            00110
      mdio_rgmii_rd_poll |                            00111 |                            00111
              mdio_rgmii |                            01000 |                            01000
           mdio_delay_rd |                            01001 |                            01001
      mdio_delay_rd_poll |                            01010 |                            01010
              mdio_delay |                            01011 |                            01011
            mdio_restart |                            01100 |                            01100
           mdio_loopback |                            01101 |                            01101
              mdio_stats |                            01110 |                            01110
   mdio_stats_poll_check |                            01111 |                            01111
            reset_mac_rx |                            10000 |                            10000
            reset_mac_tx |                            10001 |                            10001
               cnfg_mdio |                            10010 |                            10010
               cnfg_flow |                            10011 |                            10011
            cnfg_lo_addr |                            10100 |                            10101
            cnfg_hi_addr |                            10101 |                            10110
             cnfg_filter |                            10110 |                            10100
             check_speed |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_support_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0000 |                             0000
                queue1_s |                             0001 |                             0001
                queue2_s |                             0010 |                             0010
                queue3_s |                             0011 |                             0011
           start_data1_s |                             0100 |                             0100
         data_preload1_s |                             0101 |                             0101
                 frame_s |                             0110 |                             1000
             handshake_s |                             0111 |                             1001
                finish_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                               01 |                               00
                  data_s |                               11 |                               01
                ovflow_s |                               00 |                               11
                   eof_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                         00000001 |                              000
                queue1_s |                         00000010 |                              001
                queue2_s |                         00000100 |                              010
                queue3_s |                         00001000 |                              011
             queue_sof_s |                         00010000 |                              100
                  data_s |                         00100000 |                              110
                   eof_s |                         01000000 |                              111
                   sof_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              001
                   check |                             0010 |                              010
                    ifs2 |                             0100 |                              101
                    sync |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PRBS31_Seed_Checker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   check |                               10 |                               10
                    idle |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'SearchSamplePoint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                           000001 |                           000001
                   check |                           000010 |                           000010
                    ifs2 |                           010000 |                           010000
                    sync |                           000100 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'dataPrbs7Check'
WARNING: [Synth 8-327] inferring latch for variable 'DataOut' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DESER32b.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              001
                   check |                             0010 |                              010
                    ifs2 |                             0100 |                              101
                    sync |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Tx_PRBS7_Data_Checker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stready |                             0000 |                             0000
                 ststart |                             0001 |                             0001
               stcommand |                             0010 |                             0010
              stslv_ack1 |                             0011 |                             0011
                    stwr |                             0100 |                             0100
              stslv_ack2 |                             0101 |                             0110
                    strd |                             0110 |                             0101
              stmstr_ack |                             0111 |                             0111
                strdwait |                             1000 |                             1000
                  ststop |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2538.102 ; gain = 746.285 ; free physical = 3746 ; free virtual = 6067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  33 Input   64 Bit       Adders := 8     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 19    
	   3 Input   16 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 20    
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input     28 Bit         XORs := 14    
	   2 Input      9 Bit         XORs := 8     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 10    
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 2     
	   3 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4577  
	   3 Input      1 Bit         XORs := 2019  
	   4 Input      1 Bit         XORs := 756   
	   5 Input      1 Bit         XORs := 1512  
	   6 Input      1 Bit         XORs := 2016  
	   7 Input      1 Bit         XORs := 756   
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 10    
	              128 Bit    Registers := 7     
	              127 Bit    Registers := 2     
	              120 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               48 Bit    Registers := 6     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 70    
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 46    
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 45    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 247   
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   8 Input  512 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 9     
	   2 Input  128 Bit        Muxes := 8     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 17    
	   2 Input   32 Bit        Muxes := 35    
	   9 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 3     
	  24 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 8     
	  24 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 9     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   4 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 5     
	  15 Input   15 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 2     
	   7 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 12    
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 19    
	   6 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   5 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 29    
	   7 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	  24 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 7     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 86    
	   5 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 10    
	   9 Input    4 Bit        Muxes := 10    
	  11 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 11    
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 47    
	   4 Input    2 Bit        Muxes := 11    
	   5 Input    2 Bit        Muxes := 2     
	  24 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 281   
	   4 Input    1 Bit        Muxes := 78    
	   3 Input    1 Bit        Muxes := 27    
	   5 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 11    
	  10 Input    1 Bit        Muxes := 11    
	  24 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[251]' (FD) to 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[252]' (FD) to 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[251]' (FD) to 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[252]' (FD) to 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[251]' (FD) to 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[252] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]' (FD) to 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[251] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[252]' (FD) to 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]' (FD) to 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d_r_reg[7][1]' (FD) to 'dataPrbs7Check_inst/search[7].d_r_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][13]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][9]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][5]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][1]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d_r_reg[7][2]' (FD) to 'dataPrbs7Check_inst/search[7].d_r_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][14]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][10]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][6]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][2]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d_r_reg[7][3]' (FD) to 'dataPrbs7Check_inst/search[7].d_r_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][15]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][11]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][7]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][3]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d_r_reg[6][1]' (FD) to 'dataPrbs7Check_inst/search[6].d_r_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][13]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][9]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][5]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][1]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d_r_reg[6][2]' (FD) to 'dataPrbs7Check_inst/search[6].d_r_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][14]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][10]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][6]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][2]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d_r_reg[6][3]' (FD) to 'dataPrbs7Check_inst/search[6].d_r_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][15]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][11]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][7]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][3]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d_r_reg[5][1]' (FD) to 'dataPrbs7Check_inst/search[5].d_r_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][13]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][9]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][5]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][1]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d_r_reg[5][2]' (FD) to 'dataPrbs7Check_inst/search[5].d_r_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][14]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][10]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][6]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][2]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d_r_reg[5][3]' (FD) to 'dataPrbs7Check_inst/search[5].d_r_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][15]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][11]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][7]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][3]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d_r_reg[4][1]' (FD) to 'dataPrbs7Check_inst/search[4].d_r_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][13]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][9]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][5]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][1]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d_r_reg[4][2]' (FD) to 'dataPrbs7Check_inst/search[4].d_r_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][14]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][10]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][6]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][2]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d_r_reg[4][3]' (FD) to 'dataPrbs7Check_inst/search[4].d_r_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][15]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][11]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][7]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][3]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d_r_reg[1][1]' (FD) to 'dataPrbs7Check_inst/search[1].d_r_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][13]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][9]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][5]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][1]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d_r_reg[1][2]' (FD) to 'dataPrbs7Check_inst/search[1].d_r_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][14]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][10]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][6]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][2]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d_r_reg[1][3]' (FD) to 'dataPrbs7Check_inst/search[1].d_r_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][15]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][11]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][7]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][3]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d_r_reg[2][1]' (FD) to 'dataPrbs7Check_inst/search[2].d_r_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][13]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][9]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][5]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][1]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d_r_reg[2][2]' (FD) to 'dataPrbs7Check_inst/search[2].d_r_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][14]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][10]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][6]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][2]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d_r_reg[2][3]' (FD) to 'dataPrbs7Check_inst/search[2].d_r_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][15]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][11]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][7]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][3]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[3].d_r_reg[3][1]' (FD) to 'dataPrbs7Check_inst/search[3].d_r_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[3].d16_reg[3][13]' (FD) to 'dataPrbs7Check_inst/search[3].d16_reg[3][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataPrbs7Check_inst/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dataPrbs7Check_inst/dataOutReg_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataPrbs7Check_inst/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Data_generator_160M/Tx_PRBS7_Data_Checker_inst/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Data_generator_160M/Tx_PRBS7_Data_Checker_inst/dataOutReg_reg[251] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254] )
INFO: [Synth 8-5546] ROM "cmdState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmdState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_interface_inst/\bMemNotReg_reg[2] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\TX_FLAGS_GENx[0].TX_FLAGS_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_PORT_NO_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_PORT_NO_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\TX_ACK_WINDOW_LENGTH_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_ipv4_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_TCP_HEADER_LENGTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_TCP_HEADER_LENGTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /Inst_PACKET_PARSING/\RX_SOURCE_IP_ADDR_local_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /Inst_PACKET_PARSING/\RX_TYPE_local_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\TXRX_DELAY_x[0].TXRX_DELAY_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TX_MUX_STATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/axi_lite_controller/speed_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_MAC_ADDR_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_FLAGS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\INFO_X[0].TX_DEST_IP_ADDR_reg[0][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/load_data_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/capture_data_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/write_access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/read_access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_IP_ADDR_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_IP_ADDR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_IP_ADDR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/mdio_wr_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/mdio_wr_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_wdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/mdio_wr_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_wdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_wdata_reg[23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:37 . Memory (MB): peak = 2542.023 ; gain = 750.207 ; free physical = 248 ; free virtual = 771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2542.023 ; gain = 750.207 ; free physical = 262 ; free virtual = 773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2553.109 ; gain = 761.293 ; free physical = 209 ; free virtual = 720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

*** Running vivado
    with args -log GBCR2_SEU_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GBCR2_SEU_Test.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jun 27 13:52:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source GBCR2_SEU_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.824 ; gain = 65.840 ; free physical = 240 ; free virtual = 8499
Command: synth_design -top GBCR2_SEU_Test -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2567572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2204.055 ; gain = 412.715 ; free physical = 206 ; free virtual = 7362
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_25MHz', assumed default net type 'wire' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:77]
WARNING: [Synth 8-6901] identifier 'control_clk' is used before its declaration [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:135]
INFO: [Synth 8-6157] synthesizing module 'GBCR2_SEU_Test' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:22]
INFO: [Synth 8-638] synthesizing module 'global_clock_reset' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:52]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:85]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:96]
INFO: [Synth 8-3491] module 'clockwiz' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/clockwiz_stub.v:6' bound to instance 'clockwiz_inst' of component 'clockwiz' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:103]
INFO: [Synth 8-6157] synthesizing module 'clockwiz' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/clockwiz_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clockwiz' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/clockwiz_stub.v:6]
INFO: [Synth 8-3491] module 'GlobalResetter' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_resetter.vhd:21' bound to instance 'globalresetter_inst' of component 'GlobalResetter' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:118]
INFO: [Synth 8-638] synthesizing module 'GlobalResetter' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_resetter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'GlobalResetter' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_resetter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'global_clock_reset' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:52]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
WARNING: [Synth 8-689] width (32) of port connection 'ODIV2' does not match port width (1) of module 'IBUFDS_GTE2' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:96]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:96]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-638] synthesizing module 'gig_eth' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:190]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_example_design_resets' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:57' bound to instance 'example_resets' of component 'tri_mode_ethernet_mac_0_example_design_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:691]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'dcm_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:131]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:84]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'glbl_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:145]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'axi_lite_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:159]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'gtx_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:187]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'chk_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_resets.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_lite_sm' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:69' bound to instance 'axi_lite_controller' of component 'tri_mode_ethernet_mac_0_axi_lite_sm' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:724]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'update_speed_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/axi_lite_sm/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_fifo_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:93' bound to instance 'trimac_fifo_block' of component 'tri_mode_ethernet_mac_0_fifo_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:760]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:199]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:68' bound to instance 'trimac_sup_block' of component 'tri_mode_ethernet_mac_0_support' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:408]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:168]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support_clocking' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:69' bound to instance 'tri_mode_ethernet_mac_support_clocking_i' of component 'tri_mode_ethernet_mac_0_support_clocking' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:311]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support_clocking' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:82]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:119]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:184]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support_clocking' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_clocking.vhd:82]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support_resets' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:63' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'tri_mode_ethernet_mac_0_support_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:321]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support_resets' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:77]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'idelayctrl_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:128]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'lock_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:179]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'gtx_mmcm_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support_resets' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support_resets.vhd:77]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:336]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/tri_mode_ethernet_mac_0_stub.v:6' bound to instance 'tri_mode_ethernet_mac_i' of component 'tri_mode_ethernet_mac_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:350]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/support/tri_mode_ethernet_mac_0_support.vhd:168]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:505]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:513]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:527]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_tx_client_fifo' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:365]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:982]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1163]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1171]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1180]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1554]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_rx_client_fifo' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/common/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth_mac_fifo_block.vhd:199]
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-3491] module 'COM5402' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:38' bound to instance 'tcp_server_inst' of component 'COM5402' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:899]
INFO: [Synth 8-638] synthesizing module 'COM5402' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:160]
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter SIMULATION bound to: 1'b0 
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'TIMER_4US' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/timer_4us.vhd:24' bound to instance 'Inst_TIMER_4US' of component 'TIMER_4US' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:784]
INFO: [Synth 8-638] synthesizing module 'TIMER_4US' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/timer_4us.vhd:42]
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER_4US' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/timer_4us.vhd:42]
WARNING: [Synth 8-5640] Port 'rx_tcp_byte_count' is missing in component declaration [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:176]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-3491] module 'PACKET_PARSING' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:46' bound to instance 'Inst_PACKET_PARSING' of component 'PACKET_PARSING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:800]
INFO: [Synth 8-638] synthesizing module 'PACKET_PARSING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:185]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PACKET_PARSING' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:185]
INFO: [Synth 8-3491] module 'ARP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/arp.vhd:23' bound to instance 'Inst_ARP' of component 'ARP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:854]
INFO: [Synth 8-638] synthesizing module 'ARP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/arp.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ARP' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/arp.vhd:92]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter MAX_PING_SIZE bound to: 16'b0000001000000000 
INFO: [Synth 8-3491] module 'PING' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:33' bound to instance 'Inst_PING' of component 'PING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:878]
INFO: [Synth 8-638] synthesizing module 'PING' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:115]
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter MAX_PING_SIZE bound to: 16'b0000001000000000 
INFO: [Synth 8-113] binding component instance 'RAMB16_S9_S9_inst' to cell 'RAMB16_S9_S9' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'PING' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:115]
	Parameter PORT_NO bound to: 16'b0000010000000101 
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'UDP2SERIAL' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:26' bound to instance 'Inst_UDP2SERIAL' of component 'UDP2SERIAL' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:961]
INFO: [Synth 8-638] synthesizing module 'UDP2SERIAL' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:74]
	Parameter PORT_NO bound to: 16'b0000010000000101 
	Parameter CLK_FREQUENCY bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UDP2SERIAL' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:74]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-3491] module 'TCP_SERVER' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:51' bound to instance 'TCP_SERVER_001' of component 'TCP_SERVER' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1064]
INFO: [Synth 8-638] synthesizing module 'TCP_SERVER' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:223]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'TCP_SERVER' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:223]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
INFO: [Synth 8-3491] module 'TCP_TX' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:17' bound to instance 'Inst_TCP_TX' of component 'TCP_TX' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'TCP_TX' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:108]
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter IPv6_ENABLED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'TCP_TX' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:108]
	Parameter NBUFS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TCP_RXBUFNDEMUX2' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:33' bound to instance 'Inst_TCP_RXBUFNDEMUX2' of component 'TCP_RXBUFNDEMUX2' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1168]
INFO: [Synth 8-638] synthesizing module 'TCP_RXBUFNDEMUX2' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:87]
	Parameter NBUFS bound to: 8 - type: integer 
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
INFO: [Synth 8-638] synthesizing module 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:58]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 12'b000000000000 
	Parameter INIT_B bound to: 12'b000000000000 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 12'b000000000000 
	Parameter SRVAL_B bound to: 12'b000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'RAMB16_S9_S9_inst' to cell 'RAMB16_S9_S9' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'BRAM_DP' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:58]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'TCP_RXBUFNDEMUX2' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:87]
	Parameter NBUFS bound to: 8 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter MSS bound to: 16'b0000010110110100 
INFO: [Synth 8-3491] module 'TCP_TXBUF' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:51' bound to instance 'Inst_TCP_TXBUF' of component 'TCP_TXBUF' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'TCP_TXBUF' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:131]
	Parameter NBUFS bound to: 8 - type: integer 
	Parameter TX_IDLE_TIMEOUT bound to: 50 - type: integer 
	Parameter MSS bound to: 16'b0000010110110100 
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
	Parameter DATA_WIDTHA bound to: 9 - type: integer 
	Parameter ADDR_WIDTHA bound to: 11 - type: integer 
	Parameter DATA_WIDTHB bound to: 9 - type: integer 
	Parameter ADDR_WIDTHB bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_DP' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/bram_dp.vhd:34' bound to instance 'RAMB16_S9_S9_001' of component 'BRAM_DP' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'TCP_TXBUF' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'COM5402' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:160]
INFO: [Synth 8-3491] module 'fifo8to32' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo8to32_stub.v:6' bound to instance 'rx_fifo_inst' of component 'fifo8to32' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:1028]
INFO: [Synth 8-6157] synthesizing module 'fifo8to32' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo8to32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo8to32' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo8to32_stub.v:6]
INFO: [Synth 8-3491] module 'fifo32to8' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo32to8_stub.v:6' bound to instance 'tx_fifo_inst' of component 'fifo32to8' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:1046]
INFO: [Synth 8-6157] synthesizing module 'fifo32to8' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo32to8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo32to8' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo32to8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gig_eth' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:190]
INFO: [Synth 8-638] synthesizing module 'control_interface' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/control_interface.vhd:86]
INFO: [Synth 8-3491] module 'fifo36x512' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo36x512_stub.v:6' bound to instance 'data_fifo' of component 'fifo36x512' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/control_interface.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'fifo36x512' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo36x512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo36x512' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo36x512_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_interface' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/control_interface.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_exdes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:67]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_support' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:67]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:52223]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:52223]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common_reset' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common_reset' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_support' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:67]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_exdes' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:67]
WARNING: [Synth 8-689] width (32) of port connection 'TRACK_DATA_OUT' does not match port width (1) of module 'gtwizard_0_exdes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:287]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:287]
INFO: [Synth 8-6157] synthesizing module 'Data_Source' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Source.v:24]
INFO: [Synth 8-6157] synthesizing module 'PRBS31Gen32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/PRBS31Gen32b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PRBS31Gen32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/PRBS31Gen32b.v:22]
INFO: [Synth 8-6157] synthesizing module 'DataX0Y3' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DataX0Y3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataX0Y3' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DataX0Y3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Source' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Data_Checker' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:24]
INFO: [Synth 8-6157] synthesizing module 'PRBS31_Seed_Checker' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:88]
INFO: [Synth 8-6157] synthesizing module 'CRC32gen' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CRC32_8gen' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32_8gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CRC32_8gen' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32_8gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CRC32gen' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/CRC32gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PRBS31_Seed_Checker' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:23]
INFO: [Synth 8-6157] synthesizing module 'dataPrbs7Check' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:23]
INFO: [Synth 8-6157] synthesizing module 'SearchSamplePoint' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/SearchSamplePoint.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/SearchSamplePoint.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SearchSamplePoint' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/SearchSamplePoint.v:23]
WARNING: [Synth 8-6090] variable 'Bit_Error' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dataPrbs7Check' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'prbs7DataERROR' does not match port width (64) of module 'dataPrbs7Check' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:101]
WARNING: [Synth 8-689] width (4) of port connection 'cnt' does not match port width (16) of module 'dataPrbs7Check' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:105]
INFO: [Synth 8-6157] synthesizing module 'Data_generator_160M' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_generator_160M.v:23]
INFO: [Synth 8-6157] synthesizing module 'PRBS7Gen32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS7Gen32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PRBS7Gen32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS7Gen32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'SER32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/SER32b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SER32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/SER32b.v:1]
INFO: [Synth 8-6157] synthesizing module 'DESER32b' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DESER32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DESER32b' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DESER32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tx_PRBS7_Data_Checker' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Tx_PRBS7_Data_Checker' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_generator_160M' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_generator_160M.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Aggregator' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Aggregator.v:21]
INFO: [Synth 8-6157] synthesizing module 'fifo_128to128_depth1k' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo_128to128_depth1k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_128to128_depth1k' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo_128to128_depth1k_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_128to32_depth16k' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo_128to32_depth16k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_128to32_depth16k' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/fifo_128to32_depth16k_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (17) of module 'fifo_128to32_depth16k' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Aggregator.v:183]
INFO: [Synth 8-6155] done synthesizing module 'Data_Aggregator' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Aggregator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Data_Checker' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/Data_Checker.v:24]
INFO: [Synth 8-638] synthesizing module 'i2c_wr_bytes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_wr_bytes.vhd:51]
	Parameter INPUT_CLK_FREQENCY bound to: 60000000 - type: integer 
	Parameter BUS_CLK_FREQUENCY bound to: 60000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_master.vhd:27' bound to instance 'i2c_master_inst' of component 'i2c_master' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_wr_bytes.vhd:92]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_master.vhd:50]
	Parameter INPUT_CLK_FREQENCY bound to: 60000000 - type: integer 
	Parameter BUS_CLK_FREQUENCY bound to: 60000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_master.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'i2c_wr_bytes' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/i2c/i2c_wr_bytes.vhd:51]
WARNING: [Synth 8-689] width (32) of port connection 'RD_DATA1' does not match port width (8) of module 'i2c_wr_bytes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:634]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:634]
WARNING: [Synth 8-689] width (32) of port connection 'BUSY' does not match port width (1) of module 'i2c_wr_bytes' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:635]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:635]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/.Xil/Vivado-2564322-OSUTeststand2/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (128) of port connection 'probe_in2' does not match port width (64) of module 'vio_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:682]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
	Parameter IOSTANDARD bound to: LVDS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'GBCR2_SEU_Test' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:22]
WARNING: [Synth 8-6014] Unused sequential element MAC_RX_EOF_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element MAC_RX_EOF_D2_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element IP_PAYLOAD_LENGTH_RDY_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:671]
WARNING: [Synth 8-3848] Net CS1 in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:176]
WARNING: [Synth 8-3848] Net CS1_CLK in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:177]
WARNING: [Synth 8-3848] Net CS2 in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:178]
WARNING: [Synth 8-3848] Net CS2_CLK in module/entity PACKET_PARSING does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/packet_parsing.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element MAC_RX_EOF_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/ping.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element RX_TCP_STREAM_NO_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:379]
WARNING: [Synth 8-6014] Unused sequential element IP_RX_DATA_PREVIOUS_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:630]
WARNING: [Synth 8-6014] Unused sequential element TX_TCP_STREAM_NO_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element RX_VALID_ACK_GENx[0].DUPLICATE_RX_TCP_ACK_CNTR_reg[0] was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_server.vhd:1193]
WARNING: [Synth 8-4767] Trying to implement RAM 'TCP_CONGESTION_WINDOW_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "TCP_CONGESTION_WINDOW_reg" dissolved into registers
WARNING: [Synth 8-3848] Net TP in module/entity TCP_TX does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_tx.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element RX_STREAM_NO_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element RX_SOF_D_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:164]
WARNING: [Synth 8-3848] Net RX_APP_SOF in module/entity TCP_RXBUFNDEMUX2 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:77]
WARNING: [Synth 8-3848] Net TP in module/entity TCP_RXBUFNDEMUX2 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_rxbufndemux2.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element RPTR_GENx[0].RPTR_D_reg[0] was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element TX_STREAM_SEL_local_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:559]
WARNING: [Synth 8-6014] Unused sequential element RT_MUX_STATE_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:1357]
WARNING: [Synth 8-3848] Net UDP_RX_DATA in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:112]
WARNING: [Synth 8-3848] Net UDP_RX_DATA_VALID in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:113]
WARNING: [Synth 8-3848] Net UDP_RX_SOF in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:114]
WARNING: [Synth 8-3848] Net UDP_RX_EOF in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:115]
WARNING: [Synth 8-3848] Net UDP_TX_CTS in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:128]
WARNING: [Synth 8-3848] Net CS1 in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:151]
WARNING: [Synth 8-3848] Net CS1_CLK in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:152]
WARNING: [Synth 8-3848] Net CS2 in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:153]
WARNING: [Synth 8-3848] Net CS2_CLK in module/entity COM5402 does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/com5402.vhd:154]
WARNING: [Synth 8-3848] Net pause_req in module/entity gig_eth does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:600]
WARNING: [Synth 8-3848] Net pause_val in module/entity gig_eth does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/KC705/gig_eth.vhd:601]
WARNING: [Synth 8-3848] Net gt0_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:786]
WARNING: [Synth 8-3848] Net gt1_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:802]
WARNING: [Synth 8-3848] Net gt2_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:818]
WARNING: [Synth 8-3848] Net gt3_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:834]
WARNING: [Synth 8-3848] Net gt4_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:850]
WARNING: [Synth 8-3848] Net gt5_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:866]
WARNING: [Synth 8-3848] Net gt6_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:882]
WARNING: [Synth 8-3848] Net gt7_track_data_i in module/entity gtwizard_0_exdes does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:898]
WARNING: [Synth 8-7137] Register Error_bit_Count_reg_reg in module PRBS31_Seed_Checker has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/PRBS31_Seed_Checker.v:325]
WARNING: [Synth 8-7137] Register Error_bit_Count_reg_reg in module dataPrbs7Check has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/dataPrbs7Check.v:248]
WARNING: [Synth 8-7137] Register Error_bit_Count_reg_reg in module Tx_PRBS7_Data_Checker has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/Tx_PRBS7_Data_Checker.v:325]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'control_interface_inst'. This will prevent further optimization [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0_inst'. This will prevent further optimization [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:678]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2c_wr_bytes_inst'. This will prevent further optimization [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:622]
WARNING: [Synth 8-3848] Net LED8Bit in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:30]
WARNING: [Synth 8-3848] Net gig_eth_tx_tdata in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:114]
WARNING: [Synth 8-3848] Net gig_eth_tx_tvalid in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:115]
WARNING: [Synth 8-3848] Net gig_eth_rx_tready in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:119]
WARNING: [Synth 8-3848] Net WR_DATA1 in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:608]
WARNING: [Synth 8-3848] Net RD_DATA1 in module/entity GBCR2_SEU_Test does not have driver. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:610]
WARNING: [Synth 8-7129] Port TX_Data_trig[127] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[126] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[125] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[124] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[123] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[122] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[121] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[120] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[119] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[118] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[117] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[116] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[115] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[114] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[113] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[112] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[111] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[110] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[109] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[108] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[107] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[106] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[105] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[104] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[103] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[102] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[101] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[100] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[99] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[98] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[97] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[96] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[95] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[94] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[93] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[92] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[91] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[90] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[89] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[88] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[87] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[86] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[85] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[84] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[83] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[82] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[81] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[80] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[79] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[78] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[77] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[76] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[75] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[74] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[73] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[72] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[71] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[70] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[69] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[68] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[67] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[66] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[65] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data_trig[64] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[125] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[124] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[123] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[122] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[121] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[120] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[119] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[118] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[117] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[116] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[115] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[114] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[113] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[112] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[111] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[110] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[109] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[108] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[107] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[106] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[105] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[104] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[103] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[102] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[101] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[100] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[99] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[98] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[97] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[96] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[95] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[94] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[93] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[92] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[91] in module Data_Aggregator is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_ShortErrorCount[90] in module Data_Aggregator is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.023 ; gain = 576.684 ; free physical = 189 ; free virtual = 7154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2385.836 ; gain = 594.496 ; free physical = 195 ; free virtual = 7160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2385.836 ; gain = 594.496 ; free physical = 195 ; free virtual = 7160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2385.836 ; gain = 0.000 ; free physical = 238 ; free virtual = 7199
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS18' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/sources_1/new/GBCR2_SEU_Test.v:714]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo32to8/fifo32to8/fifo32to8_in_context.xdc] for cell 'gig_eth_inst/tx_fifo_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo32to8/fifo32to8/fifo32to8_in_context.xdc] for cell 'gig_eth_inst/tx_fifo_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo36x512/fifo36x512/fifo36x512_in_context.xdc] for cell 'control_interface_inst/data_fifo'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo36x512/fifo36x512/fifo36x512_in_context.xdc] for cell 'control_interface_inst/data_fifo'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo8to32/fifo8to32/fifo8to32_in_context.xdc] for cell 'gig_eth_inst/rx_fifo_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo8to32/fifo8to32/fifo8to32_in_context.xdc] for cell 'gig_eth_inst/rx_fifo_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to32_depth16k/fifo_128to32_depth16k/fifo_128to32_depth16k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to32_depth16k/fifo_128to32_depth16k/fifo_128to32_depth16k_in_context.xdc] for cell 'Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/clockwiz/clockwiz/clockwiz_in_context.xdc] for cell 'global_clock_reset_inst/clockwiz_inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/clockwiz/clockwiz/clockwiz_in_context.xdc] for cell 'global_clock_reset_inst/clockwiz_inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:12]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:36]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:94]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:95]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:172]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:177]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:182]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc:187]
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/GBCR2_SEU_Test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GBCR2_SEU_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GBCR2_SEU_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.625 ; gain = 0.000 ; free physical = 180 ; free virtual = 7157
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  OBUFDS => OBUFDS: 1 instance 
  RAMB16_S9_S9 => RAMB18E1: 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2542.625 ; gain = 0.000 ; free physical = 179 ; free virtual = 7157
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_interface_inst/data_fifo' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gig_eth_inst/rx_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gig_eth_inst/tx_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2542.625 ; gain = 751.285 ; free physical = 174 ; free virtual = 7152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2542.625 ; gain = 751.285 ; free physical = 174 ; free virtual = 7152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for MDC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MDC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for MDIO. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MDIO. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_RXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_RXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TX_CTL. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXC. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[0]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[1]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[2]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for RGMII_TXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RGMII_TXD[3]. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 33).
Applied set_property KEEP_HIERARCHY = SOFT for gig_eth_inst/tx_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for control_interface_inst/data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gig_eth_inst/rx_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[0].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[1].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[2].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[3].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[4].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[5].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[6].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[7].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/\genblk2[8].fifo_128to128_depth1k_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for global_clock_reset_inst/clockwiz_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2542.625 ; gain = 751.285 ; free physical = 168 ; free virtual = 7147
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rstState_reg' in module 'GlobalResetter'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'mdio_access_sm_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'tri_mode_ethernet_mac_0_support_resets'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
WARNING: [Synth 8-3936] Found unconnected internal register 'EBUFFER_reg' and it is trimmed from '128' to '120' bits. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/udp2serial.vhd:240]
WARNING: [Synth 8-3936] Found unconnected internal register 'FREEZE_TX_SEQ_NO_x[0].TX_SEQ_NO_reg[0]' and it is trimmed from '17' to '14' bits. [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/gig_eth/tcp_server/tcp_txbuf.vhd:350]
INFO: [Synth 8-802] inferred FSM for state register 'cmdState_reg' in module 'control_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PRBS31_Seed_Checker'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SearchSamplePoint'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataPrbs7Check'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tx_PRBS7_Data_Checker'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      r0 |                              000 |                              000
                      r1 |                              001 |                              001
                      r2 |                              010 |                              010
                      r3 |                              011 |                              011
                      r4 |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstState_reg' using encoding 'sequential' in module 'GlobalResetter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0010 |                               00
                set_data |                             1000 |                               01
                    init |                             0100 |                               10
                    poll |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mdio_access_sm_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startup |                            00000 |                            00000
            change_speed |                            00001 |                            00001
                 mdio_rd |                            00010 |                            00010
         mdio_poll_check |                            00011 |                            00011
                 mdio_1g |                            00100 |                            00100
             mdio_10_100 |                            00101 |                            00101
           mdio_rgmii_rd |                            00110 |                            00110
      mdio_rgmii_rd_poll |                            00111 |                            00111
              mdio_rgmii |                            01000 |                            01000
           mdio_delay_rd |                            01001 |                            01001
      mdio_delay_rd_poll |                            01010 |                            01010
              mdio_delay |                            01011 |                            01011
            mdio_restart |                            01100 |                            01100
           mdio_loopback |                            01101 |                            01101
              mdio_stats |                            01110 |                            01110
   mdio_stats_poll_check |                            01111 |                            01111
            reset_mac_rx |                            10000 |                            10000
            reset_mac_tx |                            10001 |                            10001
               cnfg_mdio |                            10010 |                            10010
               cnfg_flow |                            10011 |                            10011
            cnfg_lo_addr |                            10100 |                            10101
            cnfg_hi_addr |                            10101 |                            10110
             cnfg_filter |                            10110 |                            10100
             check_speed |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_support_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0000 |                             0000
                queue1_s |                             0001 |                             0001
                queue2_s |                             0010 |                             0010
                queue3_s |                             0011 |                             0011
           start_data1_s |                             0100 |                             0100
         data_preload1_s |                             0101 |                             0101
                 frame_s |                             0110 |                             1000
             handshake_s |                             0111 |                             1001
                finish_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                               01 |                               00
                  data_s |                               11 |                               01
                ovflow_s |                               00 |                               11
                   eof_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                         00000001 |                              000
                queue1_s |                         00000010 |                              001
                queue2_s |                         00000100 |                              010
                queue3_s |                         00001000 |                              011
             queue_sof_s |                         00010000 |                              100
                  data_s |                         00100000 |                              110
                   eof_s |                         01000000 |                              111
                   sof_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              001
                   check |                             0010 |                              010
                    ifs2 |                             0100 |                              101
                    sync |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PRBS31_Seed_Checker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   check |                               10 |                               10
                    idle |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'SearchSamplePoint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                           000001 |                           000001
                   check |                           000010 |                           000010
                    ifs2 |                           010000 |                           010000
                    sync |                           000100 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'dataPrbs7Check'
WARNING: [Synth 8-327] inferring latch for variable 'DataOut' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/DESER32b.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              001
                   check |                             0010 |                              010
                    ifs2 |                             0100 |                              101
                    sync |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Tx_PRBS7_Data_Checker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stready |                             0000 |                             0000
                 ststart |                             0001 |                             0001
               stcommand |                             0010 |                             0010
              stslv_ack1 |                             0011 |                             0011
                    stwr |                             0100 |                             0100
              stslv_ack2 |                             0101 |                             0110
                    strd |                             0110 |                             0101
              stmstr_ack |                             0111 |                             0111
                strdwait |                             1000 |                             1000
                  ststop |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2542.625 ; gain = 751.285 ; free physical = 248 ; free virtual = 7141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  33 Input   64 Bit       Adders := 8     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 19    
	   3 Input   16 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 20    
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input     28 Bit         XORs := 14    
	   2 Input      9 Bit         XORs := 8     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 10    
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 2     
	   3 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4577  
	   3 Input      1 Bit         XORs := 2019  
	   4 Input      1 Bit         XORs := 756   
	   5 Input      1 Bit         XORs := 1512  
	   6 Input      1 Bit         XORs := 2016  
	   7 Input      1 Bit         XORs := 756   
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 10    
	              128 Bit    Registers := 7     
	              127 Bit    Registers := 2     
	              120 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               48 Bit    Registers := 6     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 70    
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 46    
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 45    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 247   
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   8 Input  512 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 9     
	   2 Input  128 Bit        Muxes := 8     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 17    
	   2 Input   32 Bit        Muxes := 35    
	   9 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 3     
	  24 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 8     
	  24 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 9     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   4 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 5     
	  15 Input   15 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 2     
	   7 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 12    
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 19    
	   6 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   5 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 29    
	   7 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	  24 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 7     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 86    
	   5 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 10    
	   9 Input    4 Bit        Muxes := 10    
	  11 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 11    
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 47    
	   4 Input    2 Bit        Muxes := 11    
	   5 Input    2 Bit        Muxes := 2     
	  24 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 281   
	   4 Input    1 Bit        Muxes := 78    
	   3 Input    1 Bit        Muxes := 27    
	   5 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 11    
	  10 Input    1 Bit        Muxes := 11    
	  24 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[251]' (FD) to 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[252]' (FD) to 'loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[251]' (FD) to 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[252]' (FD) to 'loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[251]' (FD) to 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[252] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]' (FD) to 'loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[2].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[251] )
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[252]' (FD) to 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]'
INFO: [Synth 8-3886] merging instance 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253]' (FD) to 'loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[1].PRBS31_Seed_Checker_Rxinst0 /\dataOutReg_reg[254] )
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d_r_reg[7][1]' (FD) to 'dataPrbs7Check_inst/search[7].d_r_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][13]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][9]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][5]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][1]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d_r_reg[7][2]' (FD) to 'dataPrbs7Check_inst/search[7].d_r_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][14]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][10]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][6]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][2]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d_r_reg[7][3]' (FD) to 'dataPrbs7Check_inst/search[7].d_r_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][15]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][11]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][7]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[7].d16_reg[7][3]' (FD) to 'dataPrbs7Check_inst/search[7].d16_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d_r_reg[6][1]' (FD) to 'dataPrbs7Check_inst/search[6].d_r_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][13]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][9]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][5]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][1]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d_r_reg[6][2]' (FD) to 'dataPrbs7Check_inst/search[6].d_r_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][14]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][10]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][6]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][2]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d_r_reg[6][3]' (FD) to 'dataPrbs7Check_inst/search[6].d_r_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][15]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][11]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][7]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[6].d16_reg[6][3]' (FD) to 'dataPrbs7Check_inst/search[6].d16_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d_r_reg[5][1]' (FD) to 'dataPrbs7Check_inst/search[5].d_r_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][13]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][9]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][5]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][1]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d_r_reg[5][2]' (FD) to 'dataPrbs7Check_inst/search[5].d_r_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][14]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][10]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][6]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][2]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d_r_reg[5][3]' (FD) to 'dataPrbs7Check_inst/search[5].d_r_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][15]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][11]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][7]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[5].d16_reg[5][3]' (FD) to 'dataPrbs7Check_inst/search[5].d16_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d_r_reg[4][1]' (FD) to 'dataPrbs7Check_inst/search[4].d_r_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][13]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][9]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][5]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][1]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d_r_reg[4][2]' (FD) to 'dataPrbs7Check_inst/search[4].d_r_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][14]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][10]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][6]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][2]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d_r_reg[4][3]' (FD) to 'dataPrbs7Check_inst/search[4].d_r_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][15]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][11]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][7]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[4].d16_reg[4][3]' (FD) to 'dataPrbs7Check_inst/search[4].d16_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d_r_reg[1][1]' (FD) to 'dataPrbs7Check_inst/search[1].d_r_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][13]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][9]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][5]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][1]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d_r_reg[1][2]' (FD) to 'dataPrbs7Check_inst/search[1].d_r_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][14]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][10]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][6]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][2]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d_r_reg[1][3]' (FD) to 'dataPrbs7Check_inst/search[1].d_r_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][15]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][11]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][7]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[1].d16_reg[1][3]' (FD) to 'dataPrbs7Check_inst/search[1].d16_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d_r_reg[2][1]' (FD) to 'dataPrbs7Check_inst/search[2].d_r_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][13]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][9]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][5]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][1]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d_r_reg[2][2]' (FD) to 'dataPrbs7Check_inst/search[2].d_r_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][14]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][10]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][6]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][2]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d_r_reg[2][3]' (FD) to 'dataPrbs7Check_inst/search[2].d_r_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][15]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][11]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][7]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[2].d16_reg[2][3]' (FD) to 'dataPrbs7Check_inst/search[2].d16_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[3].d_r_reg[3][1]' (FD) to 'dataPrbs7Check_inst/search[3].d_r_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'dataPrbs7Check_inst/search[3].d16_reg[3][13]' (FD) to 'dataPrbs7Check_inst/search[3].d16_reg[3][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataPrbs7Check_inst/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dataPrbs7Check_inst/dataOutReg_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataPrbs7Check_inst/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Data_generator_160M/Tx_PRBS7_Data_Checker_inst/dataOutReg_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Data_generator_160M/Tx_PRBS7_Data_Checker_inst/dataOutReg_reg[251] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[254] )
INFO: [Synth 8-5546] ROM "cmdState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmdState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_interface_inst/\bMemNotReg_reg[2] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\TX_FLAGS_GENx[0].TX_FLAGS_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_PORT_NO_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_PORT_NO_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\TX_ACK_WINDOW_LENGTH_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_ipv4_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_TCP_HEADER_LENGTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_TCP_HEADER_LENGTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /Inst_PACKET_PARSING/\RX_SOURCE_IP_ADDR_local_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /Inst_PACKET_PARSING/\RX_TYPE_local_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\TXRX_DELAY_x[0].TXRX_DELAY_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TX_MUX_STATE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/axi_lite_controller/speed_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_MAC_ADDR_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_FLAGS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.TCP_SERVER_001 /\INFO_X[0].TX_DEST_IP_ADDR_reg[0][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/load_data_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/capture_data_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/write_access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/read_access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_IP_ADDR_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_IP_ADDR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/tcp_server_inst /\TCP_SERVER_X.Inst_TCP_TX /\TX_SOURCE_IP_ADDR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_araddr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_awaddr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/mdio_wr_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/mdio_wr_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_wdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/mdio_wr_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_wdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/serial_command_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/axi_wr_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gig_eth_inst/axi_lite_controller/s_axi_wdata_reg[23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 2546.547 ; gain = 755.207 ; free physical = 284 ; free virtual = 1924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:58 . Memory (MB): peak = 2546.547 ; gain = 755.207 ; free physical = 256 ; free virtual = 1870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:02:13 . Memory (MB): peak = 2546.547 ; gain = 755.207 ; free physical = 154 ; free virtual = 1713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|GBCR2_SEU_Test__GCB1 | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:02:34 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 168 ; free virtual = 418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/soft_reset_vio_i_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt_txfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt_txfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt0_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt0_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt0_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt0_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt1_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt1_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt1_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt1_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt1_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt2_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt2_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt2_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt2_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt2_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt3_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt3_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt3_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt3_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt3_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt4_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt4_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt4_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt4_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt4_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt5_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt5_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt5_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt5_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt5_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt6_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt6_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt6_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt6_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt6_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt7_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt7_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt7_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt7_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/gt7_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_inst/rxresetdone_vio_i_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[175] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[174] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[173] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[172] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[171] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[170] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[169] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[168] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[167] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[166] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[165] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[164] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[163] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[162] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[161] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[160] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[159] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[158] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[157] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[156] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[155] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[154] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[153] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[152] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[151] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[150] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[149] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[148] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[147] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[146] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[145] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[144] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[143] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[142] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[141] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[140] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[139] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[138] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[137] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[136] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[135] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[134] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[133] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[132] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[131] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[130] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[129] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[128] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[127] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[126] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[125] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[124] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[123] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[122] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[121] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_reg_inferred:in0[120] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5410] Found another clock driver \global_clock_reset_inst/BUFG_inst :O [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/src/global_clock_reset.vhd:96]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:44 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 163 ; free virtual = 399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:02:44 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 163 ; free virtual = 398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:02:48 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 166 ; free virtual = 393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:02:48 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 166 ; free virtual = 396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:50 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 172 ; free virtual = 391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:50 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 164 ; free virtual = 387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|GBCR2_SEU_Test | gig_eth_inst/axi_lite_controller/count_shift_reg[20]                        | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|GBCR2_SEU_Test | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|GBCR2_SEU_Test | Data_Source_Inst/DataX0Y3_inst/prbs71_reg[102]                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|GBCR2_SEU_Test | Data_Source_Inst/DataX0Y3_inst/prbs71_reg[99]                               | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|GBCR2_SEU_Test | Data_Source_Inst/DataX0Y3_inst/prbs71_reg[72]                               | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|GBCR2_SEU_Test | Data_Source_Inst/DataX0Y3_inst/prbs71_reg[3]                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |fifo36x512              |         1|
|2     |vio_0                   |         1|
|3     |fifo_128to128_depth1k   |         9|
|4     |fifo_128to32_depth16k   |         1|
|5     |fifo8to32               |         1|
|6     |fifo32to8               |         1|
|7     |tri_mode_ethernet_mac_0 |         1|
|8     |clockwiz                |         1|
|9     |gtwizard_0              |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clockwiz              |     1|
|2     |fifo32to8             |     1|
|3     |fifo36x512            |     1|
|4     |fifo8to32             |     1|
|5     |fifo_128to128_depth1k |     9|
|14    |fifo_128to32_depth16k |     1|
|15    |gtwizard              |     1|
|16    |tri_mode_ethernet_mac |     1|
|17    |vio                   |     1|
|18    |BUFG                  |     9|
|19    |BUFGCE                |     2|
|20    |CARRY4                |  1344|
|21    |GTXE2_COMMON          |     2|
|22    |IBUFDS_GTE2           |     2|
|23    |IDELAYCTRL            |     1|
|24    |LUT1                  |   605|
|25    |LUT2                  |  3666|
|26    |LUT3                  |  2132|
|27    |LUT4                  |  2124|
|28    |LUT5                  |  2963|
|29    |LUT6                  |  5213|
|30    |MMCME2_ADV            |     1|
|31    |MUXF7                 |    21|
|32    |RAMB16_S9_S9          |    17|
|33    |RAMB36E1              |     2|
|34    |SRL16E                |    16|
|35    |SRLC32E               |     1|
|36    |FDCE                  |  1951|
|37    |FDPE                  |    70|
|38    |FDRE                  |  7657|
|39    |FDSE                  |   542|
|40    |LD                    |    32|
|41    |IBUF                  |    25|
|42    |IBUFDS                |     2|
|43    |IOBUF                 |     1|
|44    |OBUF                  |    18|
|45    |OBUFDS                |     1|
|46    |OBUFT                 |     8|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:50 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 178 ; free virtual = 391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 434 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:48 . Memory (MB): peak = 2554.551 ; gain = 606.422 ; free physical = 7058 ; free virtual = 7414
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2554.551 ; gain = 763.211 ; free physical = 7042 ; free virtual = 7413
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2554.551 ; gain = 0.000 ; free physical = 6937 ; free virtual = 7393
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS18' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.645 ; gain = 0.000 ; free physical = 6815 ; free virtual = 7393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAMB16_S9_S9 => RAMB18E1: 17 instances

Synth Design complete | Checksum: fd597cb3
INFO: [Common 17-83] Releasing license: Synthesis
480 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:03:10 . Memory (MB): peak = 2582.645 ; gain = 1191.945 ; free physical = 6801 ; free virtual = 7392
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8386.564; main = 1769.446; forked = 6994.839
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14211.852; main = 2582.648; forked = 11661.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2606.656 ; gain = 0.000 ; free physical = 6793 ; free virtual = 7392
INFO: [Common 17-1381] The checkpoint '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/synth_1/GBCR2_SEU_Test.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.656 ; gain = 24.012 ; free physical = 6550 ; free virtual = 7349
INFO: [Vivado 12-24828] Executing command : report_utilization -file GBCR2_SEU_Test_utilization_synth.rpt -pb GBCR2_SEU_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 13:56:23 2024...
