<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MK64FN1M0VDC12</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MK64FN1M0VLL12</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MK64FN1M0VLQ12</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MK64FN1M0VMD12</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          GNU C Compiler - CodeSourcery Sourcery G++</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MK64F12</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if !defined(MK64F12_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define MK64F12_H_</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define MCU_MK64F12</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">  #error MK64F12 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0200u</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0005u</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define BITBAND_REG(Reg,Bit) (BITBAND_REG32(Reg,Bit))</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  162</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 102                </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  164</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  166</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  167</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  168</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  169</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  170</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  171</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  172</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  173</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  174</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  177</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  178</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  179</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  180</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">  181</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4,                </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">  182</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5,                </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">  183</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6,                </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">  184</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7,                </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">  185</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8,                </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">  186</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9,                </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">  187</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10,               </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">  188</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11,               </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">  189</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12,               </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">  190</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13,               </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">  191</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14,               </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">  192</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15,               </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">  193</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16,               </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">  194</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17,               </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">  195</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">FTFE_IRQn</a>                    = 18,               </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">  196</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19,               </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  197</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20,               </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">  198</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a>                     = 21,               </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">  199</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a>                = 22,               </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">  200</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 23,               </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  201</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  202</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 25,               </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  203</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  204</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 27,               </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">  205</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>                 = 28,               </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">  206</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>                 = 29,               </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">  207</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>               = 30,               </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">  208</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>             = 31,               </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">  209</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>               = 32,               </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">  210</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>             = 33,               </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">  211</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>               = 34,               </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">  212</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>             = 35,               </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">  213</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>               = 36,               </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">  214</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>             = 37,               </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">  215</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>               = 38,               </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  216</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39,               </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  217</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 40,               </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">  218</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                    = 41,               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">  219</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                    = 42,               </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">  220</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                    = 43,               </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">  221</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                    = 44,               </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  222</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 45,               </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  223</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46,               </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  224</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47,               </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">  225</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                    = 48,               </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">  226</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                    = 49,               </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">  227</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                    = 50,               </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">  228</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                    = 51,               </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">  229</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52,               </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  230</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 53,               </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">  231</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                  = 54,               </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">  232</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a>              = 55,               </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  233</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 56,               </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  234</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 57,               </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">  235</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a>                 = 58,               </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  236</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59,               </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  237</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60,               </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">  238</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61,               </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  239</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62,               </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">  240</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63,               </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  241</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64,               </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  242</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                    = 65,               </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">  243</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>             = 66,               </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">  244</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>               = 67,               </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">  245</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a>             = 68,               </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">  246</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a>               = 69,               </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">  247</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a>                    = 70,               </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">  248</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">FTM3_IRQn</a>                    = 71,               </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">  249</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a>                    = 72,               </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  250</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 73,               </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">  251</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                    = 74,               </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">  252</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a> = 75,              </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">  253</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a>            = 76,               </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">  254</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 77,               </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">  255</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a>         = 78,               </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">  256</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a>         = 79,               </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">  257</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 80,               </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">  258</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a>                    = 81,               </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">  259</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a>         = 82,               </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">  260</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a>           = 83,               </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">  261</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a>            = 84,               </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">  262</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a>              = 85                </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;} IRQn_Type;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">   -- Cortex M4 Core Configuration</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  279</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">  280</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  281</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  282</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1         </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#include &quot;core_cm4.h&quot;                  </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#include &quot;system_MK64F12.h&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1;                              </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2;                              </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV1;                               </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV2;                               </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC2;                               </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC3;                               </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFS;                               </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PG;                                </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MG;                                </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPD;                              </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS;                              </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP4;                              </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3;                              </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2;                              </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1;                              </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0;                              </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMD;                              </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMS;                              </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM4;                              </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM3;                              </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM2;                              </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM1;                              </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM0;                              </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;} <a class="code" href="structADC__Type.html">ADC_Type</a>, *<a class="code" href="structADC__Type.html">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  560</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  562</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            (ADC0)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga695c9a2f892363a1c942405c8d351b91">  565</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x400BB000u)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">  567</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define ADC1_BASE_PTR                            (ADC1)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#gaf635223a5796d02fc2f731139925696d">  570</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  572</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0, ADC1 }</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga87c1a48633af604e5c7c6a64383398b9">  574</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0,0)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0,1)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0,0)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0,1)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* ADC1 */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define ADC1_SC1A                                ADC_SC1_REG(ADC1,0)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define ADC1_SC1B                                ADC_SC1_REG(ADC1,1)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define ADC1_CFG1                                ADC_CFG1_REG(ADC1)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define ADC1_CFG2                                ADC_CFG2_REG(ADC1)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define ADC1_RA                                  ADC_R_REG(ADC1,0)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define ADC1_RB                                  ADC_R_REG(ADC1,1)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define ADC1_CV1                                 ADC_CV1_REG(ADC1)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define ADC1_CV2                                 ADC_CV2_REG(ADC1)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define ADC1_SC2                                 ADC_SC2_REG(ADC1)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define ADC1_SC3                                 ADC_SC3_REG(ADC1)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ADC1_OFS                                 ADC_OFS_REG(ADC1)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define ADC1_PG                                  ADC_PG_REG(ADC1)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define ADC1_MG                                  ADC_MG_REG(ADC1)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define ADC1_CLPD                                ADC_CLPD_REG(ADC1)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define ADC1_CLPS                                ADC_CLPS_REG(ADC1)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ADC1_CLP4                                ADC_CLP4_REG(ADC1)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define ADC1_CLP3                                ADC_CLP3_REG(ADC1)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define ADC1_CLP2                                ADC_CLP2_REG(ADC1)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define ADC1_CLP1                                ADC_CLP1_REG(ADC1)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define ADC1_CLP0                                ADC_CLP0_REG(ADC1)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define ADC1_CLMD                                ADC_CLMD_REG(ADC1)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define ADC1_CLMS                                ADC_CLMS_REG(ADC1)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define ADC1_CLM4                                ADC_CLM4_REG(ADC1)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define ADC1_CLM3                                ADC_CLM3_REG(ADC1)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define ADC1_CLM2                                ADC_CLM2_REG(ADC1)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define ADC1_CLM1                                ADC_CLM1_REG(ADC1)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define ADC1_CLM0                                ADC_CLM0_REG(ADC1)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0,index)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define ADC1_SC1(index)                          ADC_SC1_REG(ADC1,index)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0,index)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define ADC1_R(index)                            ADC_R_REG(ADC1,index)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPRA;                              </div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRA;                             </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRB;                             </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRC;                             </div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRD;                             </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRE;                             </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRF;                             </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRG;                             </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRH;                             </div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRI;                             </div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRJ;                             </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRK;                             </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRL;                             </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRM;                             </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRN;                             </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRO;                             </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRP;                             </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;       uint8_t RESERVED_2[16];</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRU;                             </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;} <a class="code" href="structAIPS__Type.html">AIPS_Type</a>, *<a class="code" href="structAIPS__Type.html">AIPS_MemMapPtr</a>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* AIPS - Register accessors */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define AIPS_MPRA_REG(base)                      ((base)-&gt;MPRA)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define AIPS_PACRA_REG(base)                     ((base)-&gt;PACRA)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define AIPS_PACRB_REG(base)                     ((base)-&gt;PACRB)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define AIPS_PACRC_REG(base)                     ((base)-&gt;PACRC)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define AIPS_PACRD_REG(base)                     ((base)-&gt;PACRD)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define AIPS_PACRE_REG(base)                     ((base)-&gt;PACRE)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define AIPS_PACRF_REG(base)                     ((base)-&gt;PACRF)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define AIPS_PACRG_REG(base)                     ((base)-&gt;PACRG)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define AIPS_PACRH_REG(base)                     ((base)-&gt;PACRH)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define AIPS_PACRI_REG(base)                     ((base)-&gt;PACRI)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_REG(base)                     ((base)-&gt;PACRJ)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define AIPS_PACRK_REG(base)                     ((base)-&gt;PACRK)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define AIPS_PACRL_REG(base)                     ((base)-&gt;PACRL)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define AIPS_PACRM_REG(base)                     ((base)-&gt;PACRM)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define AIPS_PACRN_REG(base)                     ((base)-&gt;PACRN)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define AIPS_PACRO_REG(base)                     ((base)-&gt;PACRO)</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define AIPS_PACRP_REG(base)                     ((base)-&gt;PACRP)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define AIPS_PACRU_REG(base)                     ((base)-&gt;PACRU)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      0x100u</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     8</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      0x200u</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     9</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      0x400u</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     10</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      0x1000u</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     12</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      0x2000u</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     13</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      0x4000u</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     14</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      0x10000u</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     16</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      0x20000u</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     17</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      0x40000u</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     18</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* PACRA Bit Fields */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     0</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     1</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     2</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     4</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     5</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     6</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     8</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     9</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     10</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     12</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     13</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     14</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     16</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     17</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     18</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     20</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     21</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     22</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     24</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     25</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     26</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     28</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     29</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     30</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* PACRB Bit Fields */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     0</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     1</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     2</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     4</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     5</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     6</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     8</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     9</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     10</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     12</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     13</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     14</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     16</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     17</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     18</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     20</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     21</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     22</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     24</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     25</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     26</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     28</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     29</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     30</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/* PACRC Bit Fields */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     0</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     1</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     2</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     4</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     5</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     6</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     8</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     9</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     10</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     12</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     13</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     14</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     16</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     17</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     18</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     20</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     21</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     22</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     24</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     25</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     26</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     28</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     29</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     30</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* PACRD Bit Fields */</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     0</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     1</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     2</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     4</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     5</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     6</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     8</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     9</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     10</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     12</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     13</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     14</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     16</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     17</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     18</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     20</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     21</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     22</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     24</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     25</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     26</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     28</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     29</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     30</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/* PACRE Bit Fields */</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     0</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     1</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     2</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     4</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     5</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     6</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     8</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     9</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     10</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     12</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     13</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     14</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     16</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     17</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     18</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     20</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     21</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     22</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     24</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     25</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     26</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     28</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     29</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     30</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/* PACRF Bit Fields */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     0</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     1</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     2</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     4</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     5</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     6</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     8</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     9</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     10</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     12</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     13</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     14</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     16</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     17</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     18</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     20</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     21</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     22</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     24</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     25</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     26</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     28</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     29</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     30</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/* PACRG Bit Fields */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     0</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     1</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     2</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     4</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     5</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     6</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     8</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     9</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     10</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     12</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     13</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     14</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     16</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     17</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     18</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     20</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     21</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     22</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     24</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     25</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     26</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     28</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     29</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     30</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/* PACRH Bit Fields */</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     0</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     1</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     2</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     4</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     5</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     6</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     8</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     9</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     10</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     12</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     13</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     14</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     16</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     17</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     18</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     20</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     21</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     22</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     24</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     25</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     26</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     28</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     29</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     30</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* PACRI Bit Fields */</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     0</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     1</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     2</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     4</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     5</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     6</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     8</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     9</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     10</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     12</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     13</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     14</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     16</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     17</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     18</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     20</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     21</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     22</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     24</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     25</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     26</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     28</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     29</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     30</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">/* PACRJ Bit Fields */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     0</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     1</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     2</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     4</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     5</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     6</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     8</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     9</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     10</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     12</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     13</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     14</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     16</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     17</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     18</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     20</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     21</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     22</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     24</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     25</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     26</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     28</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     29</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     30</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/* PACRK Bit Fields */</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     0</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     1</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     2</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     4</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     5</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     6</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     8</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     9</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     10</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     12</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     13</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     14</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     16</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     17</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     18</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     20</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     21</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     22</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     24</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     25</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     26</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     28</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     29</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     30</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/* PACRL Bit Fields */</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     0</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     1</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     2</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     4</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     5</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     6</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     8</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     9</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     10</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     12</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     13</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     14</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     16</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     17</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     18</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     20</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     21</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     22</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     24</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     25</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     26</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     28</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     29</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     30</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">/* PACRM Bit Fields */</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     0</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     1</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     2</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     4</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     5</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     6</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     8</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     9</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     10</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     12</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     13</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     14</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     16</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     17</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     18</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     20</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     21</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     22</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     24</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     25</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     26</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     28</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     29</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     30</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/* PACRN Bit Fields */</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     0</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     1</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     2</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     4</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     5</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     6</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     8</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     9</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     10</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     12</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     13</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     14</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     16</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     17</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     18</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     20</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     21</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     22</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     24</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     25</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     26</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     28</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     29</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     30</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/* PACRO Bit Fields */</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     0</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     1</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     2</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     4</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     5</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     6</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     8</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     9</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     10</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     12</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     13</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     14</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     16</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     17</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     18</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     20</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     21</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     22</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     24</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     25</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     26</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     28</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     29</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     30</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">/* PACRP Bit Fields */</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     0</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     1</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     2</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     4</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     5</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     6</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     8</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     9</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     10</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     12</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     13</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     14</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     16</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     17</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     18</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     20</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     21</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     22</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     24</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     25</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     26</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     28</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     29</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     30</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/* PACRU Bit Fields */</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP1_SHIFT                     24</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP1_SHIFT                     25</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP1_SHIFT                     26</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP0_SHIFT                     28</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP0_SHIFT                     29</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP0_SHIFT                     30</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group__AIPS__Peripheral__Access__Layer.html#ga0162f7b0dfde801ad0aec6b77bf9d568"> 1580</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE                               (0x40000000u)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group__AIPS__Peripheral__Access__Layer.html#gadd0f01794c41f63593cc12e3e6005a95"> 1582</a></span>&#160;<span class="preprocessor">#define AIPS0                                    ((AIPS_Type *)AIPS0_BASE)</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define AIPS0_BASE_PTR                           (AIPS0)</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group__AIPS__Peripheral__Access__Layer.html#gaffd389fb1382348a01812983d3f719eb"> 1585</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE                               (0x40080000u)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group__AIPS__Peripheral__Access__Layer.html#gaf3762b87e8cec88184bb576217fbcee8"> 1587</a></span>&#160;<span class="preprocessor">#define AIPS1                                    ((AIPS_Type *)AIPS1_BASE)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define AIPS1_BASE_PTR                           (AIPS1)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group__AIPS__Peripheral__Access__Layer.html#ga8aa4e4d4ece25fca4cf74a31f58951ec"> 1590</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS0_BASE, AIPS1_BASE }</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group__AIPS__Peripheral__Access__Layer.html#gacdda032ccd174e1d8c1a02b1e0f7a441"> 1592</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS0, AIPS1 }</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/* AIPS - Register instance definitions */</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">/* AIPS0 */</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define AIPS0_MPRA                               AIPS_MPRA_REG(AIPS0)</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define AIPS0_PACRA                              AIPS_PACRA_REG(AIPS0)</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define AIPS0_PACRB                              AIPS_PACRB_REG(AIPS0)</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define AIPS0_PACRC                              AIPS_PACRC_REG(AIPS0)</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define AIPS0_PACRD                              AIPS_PACRD_REG(AIPS0)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define AIPS0_PACRE                              AIPS_PACRE_REG(AIPS0)</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define AIPS0_PACRF                              AIPS_PACRF_REG(AIPS0)</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define AIPS0_PACRG                              AIPS_PACRG_REG(AIPS0)</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define AIPS0_PACRH                              AIPS_PACRH_REG(AIPS0)</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define AIPS0_PACRI                              AIPS_PACRI_REG(AIPS0)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define AIPS0_PACRJ                              AIPS_PACRJ_REG(AIPS0)</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define AIPS0_PACRK                              AIPS_PACRK_REG(AIPS0)</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define AIPS0_PACRL                              AIPS_PACRL_REG(AIPS0)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define AIPS0_PACRM                              AIPS_PACRM_REG(AIPS0)</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define AIPS0_PACRN                              AIPS_PACRN_REG(AIPS0)</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define AIPS0_PACRO                              AIPS_PACRO_REG(AIPS0)</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define AIPS0_PACRP                              AIPS_PACRP_REG(AIPS0)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define AIPS0_PACRU                              AIPS_PACRU_REG(AIPS0)</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">/* AIPS1 */</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define AIPS1_MPRA                               AIPS_MPRA_REG(AIPS1)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define AIPS1_PACRA                              AIPS_PACRA_REG(AIPS1)</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define AIPS1_PACRB                              AIPS_PACRB_REG(AIPS1)</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define AIPS1_PACRC                              AIPS_PACRC_REG(AIPS1)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define AIPS1_PACRD                              AIPS_PACRD_REG(AIPS1)</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define AIPS1_PACRE                              AIPS_PACRE_REG(AIPS1)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define AIPS1_PACRF                              AIPS_PACRF_REG(AIPS1)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define AIPS1_PACRG                              AIPS_PACRG_REG(AIPS1)</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define AIPS1_PACRH                              AIPS_PACRH_REG(AIPS1)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define AIPS1_PACRI                              AIPS_PACRI_REG(AIPS1)</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define AIPS1_PACRJ                              AIPS_PACRJ_REG(AIPS1)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define AIPS1_PACRK                              AIPS_PACRK_REG(AIPS1)</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define AIPS1_PACRL                              AIPS_PACRL_REG(AIPS1)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define AIPS1_PACRM                              AIPS_PACRM_REG(AIPS1)</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define AIPS1_PACRN                              AIPS_PACRN_REG(AIPS1)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define AIPS1_PACRO                              AIPS_PACRO_REG(AIPS1)</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define AIPS1_PACRP                              AIPS_PACRP_REG(AIPS1)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define AIPS1_PACRU                              AIPS_PACRU_REG(AIPS1)</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">   -- AXBS Peripheral Access Layer</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRS;                               </div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;         uint8_t RESERVED_0[12];</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRS;                               </div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;         uint8_t RESERVED_1[236];</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  } SLAVE[5];</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;       uint8_t RESERVED_0[768];</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR0;                            </div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;       uint8_t RESERVED_1[252];</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR1;                            </div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;       uint8_t RESERVED_2[252];</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR2;                            </div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;       uint8_t RESERVED_3[252];</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR3;                            </div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;       uint8_t RESERVED_4[252];</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR4;                            </div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;       uint8_t RESERVED_5[252];</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR5;                            </div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;} <a class="code" href="structAXBS__Type.html">AXBS_Type</a>, *<a class="code" href="structAXBS__Type.html">AXBS_MemMapPtr</a>;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">/* AXBS - Register accessors */</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define AXBS_PRS_REG(base,index)                 ((base)-&gt;SLAVE[index].PRS)</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define AXBS_CRS_REG(base,index)                 ((base)-&gt;SLAVE[index].CRS)</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_REG(base)                    ((base)-&gt;MGPCR0)</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_REG(base)                    ((base)-&gt;MGPCR1)</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_REG(base)                    ((base)-&gt;MGPCR2)</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_REG(base)                    ((base)-&gt;MGPCR3)</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_REG(base)                    ((base)-&gt;MGPCR4)</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_REG(base)                    ((base)-&gt;MGPCR5)</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">   -- AXBS Register Masks</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/* PRS Bit Fields */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_MASK                         0x7u</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        0</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M0_SHIFT))&amp;AXBS_PRS_M0_MASK)</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_MASK                         0x70u</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        4</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M1_SHIFT))&amp;AXBS_PRS_M1_MASK)</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_MASK                         0x700u</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        8</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M2_SHIFT))&amp;AXBS_PRS_M2_MASK)</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_MASK                         0x7000u</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        12</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M3_SHIFT))&amp;AXBS_PRS_M3_MASK)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_MASK                         0x70000u</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        16</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M4_SHIFT))&amp;AXBS_PRS_M4_MASK)</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_MASK                         0x700000u</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        20</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M5_SHIFT))&amp;AXBS_PRS_M5_MASK)</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">/* CRS Bit Fields */</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_MASK                       0x7u</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      0</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PARK_SHIFT))&amp;AXBS_CRS_PARK_MASK)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       0x30u</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      4</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PCTL_SHIFT))&amp;AXBS_CRS_PCTL_MASK)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_MASK                        0x300u</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       8</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_ARB_SHIFT))&amp;AXBS_CRS_ARB_MASK)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_MASK                        0x40000000u</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       30</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_MASK                         0x80000000u</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        31</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">/* MGPCR0 Bit Fields */</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   0</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR0_AULB_SHIFT))&amp;AXBS_MGPCR0_AULB_MASK)</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/* MGPCR1 Bit Fields */</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   0</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR1_AULB_SHIFT))&amp;AXBS_MGPCR1_AULB_MASK)</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/* MGPCR2 Bit Fields */</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   0</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR2_AULB_SHIFT))&amp;AXBS_MGPCR2_AULB_MASK)</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/* MGPCR3 Bit Fields */</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_SHIFT                   0</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR3_AULB_SHIFT))&amp;AXBS_MGPCR3_AULB_MASK)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">/* MGPCR4 Bit Fields */</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   0</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR4_AULB_SHIFT))&amp;AXBS_MGPCR4_AULB_MASK)</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">/* MGPCR5 Bit Fields */</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   0</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR5_AULB_SHIFT))&amp;AXBS_MGPCR5_AULB_MASK)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160; <span class="comment">/* end of group AXBS_Register_Masks */</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/* AXBS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__AXBS__Peripheral__Access__Layer.html#ga99fb6b20345e6deac58c537b7c30680b"> 1784</a></span>&#160;<span class="preprocessor">#define AXBS_BASE                                (0x40004000u)</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group__AXBS__Peripheral__Access__Layer.html#gaa1f873165d665725d94cd2615e37daf5"> 1786</a></span>&#160;<span class="preprocessor">#define AXBS                                     ((AXBS_Type *)AXBS_BASE)</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define AXBS_BASE_PTR                            (AXBS)</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group__AXBS__Peripheral__Access__Layer.html#ga401a7e5a8976f1312fd3dcf0ffd7f45e"> 1789</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_ADDRS                          { AXBS_BASE }</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__AXBS__Peripheral__Access__Layer.html#ga522ab97d5ed3e73f1cb3591c40ecc50e"> 1791</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_PTRS                           { AXBS }</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/* AXBS - Register instance definitions */</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/* AXBS */</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define AXBS_PRS0                                AXBS_PRS_REG(AXBS,0)</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define AXBS_CRS0                                AXBS_CRS_REG(AXBS,0)</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define AXBS_PRS1                                AXBS_PRS_REG(AXBS,1)</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define AXBS_CRS1                                AXBS_CRS_REG(AXBS,1)</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define AXBS_PRS2                                AXBS_PRS_REG(AXBS,2)</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define AXBS_CRS2                                AXBS_CRS_REG(AXBS,2)</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define AXBS_PRS3                                AXBS_PRS_REG(AXBS,3)</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define AXBS_CRS3                                AXBS_CRS_REG(AXBS,3)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define AXBS_PRS4                                AXBS_PRS_REG(AXBS,4)</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define AXBS_CRS4                                AXBS_CRS_REG(AXBS,4)</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0                              AXBS_MGPCR0_REG(AXBS)</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1                              AXBS_MGPCR1_REG(AXBS)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2                              AXBS_MGPCR2_REG(AXBS)</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3                              AXBS_MGPCR3_REG(AXBS)</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4                              AXBS_MGPCR4_REG(AXBS)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5                              AXBS_MGPCR5_REG(AXBS)</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* AXBS - Register array accessors */</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define AXBS_PRS(index)                          AXBS_PRS_REG(AXBS,index)</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define AXBS_CRS(index)                          AXBS_CRS_REG(AXBS,index)</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; <span class="comment">/* end of group AXBS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;                               </div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL1;                             </div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER;                             </div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXMGMASK;                          </div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX14MASK;                          </div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX15MASK;                          </div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR;                               </div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR1;                              </div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMASK1;                            </div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFLAG1;                            </div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL2;                             </div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ESR2;                              </div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CRCR;                              </div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXFGMASK;                          </div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFIR;                             </div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;       uint8_t RESERVED_4[48];</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CS;                                </div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ID;                                </div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD0;                             </div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD1;                             </div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  } MB[16];</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;       uint8_t RESERVED_5[1792];</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[16];                         </div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;} <a class="code" href="structCAN__Type.html">CAN_Type</a>, *<a class="code" href="structCAN__Type.html">CAN_MemMapPtr</a>;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">/* CAN - Register accessors */</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define CAN_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define CAN_CTRL1_REG(base)                      ((base)-&gt;CTRL1)</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define CAN_TIMER_REG(base)                      ((base)-&gt;TIMER)</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_REG(base)                   ((base)-&gt;RXMGMASK)</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_REG(base)                   ((base)-&gt;RX14MASK)</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_REG(base)                   ((base)-&gt;RX15MASK)</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define CAN_ECR_REG(base)                        ((base)-&gt;ECR)</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define CAN_ESR1_REG(base)                       ((base)-&gt;ESR1)</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define CAN_IMASK1_REG(base)                     ((base)-&gt;IMASK1)</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_REG(base)                     ((base)-&gt;IFLAG1)</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define CAN_CTRL2_REG(base)                      ((base)-&gt;CTRL2)</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define CAN_ESR2_REG(base)                       ((base)-&gt;ESR2)</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define CAN_CRCR_REG(base)                       ((base)-&gt;CRCR)</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_REG(base)                   ((base)-&gt;RXFGMASK)</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define CAN_RXFIR_REG(base)                      ((base)-&gt;RXFIR)</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define CAN_CS_REG(base,index)                   ((base)-&gt;MB[index].CS)</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define CAN_ID_REG(base,index)                   ((base)-&gt;MB[index].ID)</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define CAN_WORD0_REG(base,index)                ((base)-&gt;MB[index].WORD0)</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define CAN_WORD1_REG(base,index)                ((base)-&gt;MB[index].WORD1)</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define CAN_RXIMR_REG(base,index)                ((base)-&gt;RXIMR[index])</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">   -- CAN Register Masks</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define CAN_MCR_WAKSRC_MASK                      0x80000u</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define CAN_MCR_WAKSRC_SHIFT                     19</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      0x400000u</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     22</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      0x4000000u</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     26</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     0x1u</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    0</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   0</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUFLM_SHIFT))&amp;CAN_IMASK1_BUFLM_MASK)</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    0x1u</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   0</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                1</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO1I_SHIFT))&amp;CAN_IFLAG1_BUF4TO1I_MASK)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   28</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   0xFFFFu</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  0</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_TIME_STAMP_SHIFT))&amp;CAN_CS_TIME_STAMP_MASK)</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define CAN_CS_DLC_MASK                          0xF0000u</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define CAN_CS_DLC_SHIFT                         16</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_DLC_SHIFT))&amp;CAN_CS_DLC_MASK)</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define CAN_CS_RTR_MASK                          0x100000u</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define CAN_CS_RTR_SHIFT                         20</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define CAN_CS_IDE_MASK                          0x200000u</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define CAN_CS_IDE_SHIFT                         21</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define CAN_CS_SRR_MASK                          0x400000u</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define CAN_CS_SRR_SHIFT                         22</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define CAN_CS_CODE_MASK                         0xF000000u</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define CAN_CS_CODE_SHIFT                        24</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_CODE_SHIFT))&amp;CAN_CS_CODE_MASK)</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">/* ID Bit Fields */</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define CAN_ID_EXT_MASK                          0x3FFFFu</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define CAN_ID_EXT_SHIFT                         0</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_EXT_SHIFT))&amp;CAN_ID_EXT_MASK)</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define CAN_ID_STD_MASK                          0x1FFC0000u</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define CAN_ID_STD_SHIFT                         18</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_STD_SHIFT))&amp;CAN_ID_STD_MASK)</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_MASK                         0xE0000000u</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        29</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_PRIO_SHIFT))&amp;CAN_ID_PRIO_MASK)</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">/* WORD0 Bit Fields */</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               0xFFu</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              0</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_3_SHIFT))&amp;CAN_WORD0_DATA_BYTE_3_MASK)</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               0xFF00u</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              8</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_2_SHIFT))&amp;CAN_WORD0_DATA_BYTE_2_MASK)</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               0xFF0000u</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              16</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_1_SHIFT))&amp;CAN_WORD0_DATA_BYTE_1_MASK)</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               0xFF000000u</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              24</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_0_SHIFT))&amp;CAN_WORD0_DATA_BYTE_0_MASK)</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">/* WORD1 Bit Fields */</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               0xFFu</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              0</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_7_SHIFT))&amp;CAN_WORD1_DATA_BYTE_7_MASK)</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               0xFF00u</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              8</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_6_SHIFT))&amp;CAN_WORD1_DATA_BYTE_6_MASK)</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               0xFF0000u</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              16</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_5_SHIFT))&amp;CAN_WORD1_DATA_BYTE_5_MASK)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               0xFF000000u</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              24</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_4_SHIFT))&amp;CAN_WORD1_DATA_BYTE_4_MASK)</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group__CAN__Peripheral__Access__Layer.html#gaf28059909d16b304a2d26930aac760fd"> 2184</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group__CAN__Peripheral__Access__Layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 2186</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define CAN0_BASE_PTR                            (CAN0)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group__CAN__Peripheral__Access__Layer.html#gae13d94ba45c7672726f65ae76ba7242d"> 2189</a></span>&#160;<span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE }</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group__CAN__Peripheral__Access__Layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c"> 2191</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0 }</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group__CAN__Peripheral__Access__Layer.html#ga5609c3f62c9fe288c8362a6e1948375e"> 2193</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_Rx_Warning_IRQn }</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_Tx_Warning_IRQn }</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn }</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_Error_IRQn }</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_Bus_Off_IRQn }</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define CAN_ORed_Message_buffer_IRQS             { CAN0_ORed_Message_buffer_IRQn }</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">/* CAN - Register instance definitions */</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">/* CAN0 */</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define CAN0_MCR                                 CAN_MCR_REG(CAN0)</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define CAN0_CTRL1                               CAN_CTRL1_REG(CAN0)</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define CAN0_TIMER                               CAN_TIMER_REG(CAN0)</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define CAN0_RXMGMASK                            CAN_RXMGMASK_REG(CAN0)</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define CAN0_RX14MASK                            CAN_RX14MASK_REG(CAN0)</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define CAN0_RX15MASK                            CAN_RX15MASK_REG(CAN0)</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define CAN0_ECR                                 CAN_ECR_REG(CAN0)</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define CAN0_ESR1                                CAN_ESR1_REG(CAN0)</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define CAN0_IMASK1                              CAN_IMASK1_REG(CAN0)</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define CAN0_IFLAG1                              CAN_IFLAG1_REG(CAN0)</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define CAN0_CTRL2                               CAN_CTRL2_REG(CAN0)</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define CAN0_ESR2                                CAN_ESR2_REG(CAN0)</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define CAN0_CRCR                                CAN_CRCR_REG(CAN0)</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define CAN0_RXFGMASK                            CAN_RXFGMASK_REG(CAN0)</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define CAN0_RXFIR                               CAN_RXFIR_REG(CAN0)</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define CAN0_CS0                                 CAN_CS_REG(CAN0,0)</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define CAN0_ID0                                 CAN_ID_REG(CAN0,0)</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define CAN0_WORD00                              CAN_WORD0_REG(CAN0,0)</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define CAN0_WORD10                              CAN_WORD1_REG(CAN0,0)</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define CAN0_CS1                                 CAN_CS_REG(CAN0,1)</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define CAN0_ID1                                 CAN_ID_REG(CAN0,1)</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define CAN0_WORD01                              CAN_WORD0_REG(CAN0,1)</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define CAN0_WORD11                              CAN_WORD1_REG(CAN0,1)</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define CAN0_CS2                                 CAN_CS_REG(CAN0,2)</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define CAN0_ID2                                 CAN_ID_REG(CAN0,2)</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define CAN0_WORD02                              CAN_WORD0_REG(CAN0,2)</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define CAN0_WORD12                              CAN_WORD1_REG(CAN0,2)</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define CAN0_CS3                                 CAN_CS_REG(CAN0,3)</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define CAN0_ID3                                 CAN_ID_REG(CAN0,3)</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define CAN0_WORD03                              CAN_WORD0_REG(CAN0,3)</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define CAN0_WORD13                              CAN_WORD1_REG(CAN0,3)</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define CAN0_CS4                                 CAN_CS_REG(CAN0,4)</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define CAN0_ID4                                 CAN_ID_REG(CAN0,4)</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define CAN0_WORD04                              CAN_WORD0_REG(CAN0,4)</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define CAN0_WORD14                              CAN_WORD1_REG(CAN0,4)</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define CAN0_CS5                                 CAN_CS_REG(CAN0,5)</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define CAN0_ID5                                 CAN_ID_REG(CAN0,5)</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define CAN0_WORD05                              CAN_WORD0_REG(CAN0,5)</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define CAN0_WORD15                              CAN_WORD1_REG(CAN0,5)</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define CAN0_CS6                                 CAN_CS_REG(CAN0,6)</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define CAN0_ID6                                 CAN_ID_REG(CAN0,6)</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define CAN0_WORD06                              CAN_WORD0_REG(CAN0,6)</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define CAN0_WORD16                              CAN_WORD1_REG(CAN0,6)</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define CAN0_CS7                                 CAN_CS_REG(CAN0,7)</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define CAN0_ID7                                 CAN_ID_REG(CAN0,7)</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define CAN0_WORD07                              CAN_WORD0_REG(CAN0,7)</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define CAN0_WORD17                              CAN_WORD1_REG(CAN0,7)</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define CAN0_CS8                                 CAN_CS_REG(CAN0,8)</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define CAN0_ID8                                 CAN_ID_REG(CAN0,8)</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define CAN0_WORD08                              CAN_WORD0_REG(CAN0,8)</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define CAN0_WORD18                              CAN_WORD1_REG(CAN0,8)</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define CAN0_CS9                                 CAN_CS_REG(CAN0,9)</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define CAN0_ID9                                 CAN_ID_REG(CAN0,9)</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define CAN0_WORD09                              CAN_WORD0_REG(CAN0,9)</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define CAN0_WORD19                              CAN_WORD1_REG(CAN0,9)</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define CAN0_CS10                                CAN_CS_REG(CAN0,10)</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define CAN0_ID10                                CAN_ID_REG(CAN0,10)</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define CAN0_WORD010                             CAN_WORD0_REG(CAN0,10)</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define CAN0_WORD110                             CAN_WORD1_REG(CAN0,10)</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define CAN0_CS11                                CAN_CS_REG(CAN0,11)</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define CAN0_ID11                                CAN_ID_REG(CAN0,11)</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define CAN0_WORD011                             CAN_WORD0_REG(CAN0,11)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define CAN0_WORD111                             CAN_WORD1_REG(CAN0,11)</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define CAN0_CS12                                CAN_CS_REG(CAN0,12)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define CAN0_ID12                                CAN_ID_REG(CAN0,12)</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define CAN0_WORD012                             CAN_WORD0_REG(CAN0,12)</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define CAN0_WORD112                             CAN_WORD1_REG(CAN0,12)</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define CAN0_CS13                                CAN_CS_REG(CAN0,13)</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define CAN0_ID13                                CAN_ID_REG(CAN0,13)</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define CAN0_WORD013                             CAN_WORD0_REG(CAN0,13)</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define CAN0_WORD113                             CAN_WORD1_REG(CAN0,13)</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define CAN0_CS14                                CAN_CS_REG(CAN0,14)</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define CAN0_ID14                                CAN_ID_REG(CAN0,14)</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define CAN0_WORD014                             CAN_WORD0_REG(CAN0,14)</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define CAN0_WORD114                             CAN_WORD1_REG(CAN0,14)</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define CAN0_CS15                                CAN_CS_REG(CAN0,15)</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define CAN0_ID15                                CAN_ID_REG(CAN0,15)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define CAN0_WORD015                             CAN_WORD0_REG(CAN0,15)</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define CAN0_WORD115                             CAN_WORD1_REG(CAN0,15)</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define CAN0_RXIMR0                              CAN_RXIMR_REG(CAN0,0)</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define CAN0_RXIMR1                              CAN_RXIMR_REG(CAN0,1)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define CAN0_RXIMR2                              CAN_RXIMR_REG(CAN0,2)</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define CAN0_RXIMR3                              CAN_RXIMR_REG(CAN0,3)</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define CAN0_RXIMR4                              CAN_RXIMR_REG(CAN0,4)</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define CAN0_RXIMR5                              CAN_RXIMR_REG(CAN0,5)</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define CAN0_RXIMR6                              CAN_RXIMR_REG(CAN0,6)</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define CAN0_RXIMR7                              CAN_RXIMR_REG(CAN0,7)</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define CAN0_RXIMR8                              CAN_RXIMR_REG(CAN0,8)</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define CAN0_RXIMR9                              CAN_RXIMR_REG(CAN0,9)</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define CAN0_RXIMR10                             CAN_RXIMR_REG(CAN0,10)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define CAN0_RXIMR11                             CAN_RXIMR_REG(CAN0,11)</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define CAN0_RXIMR12                             CAN_RXIMR_REG(CAN0,12)</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define CAN0_RXIMR13                             CAN_RXIMR_REG(CAN0,13)</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define CAN0_RXIMR14                             CAN_RXIMR_REG(CAN0,14)</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define CAN0_RXIMR15                             CAN_RXIMR_REG(CAN0,15)</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">/* CAN - Register array accessors */</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define CAN0_CS(index)                           CAN_CS_REG(CAN0,index)</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define CAN0_ID(index)                           CAN_ID_REG(CAN0,index)</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define CAN0_WORD0(index)                        CAN_WORD0_REG(CAN0,index)</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define CAN0_WORD1(index)                        CAN_WORD1_REG(CAN0,index)</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define CAN0_RXIMR(index)                        CAN_RXIMR_REG(CAN0,index)</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">   -- CAU Peripheral Access Layer</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DIRECT[16];                        </div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;       uint8_t RESERVED_0[2048];</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CASR;                          </div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CAA;                           </div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CA[9];                         </div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;       uint8_t RESERVED_1[20];</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CASR;                          </div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CAA;                           </div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CA[9];                         </div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;       uint8_t RESERVED_2[20];</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CASR;                          </div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CAA;                           </div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CA[9];                         </div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;       uint8_t RESERVED_3[20];</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CASR;                         </div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CAA;                          </div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CA[9];                        </div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;       uint8_t RESERVED_4[84];</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CASR;                          </div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CAA;                           </div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CA[9];                         </div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;       uint8_t RESERVED_5[20];</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CASR;                         </div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CAA;                          </div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CA[9];                        </div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;       uint8_t RESERVED_6[276];</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CASR;                         </div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CAA;                          </div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CA[9];                        </div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;       uint8_t RESERVED_7[20];</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CASR;                        </div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CAA;                         </div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CA[9];                       </div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;} <a class="code" href="structCAU__Type.html">CAU_Type</a>, *<a class="code" href="structCAU__Type.html">CAU_MemMapPtr</a>;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">   -- CAU - Register accessor macros</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">/* CAU - Register accessors */</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define CAU_DIRECT_REG(base,index)               ((base)-&gt;DIRECT[index])</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_REG(base)                   ((base)-&gt;LDR_CASR)</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_REG(base)                    ((base)-&gt;LDR_CAA)</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_REG(base,index)               ((base)-&gt;LDR_CA[index])</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_REG(base)                   ((base)-&gt;STR_CASR)</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_REG(base)                    ((base)-&gt;STR_CAA)</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define CAU_STR_CA_REG(base,index)               ((base)-&gt;STR_CA[index])</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_REG(base)                   ((base)-&gt;ADR_CASR)</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_REG(base)                    ((base)-&gt;ADR_CAA)</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_REG(base,index)               ((base)-&gt;ADR_CA[index])</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_REG(base)                  ((base)-&gt;RADR_CASR)</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_REG(base)                   ((base)-&gt;RADR_CAA)</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_REG(base,index)              ((base)-&gt;RADR_CA[index])</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_REG(base)                   ((base)-&gt;XOR_CASR)</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_REG(base)                    ((base)-&gt;XOR_CAA)</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_REG(base,index)               ((base)-&gt;XOR_CA[index])</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_REG(base)                  ((base)-&gt;ROTL_CASR)</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_REG(base)                   ((base)-&gt;ROTL_CAA)</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_REG(base,index)              ((base)-&gt;ROTL_CA[index])</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_REG(base)                  ((base)-&gt;AESC_CASR)</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_REG(base)                   ((base)-&gt;AESC_CAA)</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_REG(base,index)              ((base)-&gt;AESC_CA[index])</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_REG(base)                 ((base)-&gt;AESIC_CASR)</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_REG(base)                  ((base)-&gt;AESIC_CAA)</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_REG(base,index)             ((base)-&gt;AESIC_CA[index])</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160; <span class="comment">/* end of group CAU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">   -- CAU Register Masks</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">/* DIRECT Bit Fields */</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_SHIFT             0</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT0_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT0_MASK)</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_SHIFT             0</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT1_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT1_MASK)</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_SHIFT             0</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT2_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT2_MASK)</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_SHIFT             0</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT3_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT3_MASK)</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_SHIFT             0</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT4_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT4_MASK)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_SHIFT             0</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT5_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT5_MASK)</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_SHIFT             0</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT6_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT6_MASK)</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_SHIFT             0</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT7_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT7_MASK)</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_SHIFT             0</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT8_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT8_MASK)</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_SHIFT             0</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT9_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT9_MASK)</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_SHIFT            0</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT10_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT10_MASK)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_SHIFT            0</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT11_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT11_MASK)</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_SHIFT            0</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT12_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT12_MASK)</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_SHIFT            0</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT13_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT13_MASK)</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_SHIFT            0</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT14_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT14_MASK)</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_SHIFT            0</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT15_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT15_MASK)</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">/* LDR_CASR Bit Fields */</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CASR_VER_SHIFT))&amp;CAU_LDR_CASR_VER_MASK)</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">/* LDR_CAA Bit Fields */</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CAA_ACC_SHIFT))&amp;CAU_LDR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">/* LDR_CA Bit Fields */</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA0_SHIFT))&amp;CAU_LDR_CA_CA0_MASK)</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA1_SHIFT))&amp;CAU_LDR_CA_CA1_MASK)</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA2_SHIFT))&amp;CAU_LDR_CA_CA2_MASK)</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA3_SHIFT))&amp;CAU_LDR_CA_CA3_MASK)</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA4_SHIFT))&amp;CAU_LDR_CA_CA4_MASK)</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA5_SHIFT))&amp;CAU_LDR_CA_CA5_MASK)</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA6_SHIFT))&amp;CAU_LDR_CA_CA6_MASK)</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA7_SHIFT))&amp;CAU_LDR_CA_CA7_MASK)</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA8_SHIFT))&amp;CAU_LDR_CA_CA8_MASK)</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">/* STR_CASR Bit Fields */</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CASR_VER_SHIFT))&amp;CAU_STR_CASR_VER_MASK)</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">/* STR_CAA Bit Fields */</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CAA_ACC_SHIFT))&amp;CAU_STR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">/* STR_CA Bit Fields */</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA0_SHIFT))&amp;CAU_STR_CA_CA0_MASK)</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA1_SHIFT))&amp;CAU_STR_CA_CA1_MASK)</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA2_SHIFT))&amp;CAU_STR_CA_CA2_MASK)</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA3_SHIFT))&amp;CAU_STR_CA_CA3_MASK)</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA4_SHIFT))&amp;CAU_STR_CA_CA4_MASK)</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA5_SHIFT))&amp;CAU_STR_CA_CA5_MASK)</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA6_SHIFT))&amp;CAU_STR_CA_CA6_MASK)</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA7_SHIFT))&amp;CAU_STR_CA_CA7_MASK)</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA8_SHIFT))&amp;CAU_STR_CA_CA8_MASK)</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/* ADR_CASR Bit Fields */</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CASR_VER_SHIFT))&amp;CAU_ADR_CASR_VER_MASK)</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment">/* ADR_CAA Bit Fields */</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CAA_ACC_SHIFT))&amp;CAU_ADR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">/* ADR_CA Bit Fields */</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA0_SHIFT))&amp;CAU_ADR_CA_CA0_MASK)</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA1_SHIFT))&amp;CAU_ADR_CA_CA1_MASK)</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA2_SHIFT))&amp;CAU_ADR_CA_CA2_MASK)</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA3_SHIFT))&amp;CAU_ADR_CA_CA3_MASK)</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA4_SHIFT))&amp;CAU_ADR_CA_CA4_MASK)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA5_SHIFT))&amp;CAU_ADR_CA_CA5_MASK)</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA6_SHIFT))&amp;CAU_ADR_CA_CA6_MASK)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA7_SHIFT))&amp;CAU_ADR_CA_CA7_MASK)</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA8_SHIFT))&amp;CAU_ADR_CA_CA8_MASK)</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">/* RADR_CASR Bit Fields */</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CASR_VER_SHIFT))&amp;CAU_RADR_CASR_VER_MASK)</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">/* RADR_CAA Bit Fields */</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC_SHIFT                   0</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CAA_ACC_SHIFT))&amp;CAU_RADR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">/* RADR_CA Bit Fields */</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0_SHIFT                    0</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA0_SHIFT))&amp;CAU_RADR_CA_CA0_MASK)</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1_SHIFT                    0</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA1_SHIFT))&amp;CAU_RADR_CA_CA1_MASK)</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2_SHIFT                    0</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA2_SHIFT))&amp;CAU_RADR_CA_CA2_MASK)</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3_SHIFT                    0</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA3_SHIFT))&amp;CAU_RADR_CA_CA3_MASK)</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4_SHIFT                    0</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA4_SHIFT))&amp;CAU_RADR_CA_CA4_MASK)</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5_SHIFT                    0</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA5_SHIFT))&amp;CAU_RADR_CA_CA5_MASK)</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6_SHIFT                    0</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA6_SHIFT))&amp;CAU_RADR_CA_CA6_MASK)</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7_SHIFT                    0</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA7_SHIFT))&amp;CAU_RADR_CA_CA7_MASK)</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8_SHIFT                    0</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA8_SHIFT))&amp;CAU_RADR_CA_CA8_MASK)</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">/* XOR_CASR Bit Fields */</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CASR_VER_SHIFT))&amp;CAU_XOR_CASR_VER_MASK)</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">/* XOR_CAA Bit Fields */</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CAA_ACC_SHIFT))&amp;CAU_XOR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">/* XOR_CA Bit Fields */</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA0_SHIFT))&amp;CAU_XOR_CA_CA0_MASK)</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA1_SHIFT))&amp;CAU_XOR_CA_CA1_MASK)</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA2_SHIFT))&amp;CAU_XOR_CA_CA2_MASK)</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA3_SHIFT))&amp;CAU_XOR_CA_CA3_MASK)</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA4_SHIFT))&amp;CAU_XOR_CA_CA4_MASK)</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA5_SHIFT))&amp;CAU_XOR_CA_CA5_MASK)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA6_SHIFT))&amp;CAU_XOR_CA_CA6_MASK)</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA7_SHIFT))&amp;CAU_XOR_CA_CA7_MASK)</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA8_SHIFT))&amp;CAU_XOR_CA_CA8_MASK)</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">/* ROTL_CASR Bit Fields */</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CASR_VER_SHIFT))&amp;CAU_ROTL_CASR_VER_MASK)</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">/* ROTL_CAA Bit Fields */</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC_SHIFT                   0</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CAA_ACC_SHIFT))&amp;CAU_ROTL_CAA_ACC_MASK)</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">/* ROTL_CA Bit Fields */</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0_SHIFT                    0</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA0_SHIFT))&amp;CAU_ROTL_CA_CA0_MASK)</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1_SHIFT                    0</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA1_SHIFT))&amp;CAU_ROTL_CA_CA1_MASK)</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2_SHIFT                    0</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA2_SHIFT))&amp;CAU_ROTL_CA_CA2_MASK)</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3_SHIFT                    0</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA3_SHIFT))&amp;CAU_ROTL_CA_CA3_MASK)</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4_SHIFT                    0</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA4_SHIFT))&amp;CAU_ROTL_CA_CA4_MASK)</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5_SHIFT                    0</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA5_SHIFT))&amp;CAU_ROTL_CA_CA5_MASK)</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6_SHIFT                    0</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA6_SHIFT))&amp;CAU_ROTL_CA_CA6_MASK)</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7_SHIFT                    0</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA7_SHIFT))&amp;CAU_ROTL_CA_CA7_MASK)</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8_SHIFT                    0</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA8_SHIFT))&amp;CAU_ROTL_CA_CA8_MASK)</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">/* AESC_CASR Bit Fields */</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CASR_VER_SHIFT))&amp;CAU_AESC_CASR_VER_MASK)</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">/* AESC_CAA Bit Fields */</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC_SHIFT                   0</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CAA_ACC_SHIFT))&amp;CAU_AESC_CAA_ACC_MASK)</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">/* AESC_CA Bit Fields */</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0_SHIFT                    0</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA0_SHIFT))&amp;CAU_AESC_CA_CA0_MASK)</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1_SHIFT                    0</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA1_SHIFT))&amp;CAU_AESC_CA_CA1_MASK)</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2_SHIFT                    0</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA2_SHIFT))&amp;CAU_AESC_CA_CA2_MASK)</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3_SHIFT                    0</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA3_SHIFT))&amp;CAU_AESC_CA_CA3_MASK)</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4_SHIFT                    0</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA4_SHIFT))&amp;CAU_AESC_CA_CA4_MASK)</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5_SHIFT                    0</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA5_SHIFT))&amp;CAU_AESC_CA_CA5_MASK)</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6_SHIFT                    0</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA6_SHIFT))&amp;CAU_AESC_CA_CA6_MASK)</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7_SHIFT                    0</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA7_SHIFT))&amp;CAU_AESC_CA_CA7_MASK)</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8_SHIFT                    0</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA8_SHIFT))&amp;CAU_AESC_CA_CA8_MASK)</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">/* AESIC_CASR Bit Fields */</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   0x1u</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  0</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  0x2u</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 1</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  0xF0000000u</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 28</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CASR_VER_SHIFT))&amp;CAU_AESIC_CASR_VER_MASK)</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">/* AESIC_CAA Bit Fields */</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC_SHIFT                  0</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CAA_ACC_SHIFT))&amp;CAU_AESIC_CAA_ACC_MASK)</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">/* AESIC_CA Bit Fields */</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0_SHIFT                   0</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA0_SHIFT))&amp;CAU_AESIC_CA_CA0_MASK)</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1_SHIFT                   0</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA1_SHIFT))&amp;CAU_AESIC_CA_CA1_MASK)</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2_SHIFT                   0</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA2_SHIFT))&amp;CAU_AESIC_CA_CA2_MASK)</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3_SHIFT                   0</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA3_SHIFT))&amp;CAU_AESIC_CA_CA3_MASK)</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4_SHIFT                   0</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA4_SHIFT))&amp;CAU_AESIC_CA_CA4_MASK)</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5_SHIFT                   0</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA5_SHIFT))&amp;CAU_AESIC_CA_CA5_MASK)</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6_SHIFT                   0</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA6_SHIFT))&amp;CAU_AESIC_CA_CA6_MASK)</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7_SHIFT                   0</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA7_SHIFT))&amp;CAU_AESIC_CA_CA7_MASK)</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8_SHIFT                   0</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA8_SHIFT))&amp;CAU_AESIC_CA_CA8_MASK)</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160; <span class="comment">/* end of group CAU_Register_Masks */</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">/* CAU - Peripheral instance base addresses */</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__CAU__Peripheral__Access__Layer.html#ga4bae7acee3c09ef910c11c3536bbbbc1"> 2799</a></span>&#160;<span class="preprocessor">#define CAU_BASE                                 (0xE0081000u)</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__CAU__Peripheral__Access__Layer.html#ga0e3e4bb9b7bb5ef30b07e8925c56b950"> 2801</a></span>&#160;<span class="preprocessor">#define CAU                                      ((CAU_Type *)CAU_BASE)</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define CAU_BASE_PTR                             (CAU)</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group__CAU__Peripheral__Access__Layer.html#ga93a57ce0e99e2ff0985950f9452b5777"> 2804</a></span>&#160;<span class="preprocessor">#define CAU_BASE_ADDRS                           { CAU_BASE }</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__CAU__Peripheral__Access__Layer.html#gaadc82a2eed7dcf40fa9a17abe0f2ff6e"> 2806</a></span>&#160;<span class="preprocessor">#define CAU_BASE_PTRS                            { CAU }</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">   -- CAU - Register accessor macros</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">/* CAU - Register instance definitions */</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/* CAU */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define CAU_DIRECT0                              CAU_DIRECT_REG(CAU,0)</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define CAU_DIRECT1                              CAU_DIRECT_REG(CAU,1)</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define CAU_DIRECT2                              CAU_DIRECT_REG(CAU,2)</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define CAU_DIRECT3                              CAU_DIRECT_REG(CAU,3)</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define CAU_DIRECT4                              CAU_DIRECT_REG(CAU,4)</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define CAU_DIRECT5                              CAU_DIRECT_REG(CAU,5)</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define CAU_DIRECT6                              CAU_DIRECT_REG(CAU,6)</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define CAU_DIRECT7                              CAU_DIRECT_REG(CAU,7)</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define CAU_DIRECT8                              CAU_DIRECT_REG(CAU,8)</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define CAU_DIRECT9                              CAU_DIRECT_REG(CAU,9)</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define CAU_DIRECT10                             CAU_DIRECT_REG(CAU,10)</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define CAU_DIRECT11                             CAU_DIRECT_REG(CAU,11)</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define CAU_DIRECT12                             CAU_DIRECT_REG(CAU,12)</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define CAU_DIRECT13                             CAU_DIRECT_REG(CAU,13)</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define CAU_DIRECT14                             CAU_DIRECT_REG(CAU,14)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define CAU_DIRECT15                             CAU_DIRECT_REG(CAU,15)</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR                             CAU_LDR_CASR_REG(CAU)</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA                              CAU_LDR_CAA_REG(CAU)</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define CAU_LDR_CA0                              CAU_LDR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define CAU_LDR_CA1                              CAU_LDR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define CAU_LDR_CA2                              CAU_LDR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define CAU_LDR_CA3                              CAU_LDR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define CAU_LDR_CA4                              CAU_LDR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define CAU_LDR_CA5                              CAU_LDR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define CAU_LDR_CA6                              CAU_LDR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define CAU_LDR_CA7                              CAU_LDR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define CAU_LDR_CA8                              CAU_LDR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define CAU_STR_CASR                             CAU_STR_CASR_REG(CAU)</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define CAU_STR_CAA                              CAU_STR_CAA_REG(CAU)</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define CAU_STR_CA0                              CAU_STR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define CAU_STR_CA1                              CAU_STR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define CAU_STR_CA2                              CAU_STR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define CAU_STR_CA3                              CAU_STR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define CAU_STR_CA4                              CAU_STR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define CAU_STR_CA5                              CAU_STR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define CAU_STR_CA6                              CAU_STR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define CAU_STR_CA7                              CAU_STR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define CAU_STR_CA8                              CAU_STR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR                             CAU_ADR_CASR_REG(CAU)</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA                              CAU_ADR_CAA_REG(CAU)</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define CAU_ADR_CA0                              CAU_ADR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define CAU_ADR_CA1                              CAU_ADR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define CAU_ADR_CA2                              CAU_ADR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define CAU_ADR_CA3                              CAU_ADR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define CAU_ADR_CA4                              CAU_ADR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define CAU_ADR_CA5                              CAU_ADR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define CAU_ADR_CA6                              CAU_ADR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define CAU_ADR_CA7                              CAU_ADR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define CAU_ADR_CA8                              CAU_ADR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR                            CAU_RADR_CASR_REG(CAU)</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA                             CAU_RADR_CAA_REG(CAU)</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define CAU_RADR_CA0                             CAU_RADR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define CAU_RADR_CA1                             CAU_RADR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define CAU_RADR_CA2                             CAU_RADR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define CAU_RADR_CA3                             CAU_RADR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define CAU_RADR_CA4                             CAU_RADR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define CAU_RADR_CA5                             CAU_RADR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define CAU_RADR_CA6                             CAU_RADR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define CAU_RADR_CA7                             CAU_RADR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define CAU_RADR_CA8                             CAU_RADR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR                             CAU_XOR_CASR_REG(CAU)</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA                              CAU_XOR_CAA_REG(CAU)</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define CAU_XOR_CA0                              CAU_XOR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define CAU_XOR_CA1                              CAU_XOR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define CAU_XOR_CA2                              CAU_XOR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define CAU_XOR_CA3                              CAU_XOR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define CAU_XOR_CA4                              CAU_XOR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define CAU_XOR_CA5                              CAU_XOR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define CAU_XOR_CA6                              CAU_XOR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define CAU_XOR_CA7                              CAU_XOR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define CAU_XOR_CA8                              CAU_XOR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR                            CAU_ROTL_CASR_REG(CAU)</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA                             CAU_ROTL_CAA_REG(CAU)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA0                             CAU_ROTL_CA_REG(CAU,0)</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA1                             CAU_ROTL_CA_REG(CAU,1)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA2                             CAU_ROTL_CA_REG(CAU,2)</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA3                             CAU_ROTL_CA_REG(CAU,3)</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA4                             CAU_ROTL_CA_REG(CAU,4)</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA5                             CAU_ROTL_CA_REG(CAU,5)</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA6                             CAU_ROTL_CA_REG(CAU,6)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA7                             CAU_ROTL_CA_REG(CAU,7)</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA8                             CAU_ROTL_CA_REG(CAU,8)</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR                            CAU_AESC_CASR_REG(CAU)</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA                             CAU_AESC_CAA_REG(CAU)</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define CAU_AESC_CA0                             CAU_AESC_CA_REG(CAU,0)</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define CAU_AESC_CA1                             CAU_AESC_CA_REG(CAU,1)</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define CAU_AESC_CA2                             CAU_AESC_CA_REG(CAU,2)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define CAU_AESC_CA3                             CAU_AESC_CA_REG(CAU,3)</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define CAU_AESC_CA4                             CAU_AESC_CA_REG(CAU,4)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define CAU_AESC_CA5                             CAU_AESC_CA_REG(CAU,5)</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define CAU_AESC_CA6                             CAU_AESC_CA_REG(CAU,6)</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define CAU_AESC_CA7                             CAU_AESC_CA_REG(CAU,7)</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define CAU_AESC_CA8                             CAU_AESC_CA_REG(CAU,8)</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR                           CAU_AESIC_CASR_REG(CAU)</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA                            CAU_AESIC_CAA_REG(CAU)</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA0                            CAU_AESIC_CA_REG(CAU,0)</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA1                            CAU_AESIC_CA_REG(CAU,1)</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA2                            CAU_AESIC_CA_REG(CAU,2)</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA3                            CAU_AESIC_CA_REG(CAU,3)</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA4                            CAU_AESIC_CA_REG(CAU,4)</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA5                            CAU_AESIC_CA_REG(CAU,5)</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA6                            CAU_AESIC_CA_REG(CAU,6)</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA7                            CAU_AESIC_CA_REG(CAU,7)</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA8                            CAU_AESIC_CA_REG(CAU,8)</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">/* CAU - Register array accessors */</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define CAU_DIRECT(index)                        CAU_DIRECT_REG(CAU,index)</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define CAU_LDR_CA(index)                        CAU_LDR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define CAU_STR_CA(index)                        CAU_STR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define CAU_ADR_CA(index)                        CAU_ADR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define CAU_RADR_CA(index)                       CAU_RADR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define CAU_XOR_CA(index)                        CAU_XOR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA(index)                       CAU_ROTL_CA_REG(CAU,index)</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define CAU_AESC_CA(index)                       CAU_AESC_CA_REG(CAU,index)</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA(index)                      CAU_AESIC_CA_REG(CAU,index)</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160; <span class="comment">/* end of group CAU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; <span class="comment">/* end of group CAU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR0;                                </div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR1;                                </div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPR;                                </div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SCR;                                </div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DACCR;                              </div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MUXCR;                              </div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;} <a class="code" href="structCMP__Type.html">CMP_Type</a>, *<a class="code" href="structCMP__Type.html">CMP_MemMapPtr</a>;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 3061</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 3063</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            (CMP0)</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga890dc341ab8c2c9f71f9840cda07b9cb"> 3066</a></span>&#160;<span class="preprocessor">#define CMP1_BASE                                (0x40073008u)</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga4feda05828d32e7b657d871ccf105538"> 3068</a></span>&#160;<span class="preprocessor">#define CMP1                                     ((CMP_Type *)CMP1_BASE)</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define CMP1_BASE_PTR                            (CMP1)</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga7e986bf6335f75207120a0ee5b84d1c6"> 3071</a></span>&#160;<span class="preprocessor">#define CMP2_BASE                                (0x40073010u)</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga023ff9e161b651f7f47e0457fe0c1fcb"> 3073</a></span>&#160;<span class="preprocessor">#define CMP2                                     ((CMP_Type *)CMP2_BASE)</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define CMP2_BASE_PTR                            (CMP2)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 3076</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE, CMP1_BASE, CMP2_BASE }</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#gacc69654296499d45b2060956a3c8e97f"> 3078</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0, CMP1, CMP2 }</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 3080</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn, CMP1_IRQn, CMP2_IRQn }</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0)</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0)</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0)</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0)</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0)</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0)</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">/* CMP1 */</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define CMP1_CR0                                 CMP_CR0_REG(CMP1)</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define CMP1_CR1                                 CMP_CR1_REG(CMP1)</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define CMP1_FPR                                 CMP_FPR_REG(CMP1)</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define CMP1_SCR                                 CMP_SCR_REG(CMP1)</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define CMP1_DACCR                               CMP_DACCR_REG(CMP1)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define CMP1_MUXCR                               CMP_MUXCR_REG(CMP1)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">/* CMP2 */</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define CMP2_CR0                                 CMP_CR0_REG(CMP2)</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define CMP2_CR1                                 CMP_CR1_REG(CMP2)</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define CMP2_FPR                                 CMP_FPR_REG(CMP2)</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define CMP2_SCR                                 CMP_SCR_REG(CMP2)</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define CMP2_DACCR                               CMP_DACCR_REG(CMP2)</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define CMP2_MUXCR                               CMP_MUXCR_REG(CMP2)</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">   -- CMT Peripheral Access Layer</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH1;                               </div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL1;                               </div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH2;                               </div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL2;                               </div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OC;                                 </div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MSC;                                </div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD1;                               </div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD2;                               </div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD3;                               </div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD4;                               </div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PPS;                                </div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA;                                </div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;} <a class="code" href="structCMT__Type.html">CMT_Type</a>, *<a class="code" href="structCMT__Type.html">CMT_MemMapPtr</a>;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">/* CMT - Register accessors */</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define CMT_CGH1_REG(base)                       ((base)-&gt;CGH1)</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define CMT_CGL1_REG(base)                       ((base)-&gt;CGL1)</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define CMT_CGH2_REG(base)                       ((base)-&gt;CGH2)</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define CMT_CGL2_REG(base)                       ((base)-&gt;CGL2)</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define CMT_OC_REG(base)                         ((base)-&gt;OC)</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define CMT_MSC_REG(base)                        ((base)-&gt;MSC)</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define CMT_CMD1_REG(base)                       ((base)-&gt;CMD1)</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define CMT_CMD2_REG(base)                       ((base)-&gt;CMD2)</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define CMT_CMD3_REG(base)                       ((base)-&gt;CMD3)</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define CMT_CMD4_REG(base)                       ((base)-&gt;CMD4)</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define CMT_PPS_REG(base)                        ((base)-&gt;PPS)</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define CMT_DMA_REG(base)                        ((base)-&gt;DMA)</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">   -- CMT Register Masks</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">/* CGL1 Bit Fields */</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">/* CGH2 Bit Fields */</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">/* CGL2 Bit Fields */</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment">/* OC Bit Fields */</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">/* MSC Bit Fields */</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment">/* CMD3 Bit Fields */</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">/* CMD4 Bit Fields */</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">/* PPS Bit Fields */</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">/* DMA Bit Fields */</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group__CMT__Peripheral__Access__Layer.html#ga53e160517651b4460f52bf43fe1e197a"> 3258</a></span>&#160;<span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group__CMT__Peripheral__Access__Layer.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 3260</a></span>&#160;<span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define CMT_BASE_PTR                             (CMT)</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__CMT__Peripheral__Access__Layer.html#gad5658ec1717cf6b1a031581da622b98c"> 3263</a></span>&#160;<span class="preprocessor">#define CMT_BASE_ADDRS                           { CMT_BASE }</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group__CMT__Peripheral__Access__Layer.html#gad58e606f11af35440c1b77ff05b55874"> 3265</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTRS                            { CMT }</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group__CMT__Peripheral__Access__Layer.html#ga6ead37abf997ee35670a9464ae7858bb"> 3267</a></span>&#160;<span class="preprocessor">#define CMT_IRQS                                 { CMT_IRQn }</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">/* CMT - Register instance definitions */</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">/* CMT */</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define CMT_CGH1                                 CMT_CGH1_REG(CMT)</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define CMT_CGL1                                 CMT_CGL1_REG(CMT)</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define CMT_CGH2                                 CMT_CGH2_REG(CMT)</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define CMT_CGL2                                 CMT_CGL2_REG(CMT)</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define CMT_OC                                   CMT_OC_REG(CMT)</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define CMT_MSC                                  CMT_MSC_REG(CMT)</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define CMT_CMD1                                 CMT_CMD1_REG(CMT)</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define CMT_CMD2                                 CMT_CMD2_REG(CMT)</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define CMT_CMD3                                 CMT_CMD3_REG(CMT)</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define CMT_CMD4                                 CMT_CMD4_REG(CMT)</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define CMT_PPS                                  CMT_PPS_REG(CMT)</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define CMT_DMA                                  CMT_DMA_REG(CMT)</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160; <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAL;                             </div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAH;                             </div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;    } ACCESS16BIT;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA;                              </div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALL;                             </div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALU;                             </div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHL;                             </div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHU;                             </div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;    } ACCESS8BIT;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  };</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYL;                            </div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYH;                            </div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    } GPOLY_ACCESS16BIT;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPOLY;                             </div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLL;                            </div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLU;                            </div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHL;                            </div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHU;                            </div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;    } GPOLY_ACCESS8BIT;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;  };</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                              </div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;           uint8_t RESERVED_0[3];</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRLHU;                             </div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    } CTRL_ACCESS8BIT;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;  };</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;} <a class="code" href="structCRC__Type.html">CRC_Type</a>, *<a class="code" href="structCRC__Type.html">CRC_MemMapPtr</a>;</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">/* CRC - Register accessors */</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define CRC_DATAL_REG(base)                      ((base)-&gt;ACCESS16BIT.DATAL)</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define CRC_DATAH_REG(base)                      ((base)-&gt;ACCESS16BIT.DATAH)</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define CRC_DATA_REG(base)                       ((base)-&gt;DATA)</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define CRC_DATALL_REG(base)                     ((base)-&gt;ACCESS8BIT.DATALL)</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define CRC_DATALU_REG(base)                     ((base)-&gt;ACCESS8BIT.DATALU)</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define CRC_DATAHL_REG(base)                     ((base)-&gt;ACCESS8BIT.DATAHL)</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define CRC_DATAHU_REG(base)                     ((base)-&gt;ACCESS8BIT.DATAHU)</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYL)</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYH)</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define CRC_GPOLY_REG(base)                      ((base)-&gt;GPOLY)</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLL)</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLU)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHL)</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHU)</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define CRC_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_REG(base)                     ((base)-&gt;CTRL_ACCESS8BIT.CTRLHU)</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment">   -- CRC Register Masks</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/* DATAL Bit Fields */</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL_MASK                     0xFFFFu</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL_SHIFT                    0</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAL_DATAL_SHIFT))&amp;CRC_DATAL_DATAL_MASK)</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">/* DATAH Bit Fields */</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH_MASK                     0xFFFFu</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH_SHIFT                    0</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAH_DATAH_SHIFT))&amp;CRC_DATAH_DATAH_MASK)</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define CRC_DATA_LL_MASK                         0xFFu</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define CRC_DATA_LL_SHIFT                        0</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define CRC_DATA_LL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_LL_SHIFT))&amp;CRC_DATA_LL_MASK)</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define CRC_DATA_LU_MASK                         0xFF00u</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define CRC_DATA_LU_SHIFT                        8</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define CRC_DATA_LU(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_LU_SHIFT))&amp;CRC_DATA_LU_MASK)</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define CRC_DATA_HL_MASK                         0xFF0000u</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define CRC_DATA_HL_SHIFT                        16</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define CRC_DATA_HL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_HL_SHIFT))&amp;CRC_DATA_HL_MASK)</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define CRC_DATA_HU_MASK                         0xFF000000u</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define CRC_DATA_HU_SHIFT                        24</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define CRC_DATA_HU(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_HU_SHIFT))&amp;CRC_DATA_HU_MASK)</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">/* DATALL Bit Fields */</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL_MASK                   0xFFu</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL_SHIFT                  0</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATALL_DATALL_SHIFT))&amp;CRC_DATALL_DATALL_MASK)</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">/* DATALU Bit Fields */</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU_MASK                   0xFFu</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU_SHIFT                  0</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATALU_DATALU_SHIFT))&amp;CRC_DATALU_DATALU_MASK)</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="comment">/* DATAHL Bit Fields */</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL_MASK                   0xFFu</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL_SHIFT                  0</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAHL_DATAHL_SHIFT))&amp;CRC_DATAHL_DATAHL_MASK)</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">/* DATAHU Bit Fields */</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU_MASK                   0xFFu</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU_SHIFT                  0</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAHU_DATAHU_SHIFT))&amp;CRC_DATAHU_DATAHU_MASK)</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">/* GPOLYL Bit Fields */</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">/* GPOLYH Bit Fields */</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">/* GPOLYLL Bit Fields */</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">/* GPOLYLU Bit Fields */</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">/* GPOLYHL Bit Fields */</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">/* GPOLYHU Bit Fields */</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">/* CTRLHU Bit Fields */</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group__CRC__Peripheral__Access__Layer.html#ga656a447589e785594cbf2f45c835ad7e"> 3494</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;</div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group__CRC__Peripheral__Access__Layer.html#ga63a00bd3e91184e000bd4dcf87c539f9"> 3496</a></span>&#160;<span class="preprocessor">#define CRC0                                     ((CRC_Type *)CRC_BASE)</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define CRC_BASE_PTR                             (CRC0)</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;</div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group__CRC__Peripheral__Access__Layer.html#ga588ae3592324fa73ed599a467515c05e"> 3499</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;</div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group__CRC__Peripheral__Access__Layer.html#ga0532d18a8549a09065845e5210ca6876"> 3501</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC0 }</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">/* CRC - Register instance definitions */</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">/* CRC */</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define CRC_DATA                                 CRC_DATA_REG(CRC0)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define CRC_DATAL                                CRC_DATAL_REG(CRC0)</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define CRC_DATALL                               CRC_DATALL_REG(CRC0)</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define CRC_DATALU                               CRC_DATALU_REG(CRC0)</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define CRC_DATAH                                CRC_DATAH_REG(CRC0)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define CRC_DATAHL                               CRC_DATAHL_REG(CRC0)</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define CRC_DATAHU                               CRC_DATAHU_REG(CRC0)</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define CRC_GPOLY                                CRC_GPOLY_REG(CRC0)</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define CRC_GPOLYL                               CRC_GPOLYL_REG(CRC0)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL                              CRC_GPOLYLL_REG(CRC0)</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU                              CRC_GPOLYLU_REG(CRC0)</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define CRC_GPOLYH                               CRC_GPOLYH_REG(CRC0)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL                              CRC_GPOLYHL_REG(CRC0)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU                              CRC_GPOLYHU_REG(CRC0)</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define CRC_CTRL                                 CRC_CTRL_REG(CRC0)</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define CRC_CTRLHU                               CRC_CTRLHU_REG(CRC0)</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATL;                               </div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATH;                               </div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;  } DAT[16];</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SR;                                 </div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C0;                                 </div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;} <a class="code" href="structDAC__Type.html">DAC_Type</a>, *<a class="code" href="structDAC__Type.html">DAC_MemMapPtr</a>;</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gada12ca8452e773fd8f38041872934efc"> 3653</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x400CC000u)</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gadfe0025fe66918c644e110c3b055c955"> 3655</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            (DAC0)</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;</div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#ga3383b83a296ce0a5386a0d94195e8a99"> 3658</a></span>&#160;<span class="preprocessor">#define DAC1_BASE                                (0x400CD000u)</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gaffb5ff8779fa698f3c7165a617d56e4f"> 3660</a></span>&#160;<span class="preprocessor">#define DAC1                                     ((DAC_Type *)DAC1_BASE)</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define DAC1_BASE_PTR                            (DAC1)</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#ga2e056d497cd21aa7a51e188e005e9b37"> 3663</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE, DAC1_BASE }</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gab47690040e4d63adc4f324358c27157a"> 3665</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0, DAC1 }</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;</div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gac003cc87c636841f96fbf9084f536c43"> 3667</a></span>&#160;<span class="preprocessor">#define DAC_IRQS                                 { DAC0_IRQn, DAC1_IRQn }</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0,0)</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0,0)</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0,1)</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0,1)</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define DAC0_DAT2L                               DAC_DATL_REG(DAC0,2)</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define DAC0_DAT2H                               DAC_DATH_REG(DAC0,2)</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define DAC0_DAT3L                               DAC_DATL_REG(DAC0,3)</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define DAC0_DAT3H                               DAC_DATH_REG(DAC0,3)</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define DAC0_DAT4L                               DAC_DATL_REG(DAC0,4)</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define DAC0_DAT4H                               DAC_DATH_REG(DAC0,4)</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define DAC0_DAT5L                               DAC_DATL_REG(DAC0,5)</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define DAC0_DAT5H                               DAC_DATH_REG(DAC0,5)</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define DAC0_DAT6L                               DAC_DATL_REG(DAC0,6)</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define DAC0_DAT6H                               DAC_DATH_REG(DAC0,6)</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define DAC0_DAT7L                               DAC_DATL_REG(DAC0,7)</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define DAC0_DAT7H                               DAC_DATH_REG(DAC0,7)</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define DAC0_DAT8L                               DAC_DATL_REG(DAC0,8)</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define DAC0_DAT8H                               DAC_DATH_REG(DAC0,8)</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define DAC0_DAT9L                               DAC_DATL_REG(DAC0,9)</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define DAC0_DAT9H                               DAC_DATH_REG(DAC0,9)</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define DAC0_DAT10L                              DAC_DATL_REG(DAC0,10)</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define DAC0_DAT10H                              DAC_DATH_REG(DAC0,10)</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define DAC0_DAT11L                              DAC_DATL_REG(DAC0,11)</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define DAC0_DAT11H                              DAC_DATH_REG(DAC0,11)</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define DAC0_DAT12L                              DAC_DATL_REG(DAC0,12)</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define DAC0_DAT12H                              DAC_DATH_REG(DAC0,12)</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define DAC0_DAT13L                              DAC_DATL_REG(DAC0,13)</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define DAC0_DAT13H                              DAC_DATH_REG(DAC0,13)</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define DAC0_DAT14L                              DAC_DATL_REG(DAC0,14)</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define DAC0_DAT14H                              DAC_DATH_REG(DAC0,14)</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define DAC0_DAT15L                              DAC_DATL_REG(DAC0,15)</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define DAC0_DAT15H                              DAC_DATH_REG(DAC0,15)</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0)</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0)</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0)</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0)</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">/* DAC1 */</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define DAC1_DAT0L                               DAC_DATL_REG(DAC1,0)</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define DAC1_DAT0H                               DAC_DATH_REG(DAC1,0)</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define DAC1_DAT1L                               DAC_DATL_REG(DAC1,1)</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define DAC1_DAT1H                               DAC_DATH_REG(DAC1,1)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define DAC1_DAT2L                               DAC_DATL_REG(DAC1,2)</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define DAC1_DAT2H                               DAC_DATH_REG(DAC1,2)</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define DAC1_DAT3L                               DAC_DATL_REG(DAC1,3)</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define DAC1_DAT3H                               DAC_DATH_REG(DAC1,3)</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define DAC1_DAT4L                               DAC_DATL_REG(DAC1,4)</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define DAC1_DAT4H                               DAC_DATH_REG(DAC1,4)</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define DAC1_DAT5L                               DAC_DATL_REG(DAC1,5)</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define DAC1_DAT5H                               DAC_DATH_REG(DAC1,5)</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define DAC1_DAT6L                               DAC_DATL_REG(DAC1,6)</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define DAC1_DAT6H                               DAC_DATH_REG(DAC1,6)</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define DAC1_DAT7L                               DAC_DATL_REG(DAC1,7)</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define DAC1_DAT7H                               DAC_DATH_REG(DAC1,7)</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define DAC1_DAT8L                               DAC_DATL_REG(DAC1,8)</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define DAC1_DAT8H                               DAC_DATH_REG(DAC1,8)</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define DAC1_DAT9L                               DAC_DATL_REG(DAC1,9)</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define DAC1_DAT9H                               DAC_DATH_REG(DAC1,9)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define DAC1_DAT10L                              DAC_DATL_REG(DAC1,10)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define DAC1_DAT10H                              DAC_DATH_REG(DAC1,10)</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define DAC1_DAT11L                              DAC_DATL_REG(DAC1,11)</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define DAC1_DAT11H                              DAC_DATH_REG(DAC1,11)</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define DAC1_DAT12L                              DAC_DATL_REG(DAC1,12)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define DAC1_DAT12H                              DAC_DATH_REG(DAC1,12)</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define DAC1_DAT13L                              DAC_DATL_REG(DAC1,13)</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define DAC1_DAT13H                              DAC_DATH_REG(DAC1,13)</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define DAC1_DAT14L                              DAC_DATL_REG(DAC1,14)</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define DAC1_DAT14H                              DAC_DATH_REG(DAC1,14)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define DAC1_DAT15L                              DAC_DATL_REG(DAC1,15)</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define DAC1_DAT15H                              DAC_DATH_REG(DAC1,15)</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define DAC1_SR                                  DAC_SR_REG(DAC1)</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define DAC1_C0                                  DAC_C0_REG(DAC1)</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define DAC1_C1                                  DAC_C1_REG(DAC1)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define DAC1_C2                                  DAC_C2_REG(DAC1)</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0,index)</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define DAC1_DATL(index)                         DAC_DATL_REG(DAC1,index)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0,index)</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define DAC1_DATH(index)                         DAC_DATH_REG(DAC1,index)</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ES;                                </div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERQ;                               </div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEI;                               </div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CEEI;                               </div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SEEI;                               </div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERQ;                               </div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERQ;                               </div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CDNE;                               </div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SSRT;                               </div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERR;                               </div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CINT;                               </div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT;                               </div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;       uint8_t RESERVED_3[4];</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERR;                               </div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HRS;                               </div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;       uint8_t RESERVED_5[200];</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI3;                            </div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI2;                            </div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI1;                            </div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI0;                            </div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI7;                            </div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI6;                            </div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI5;                            </div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI4;                            </div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI11;                           </div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI10;                           </div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI9;                            </div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI8;                            </div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI15;                           </div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI14;                           </div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI13;                           </div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI12;                           </div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;       uint8_t RESERVED_6[3824];</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR;                             </div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF;                              </div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR;                              </div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLNO;                       </div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFNO;                    </div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFYES;                   </div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    };</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST;                             </div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR;                             </div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF;                              </div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKNO;                     </div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKYES;                    </div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    };</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLAST_SGA;                         </div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR;                               </div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKNO;                     </div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;      <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKYES;                    </div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    };</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  } TCD[16];</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;} <a class="code" href="structDMA__Type.html">DMA_Type</a>, *<a class="code" href="structDMA__Type.html">DMA_MemMapPtr</a>;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define DMA_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define DMA_ES_REG(base)                         ((base)-&gt;ES)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define DMA_ERQ_REG(base)                        ((base)-&gt;ERQ)</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define DMA_EEI_REG(base)                        ((base)-&gt;EEI)</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define DMA_CEEI_REG(base)                       ((base)-&gt;CEEI)</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define DMA_SEEI_REG(base)                       ((base)-&gt;SEEI)</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define DMA_CERQ_REG(base)                       ((base)-&gt;CERQ)</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define DMA_SERQ_REG(base)                       ((base)-&gt;SERQ)</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define DMA_CDNE_REG(base)                       ((base)-&gt;CDNE)</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define DMA_SSRT_REG(base)                       ((base)-&gt;SSRT)</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define DMA_CERR_REG(base)                       ((base)-&gt;CERR)</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define DMA_CINT_REG(base)                       ((base)-&gt;CINT)</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define DMA_INT_REG(base)                        ((base)-&gt;INT)</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define DMA_ERR_REG(base)                        ((base)-&gt;ERR)</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define DMA_HRS_REG(base)                        ((base)-&gt;HRS)</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_REG(base)                    ((base)-&gt;DCHPRI3)</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_REG(base)                    ((base)-&gt;DCHPRI2)</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_REG(base)                    ((base)-&gt;DCHPRI1)</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_REG(base)                    ((base)-&gt;DCHPRI0)</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_REG(base)                    ((base)-&gt;DCHPRI7)</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_REG(base)                    ((base)-&gt;DCHPRI6)</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_REG(base)                    ((base)-&gt;DCHPRI5)</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_REG(base)                    ((base)-&gt;DCHPRI4)</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_REG(base)                   ((base)-&gt;DCHPRI11)</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_REG(base)                   ((base)-&gt;DCHPRI10)</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_REG(base)                    ((base)-&gt;DCHPRI9)</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_REG(base)                    ((base)-&gt;DCHPRI8)</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_REG(base)                   ((base)-&gt;DCHPRI15)</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_REG(base)                   ((base)-&gt;DCHPRI14)</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_REG(base)                   ((base)-&gt;DCHPRI13)</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_REG(base)                   ((base)-&gt;DCHPRI12)</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define DMA_SADDR_REG(base,index)                ((base)-&gt;TCD[index].SADDR)</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define DMA_SOFF_REG(base,index)                 ((base)-&gt;TCD[index].SOFF)</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define DMA_ATTR_REG(base,index)                 ((base)-&gt;TCD[index].ATTR)</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_REG(base,index)          ((base)-&gt;TCD[index].NBYTES_MLNO)</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_REG(base,index)       ((base)-&gt;TCD[index].NBYTES_MLOFFNO)</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_REG(base,index)      ((base)-&gt;TCD[index].NBYTES_MLOFFYES)</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define DMA_SLAST_REG(base,index)                ((base)-&gt;TCD[index].SLAST)</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define DMA_DADDR_REG(base,index)                ((base)-&gt;TCD[index].DADDR)</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define DMA_DOFF_REG(base,index)                 ((base)-&gt;TCD[index].DOFF)</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].CITER_ELINKNO)</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].CITER_ELINKYES)</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_REG(base,index)            ((base)-&gt;TCD[index].DLAST_SGA)</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define DMA_CSR_REG(base,index)                  ((base)-&gt;TCD[index].CSR)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].BITER_ELINKNO)</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].BITER_ELINKYES)</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment">/* ES Bit Fields */</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">/* DCHPRI3 Bit Fields */</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">/* DCHPRI2 Bit Fields */</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">/* DCHPRI1 Bit Fields */</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">/* DCHPRI0 Bit Fields */</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">/* DCHPRI7 Bit Fields */</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/* DCHPRI6 Bit Fields */</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">/* DCHPRI5 Bit Fields */</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">/* DCHPRI4 Bit Fields */</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">/* DCHPRI11 Bit Fields */</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">/* DCHPRI10 Bit Fields */</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/* DCHPRI9 Bit Fields */</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">/* DCHPRI8 Bit Fields */</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment">/* DCHPRI15 Bit Fields */</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment">/* DCHPRI14 Bit Fields */</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">/* DCHPRI13 Bit Fields */</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">/* DCHPRI12 Bit Fields */</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">/* SADDR Bit Fields */</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment">/* SOFF Bit Fields */</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">/* ATTR Bit Fields */</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">/* NBYTES_MLNO Bit Fields */</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">/* SLAST Bit Fields */</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment">/* DADDR Bit Fields */</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">/* DOFF Bit Fields */</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">/* CITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">/* CITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment">/* DLAST_SGA Bit Fields */</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0xF00u</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">/* BITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">/* BITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 4438</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb"> 4440</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             (DMA0)</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 4443</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;</div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#gada914e90165e25ae4eeddf5175920e77"> 4445</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 4447</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define DMA_CR                                   DMA_CR_REG(DMA0)</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define DMA_ES                                   DMA_ES_REG(DMA0)</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define DMA_ERQ                                  DMA_ERQ_REG(DMA0)</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define DMA_EEI                                  DMA_EEI_REG(DMA0)</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define DMA_CEEI                                 DMA_CEEI_REG(DMA0)</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define DMA_SEEI                                 DMA_SEEI_REG(DMA0)</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define DMA_CERQ                                 DMA_CERQ_REG(DMA0)</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define DMA_SERQ                                 DMA_SERQ_REG(DMA0)</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define DMA_CDNE                                 DMA_CDNE_REG(DMA0)</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define DMA_SSRT                                 DMA_SSRT_REG(DMA0)</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define DMA_CERR                                 DMA_CERR_REG(DMA0)</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define DMA_CINT                                 DMA_CINT_REG(DMA0)</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define DMA_INT                                  DMA_INT_REG(DMA0)</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define DMA_ERR                                  DMA_ERR_REG(DMA0)</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define DMA_HRS                                  DMA_HRS_REG(DMA0)</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3                              DMA_DCHPRI3_REG(DMA0)</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2                              DMA_DCHPRI2_REG(DMA0)</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1                              DMA_DCHPRI1_REG(DMA0)</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0                              DMA_DCHPRI0_REG(DMA0)</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7                              DMA_DCHPRI7_REG(DMA0)</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6                              DMA_DCHPRI6_REG(DMA0)</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5                              DMA_DCHPRI5_REG(DMA0)</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4                              DMA_DCHPRI4_REG(DMA0)</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11                             DMA_DCHPRI11_REG(DMA0)</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10                             DMA_DCHPRI10_REG(DMA0)</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9                              DMA_DCHPRI9_REG(DMA0)</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8                              DMA_DCHPRI8_REG(DMA0)</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15                             DMA_DCHPRI15_REG(DMA0)</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14                             DMA_DCHPRI14_REG(DMA0)</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13                             DMA_DCHPRI13_REG(DMA0)</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12                             DMA_DCHPRI12_REG(DMA0)</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define DMA_TCD0_SADDR                           DMA_SADDR_REG(DMA0,0)</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define DMA_TCD0_SOFF                            DMA_SOFF_REG(DMA0,0)</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define DMA_TCD0_ATTR                            DMA_ATTR_REG(DMA0,0)</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,0)</span></div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,0)</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,0)</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define DMA_TCD0_SLAST                           DMA_SLAST_REG(DMA0,0)</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define DMA_TCD0_DADDR                           DMA_DADDR_REG(DMA0,0)</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define DMA_TCD0_DOFF                            DMA_DOFF_REG(DMA0,0)</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,0)</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,0)</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define DMA_TCD0_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,0)</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define DMA_TCD0_CSR                             DMA_CSR_REG(DMA0,0)</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,0)</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,0)</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define DMA_TCD1_SADDR                           DMA_SADDR_REG(DMA0,1)</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define DMA_TCD1_SOFF                            DMA_SOFF_REG(DMA0,1)</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define DMA_TCD1_ATTR                            DMA_ATTR_REG(DMA0,1)</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,1)</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,1)</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,1)</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define DMA_TCD1_SLAST                           DMA_SLAST_REG(DMA0,1)</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define DMA_TCD1_DADDR                           DMA_DADDR_REG(DMA0,1)</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define DMA_TCD1_DOFF                            DMA_DOFF_REG(DMA0,1)</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,1)</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,1)</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define DMA_TCD1_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,1)</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define DMA_TCD1_CSR                             DMA_CSR_REG(DMA0,1)</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,1)</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,1)</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define DMA_TCD2_SADDR                           DMA_SADDR_REG(DMA0,2)</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define DMA_TCD2_SOFF                            DMA_SOFF_REG(DMA0,2)</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define DMA_TCD2_ATTR                            DMA_ATTR_REG(DMA0,2)</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,2)</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,2)</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,2)</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define DMA_TCD2_SLAST                           DMA_SLAST_REG(DMA0,2)</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define DMA_TCD2_DADDR                           DMA_DADDR_REG(DMA0,2)</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define DMA_TCD2_DOFF                            DMA_DOFF_REG(DMA0,2)</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,2)</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,2)</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define DMA_TCD2_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,2)</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define DMA_TCD2_CSR                             DMA_CSR_REG(DMA0,2)</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,2)</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,2)</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define DMA_TCD3_SADDR                           DMA_SADDR_REG(DMA0,3)</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define DMA_TCD3_SOFF                            DMA_SOFF_REG(DMA0,3)</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define DMA_TCD3_ATTR                            DMA_ATTR_REG(DMA0,3)</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,3)</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,3)</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,3)</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define DMA_TCD3_SLAST                           DMA_SLAST_REG(DMA0,3)</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define DMA_TCD3_DADDR                           DMA_DADDR_REG(DMA0,3)</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define DMA_TCD3_DOFF                            DMA_DOFF_REG(DMA0,3)</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,3)</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,3)</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define DMA_TCD3_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,3)</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define DMA_TCD3_CSR                             DMA_CSR_REG(DMA0,3)</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,3)</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,3)</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define DMA_TCD4_SADDR                           DMA_SADDR_REG(DMA0,4)</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define DMA_TCD4_SOFF                            DMA_SOFF_REG(DMA0,4)</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define DMA_TCD4_ATTR                            DMA_ATTR_REG(DMA0,4)</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,4)</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,4)</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,4)</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define DMA_TCD4_SLAST                           DMA_SLAST_REG(DMA0,4)</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define DMA_TCD4_DADDR                           DMA_DADDR_REG(DMA0,4)</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define DMA_TCD4_DOFF                            DMA_DOFF_REG(DMA0,4)</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,4)</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,4)</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define DMA_TCD4_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,4)</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define DMA_TCD4_CSR                             DMA_CSR_REG(DMA0,4)</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,4)</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,4)</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define DMA_TCD5_SADDR                           DMA_SADDR_REG(DMA0,5)</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define DMA_TCD5_SOFF                            DMA_SOFF_REG(DMA0,5)</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define DMA_TCD5_ATTR                            DMA_ATTR_REG(DMA0,5)</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,5)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,5)</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,5)</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define DMA_TCD5_SLAST                           DMA_SLAST_REG(DMA0,5)</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define DMA_TCD5_DADDR                           DMA_DADDR_REG(DMA0,5)</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define DMA_TCD5_DOFF                            DMA_DOFF_REG(DMA0,5)</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,5)</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,5)</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define DMA_TCD5_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,5)</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define DMA_TCD5_CSR                             DMA_CSR_REG(DMA0,5)</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,5)</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,5)</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define DMA_TCD6_SADDR                           DMA_SADDR_REG(DMA0,6)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define DMA_TCD6_SOFF                            DMA_SOFF_REG(DMA0,6)</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define DMA_TCD6_ATTR                            DMA_ATTR_REG(DMA0,6)</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,6)</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,6)</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,6)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define DMA_TCD6_SLAST                           DMA_SLAST_REG(DMA0,6)</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define DMA_TCD6_DADDR                           DMA_DADDR_REG(DMA0,6)</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define DMA_TCD6_DOFF                            DMA_DOFF_REG(DMA0,6)</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,6)</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,6)</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define DMA_TCD6_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,6)</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define DMA_TCD6_CSR                             DMA_CSR_REG(DMA0,6)</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,6)</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,6)</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define DMA_TCD7_SADDR                           DMA_SADDR_REG(DMA0,7)</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define DMA_TCD7_SOFF                            DMA_SOFF_REG(DMA0,7)</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define DMA_TCD7_ATTR                            DMA_ATTR_REG(DMA0,7)</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,7)</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,7)</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,7)</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define DMA_TCD7_SLAST                           DMA_SLAST_REG(DMA0,7)</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define DMA_TCD7_DADDR                           DMA_DADDR_REG(DMA0,7)</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define DMA_TCD7_DOFF                            DMA_DOFF_REG(DMA0,7)</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,7)</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,7)</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define DMA_TCD7_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,7)</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define DMA_TCD7_CSR                             DMA_CSR_REG(DMA0,7)</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,7)</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,7)</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define DMA_TCD8_SADDR                           DMA_SADDR_REG(DMA0,8)</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define DMA_TCD8_SOFF                            DMA_SOFF_REG(DMA0,8)</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define DMA_TCD8_ATTR                            DMA_ATTR_REG(DMA0,8)</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,8)</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,8)</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,8)</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define DMA_TCD8_SLAST                           DMA_SLAST_REG(DMA0,8)</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define DMA_TCD8_DADDR                           DMA_DADDR_REG(DMA0,8)</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define DMA_TCD8_DOFF                            DMA_DOFF_REG(DMA0,8)</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,8)</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,8)</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define DMA_TCD8_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,8)</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define DMA_TCD8_CSR                             DMA_CSR_REG(DMA0,8)</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,8)</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,8)</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define DMA_TCD9_SADDR                           DMA_SADDR_REG(DMA0,9)</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define DMA_TCD9_SOFF                            DMA_SOFF_REG(DMA0,9)</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define DMA_TCD9_ATTR                            DMA_ATTR_REG(DMA0,9)</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,9)</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,9)</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,9)</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define DMA_TCD9_SLAST                           DMA_SLAST_REG(DMA0,9)</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define DMA_TCD9_DADDR                           DMA_DADDR_REG(DMA0,9)</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define DMA_TCD9_DOFF                            DMA_DOFF_REG(DMA0,9)</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,9)</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,9)</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define DMA_TCD9_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,9)</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define DMA_TCD9_CSR                             DMA_CSR_REG(DMA0,9)</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,9)</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,9)</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define DMA_TCD10_SADDR                          DMA_SADDR_REG(DMA0,10)</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define DMA_TCD10_SOFF                           DMA_SOFF_REG(DMA0,10)</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define DMA_TCD10_ATTR                           DMA_ATTR_REG(DMA0,10)</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,10)</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,10)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,10)</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define DMA_TCD10_SLAST                          DMA_SLAST_REG(DMA0,10)</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define DMA_TCD10_DADDR                          DMA_DADDR_REG(DMA0,10)</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define DMA_TCD10_DOFF                           DMA_DOFF_REG(DMA0,10)</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,10)</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,10)</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define DMA_TCD10_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,10)</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define DMA_TCD10_CSR                            DMA_CSR_REG(DMA0,10)</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,10)</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,10)</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define DMA_TCD11_SADDR                          DMA_SADDR_REG(DMA0,11)</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define DMA_TCD11_SOFF                           DMA_SOFF_REG(DMA0,11)</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define DMA_TCD11_ATTR                           DMA_ATTR_REG(DMA0,11)</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,11)</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,11)</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,11)</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define DMA_TCD11_SLAST                          DMA_SLAST_REG(DMA0,11)</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define DMA_TCD11_DADDR                          DMA_DADDR_REG(DMA0,11)</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define DMA_TCD11_DOFF                           DMA_DOFF_REG(DMA0,11)</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,11)</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,11)</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define DMA_TCD11_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,11)</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define DMA_TCD11_CSR                            DMA_CSR_REG(DMA0,11)</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,11)</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,11)</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define DMA_TCD12_SADDR                          DMA_SADDR_REG(DMA0,12)</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define DMA_TCD12_SOFF                           DMA_SOFF_REG(DMA0,12)</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define DMA_TCD12_ATTR                           DMA_ATTR_REG(DMA0,12)</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,12)</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,12)</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,12)</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define DMA_TCD12_SLAST                          DMA_SLAST_REG(DMA0,12)</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define DMA_TCD12_DADDR                          DMA_DADDR_REG(DMA0,12)</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define DMA_TCD12_DOFF                           DMA_DOFF_REG(DMA0,12)</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,12)</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,12)</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define DMA_TCD12_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,12)</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define DMA_TCD12_CSR                            DMA_CSR_REG(DMA0,12)</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,12)</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,12)</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define DMA_TCD13_SADDR                          DMA_SADDR_REG(DMA0,13)</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define DMA_TCD13_SOFF                           DMA_SOFF_REG(DMA0,13)</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define DMA_TCD13_ATTR                           DMA_ATTR_REG(DMA0,13)</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,13)</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,13)</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,13)</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define DMA_TCD13_SLAST                          DMA_SLAST_REG(DMA0,13)</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define DMA_TCD13_DADDR                          DMA_DADDR_REG(DMA0,13)</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define DMA_TCD13_DOFF                           DMA_DOFF_REG(DMA0,13)</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,13)</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,13)</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define DMA_TCD13_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,13)</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define DMA_TCD13_CSR                            DMA_CSR_REG(DMA0,13)</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,13)</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,13)</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define DMA_TCD14_SADDR                          DMA_SADDR_REG(DMA0,14)</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define DMA_TCD14_SOFF                           DMA_SOFF_REG(DMA0,14)</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define DMA_TCD14_ATTR                           DMA_ATTR_REG(DMA0,14)</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,14)</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,14)</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,14)</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define DMA_TCD14_SLAST                          DMA_SLAST_REG(DMA0,14)</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define DMA_TCD14_DADDR                          DMA_DADDR_REG(DMA0,14)</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define DMA_TCD14_DOFF                           DMA_DOFF_REG(DMA0,14)</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,14)</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,14)</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define DMA_TCD14_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,14)</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define DMA_TCD14_CSR                            DMA_CSR_REG(DMA0,14)</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,14)</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,14)</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define DMA_TCD15_SADDR                          DMA_SADDR_REG(DMA0,15)</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define DMA_TCD15_SOFF                           DMA_SOFF_REG(DMA0,15)</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define DMA_TCD15_ATTR                           DMA_ATTR_REG(DMA0,15)</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,15)</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,15)</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,15)</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define DMA_TCD15_SLAST                          DMA_SLAST_REG(DMA0,15)</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define DMA_TCD15_DADDR                          DMA_DADDR_REG(DMA0,15)</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define DMA_TCD15_DOFF                           DMA_DOFF_REG(DMA0,15)</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,15)</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,15)</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define DMA_TCD15_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,15)</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define DMA_TCD15_CSR                            DMA_CSR_REG(DMA0,15)</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,15)</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,15)</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define DMA_SADDR(index)                         DMA_SADDR_REG(DMA0,index)</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define DMA_SOFF(index)                          DMA_SOFF_REG(DMA0,index)</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define DMA_ATTR(index)                          DMA_ATTR_REG(DMA0,index)</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO(index)                   DMA_NBYTES_MLNO_REG(DMA0,index)</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO(index)                DMA_NBYTES_MLOFFNO_REG(DMA0,index)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES(index)               DMA_NBYTES_MLOFFYES_REG(DMA0,index)</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define DMA_SLAST(index)                         DMA_SLAST_REG(DMA0,index)</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define DMA_DADDR(index)                         DMA_DADDR_REG(DMA0,index)</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define DMA_DOFF(index)                          DMA_DOFF_REG(DMA0,index)</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO(index)                 DMA_CITER_ELINKNO_REG(DMA0,index)</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES(index)                DMA_CITER_ELINKYES_REG(DMA0,index)</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA(index)                     DMA_DLAST_SGA_REG(DMA0,index)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define DMA_CSR(index)                           DMA_CSR_REG(DMA0,index)</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO(index)                 DMA_BITER_ELINKNO_REG(DMA0,index)</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES(index)                DMA_BITER_ELINKYES_REG(DMA0,index)</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16];                          </div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;} <a class="code" href="structDMAMUX__Type.html">DMAMUX_Type</a>, *<a class="code" href="structDMAMUX__Type.html">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 4818</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;</div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 4820</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTR                          (DMAMUX)</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;</div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 4823</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#gaad218c12978071501dc2899f0624de4b"> 4825</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="comment">/* DMAMUX */</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG0                            DMAMUX_CHCFG_REG(DMAMUX,0)</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG1                            DMAMUX_CHCFG_REG(DMAMUX,1)</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG2                            DMAMUX_CHCFG_REG(DMAMUX,2)</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG3                            DMAMUX_CHCFG_REG(DMAMUX,3)</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG4                            DMAMUX_CHCFG_REG(DMAMUX,4)</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG5                            DMAMUX_CHCFG_REG(DMAMUX,5)</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG6                            DMAMUX_CHCFG_REG(DMAMUX,6)</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG7                            DMAMUX_CHCFG_REG(DMAMUX,7)</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG8                            DMAMUX_CHCFG_REG(DMAMUX,8)</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG9                            DMAMUX_CHCFG_REG(DMAMUX,9)</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG10                           DMAMUX_CHCFG_REG(DMAMUX,10)</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG11                           DMAMUX_CHCFG_REG(DMAMUX,11)</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG12                           DMAMUX_CHCFG_REG(DMAMUX,12)</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG13                           DMAMUX_CHCFG_REG(DMAMUX,13)</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG14                           DMAMUX_CHCFG_REG(DMAMUX,14)</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG15                           DMAMUX_CHCFG_REG(DMAMUX,15)</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG(index)                      DMAMUX_CHCFG_REG(DMAMUX,index)</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="comment">   -- ENET Peripheral Access Layer</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIR;                               </div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIMR;                              </div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDAR;                              </div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDAR;                              </div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;       uint8_t RESERVED_2[12];</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR;                               </div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;       uint8_t RESERVED_3[24];</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFR;                              </div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSCR;                              </div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;       uint8_t RESERVED_4[28];</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIBC;                              </div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;       uint8_t RESERVED_5[28];</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;                               </div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;       uint8_t RESERVED_6[60];</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PALR;                              </div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAUR;                              </div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPD;                               </div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;       uint8_t RESERVED_8[40];</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IAUR;                              </div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IALR;                              </div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GAUR;                              </div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GALR;                              </div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;       uint8_t RESERVED_9[28];</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFWR;                              </div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;       uint8_t RESERVED_10[56];</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDSR;                              </div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDSR;                              </div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRBR;                              </div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;       uint8_t RESERVED_11[4];</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSFL;                              </div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSEM;                              </div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAEM;                              </div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAFL;                              </div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSEM;                              </div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAEM;                              </div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFL;                              </div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIPG;                              </div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTRL;                              </div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;       uint8_t RESERVED_12[12];</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TACC;                              </div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RACC;                              </div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;       uint8_t RESERVED_13[60];</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_PACKETS;                    </div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_BC_PKT;                     </div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_MC_PKT;                     </div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_CRC_ALIGN;                  </div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_UNDERSIZE;                  </div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_OVERSIZE;                   </div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_FRAG;                       </div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_JAB;                        </div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_COL;                        </div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P64;                        </div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P65TO127;                   </div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P128TO255;                  </div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P256TO511;                  </div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P512TO1023;                 </div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P1024TO2047;                </div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_P_GTE2048;                  </div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_OCTETS;                     </div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;       uint8_t RESERVED_14[4];</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_FRAME_OK;                   </div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_1COL;                       </div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_MCOL;                       </div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_DEF;                        </div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_LCOL;                       </div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_EXCOL;                      </div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_MACERR;                     </div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_CSERR;                      </div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;       uint8_t RESERVED_15[4];</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_FDXFC;                      </div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_OCTETS_OK;                  </div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;       uint8_t RESERVED_16[12];</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_PACKETS;                    </div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_BC_PKT;                     </div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_MC_PKT;                     </div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_CRC_ALIGN;                  </div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_UNDERSIZE;                  </div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_OVERSIZE;                   </div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_FRAG;                       </div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_JAB;                        </div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;       uint8_t RESERVED_17[4];</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P64;                        </div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P65TO127;                   </div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P128TO255;                  </div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P256TO511;                  </div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P512TO1023;                 </div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P1024TO2047;                </div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_P_GTE2048;                  </div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_OCTETS;                     </div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_DROP;                       </div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_FRAME_OK;                   </div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_CRC;                        </div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_ALIGN;                      </div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_MACERR;                     </div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_FDXFC;                      </div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_OCTETS_OK;                  </div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;       uint8_t RESERVED_18[284];</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR;                              </div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATVR;                              </div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATOFF;                             </div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATPER;                             </div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCOR;                             </div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATINC;                             </div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ATSTMP;                            </div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;       uint8_t RESERVED_19[488];</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TGSR;                              </div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR;                              </div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR;                              </div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;  } CHANNEL[4];</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;} <a class="code" href="structENET__Type.html">ENET_Type</a>, *<a class="code" href="structENET__Type.html">ENET_MemMapPtr</a>;</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment">   -- ENET - Register accessor macros</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="comment">/* ENET - Register accessors */</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define ENET_EIR_REG(base)                       ((base)-&gt;EIR)</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define ENET_EIMR_REG(base)                      ((base)-&gt;EIMR)</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define ENET_RDAR_REG(base)                      ((base)-&gt;RDAR)</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define ENET_TDAR_REG(base)                      ((base)-&gt;TDAR)</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define ENET_ECR_REG(base)                       ((base)-&gt;ECR)</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define ENET_MMFR_REG(base)                      ((base)-&gt;MMFR)</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define ENET_MSCR_REG(base)                      ((base)-&gt;MSCR)</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define ENET_MIBC_REG(base)                      ((base)-&gt;MIBC)</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define ENET_RCR_REG(base)                       ((base)-&gt;RCR)</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define ENET_TCR_REG(base)                       ((base)-&gt;TCR)</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define ENET_PALR_REG(base)                      ((base)-&gt;PALR)</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define ENET_PAUR_REG(base)                      ((base)-&gt;PAUR)</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define ENET_OPD_REG(base)                       ((base)-&gt;OPD)</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define ENET_IAUR_REG(base)                      ((base)-&gt;IAUR)</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define ENET_IALR_REG(base)                      ((base)-&gt;IALR)</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define ENET_GAUR_REG(base)                      ((base)-&gt;GAUR)</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define ENET_GALR_REG(base)                      ((base)-&gt;GALR)</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define ENET_TFWR_REG(base)                      ((base)-&gt;TFWR)</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">#define ENET_RDSR_REG(base)                      ((base)-&gt;RDSR)</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define ENET_TDSR_REG(base)                      ((base)-&gt;TDSR)</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define ENET_MRBR_REG(base)                      ((base)-&gt;MRBR)</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define ENET_RSFL_REG(base)                      ((base)-&gt;RSFL)</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define ENET_RSEM_REG(base)                      ((base)-&gt;RSEM)</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define ENET_RAEM_REG(base)                      ((base)-&gt;RAEM)</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define ENET_RAFL_REG(base)                      ((base)-&gt;RAFL)</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define ENET_TSEM_REG(base)                      ((base)-&gt;TSEM)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define ENET_TAEM_REG(base)                      ((base)-&gt;TAEM)</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define ENET_TAFL_REG(base)                      ((base)-&gt;TAFL)</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define ENET_TIPG_REG(base)                      ((base)-&gt;TIPG)</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define ENET_FTRL_REG(base)                      ((base)-&gt;FTRL)</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define ENET_TACC_REG(base)                      ((base)-&gt;TACC)</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define ENET_RACC_REG(base)                      ((base)-&gt;RACC)</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_REG(base)            ((base)-&gt;RMON_T_PACKETS)</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_REG(base)             ((base)-&gt;RMON_T_BC_PKT)</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_REG(base)             ((base)-&gt;RMON_T_MC_PKT)</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_REG(base)          ((base)-&gt;RMON_T_CRC_ALIGN)</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_REG(base)          ((base)-&gt;RMON_T_UNDERSIZE)</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_REG(base)           ((base)-&gt;RMON_T_OVERSIZE)</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_REG(base)               ((base)-&gt;RMON_T_FRAG)</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_REG(base)                ((base)-&gt;RMON_T_JAB)</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_REG(base)                ((base)-&gt;RMON_T_COL)</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_REG(base)                ((base)-&gt;RMON_T_P64)</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_REG(base)           ((base)-&gt;RMON_T_P65TO127)</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_REG(base)          ((base)-&gt;RMON_T_P128TO255)</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_REG(base)          ((base)-&gt;RMON_T_P256TO511)</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_REG(base)         ((base)-&gt;RMON_T_P512TO1023)</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_REG(base)        ((base)-&gt;RMON_T_P1024TO2047)</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_REG(base)          ((base)-&gt;RMON_T_P_GTE2048)</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_REG(base)             ((base)-&gt;RMON_T_OCTETS)</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_REG(base)           ((base)-&gt;IEEE_T_FRAME_OK)</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_REG(base)               ((base)-&gt;IEEE_T_1COL)</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_REG(base)               ((base)-&gt;IEEE_T_MCOL)</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_REG(base)                ((base)-&gt;IEEE_T_DEF)</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_REG(base)               ((base)-&gt;IEEE_T_LCOL)</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_REG(base)              ((base)-&gt;IEEE_T_EXCOL)</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_REG(base)             ((base)-&gt;IEEE_T_MACERR)</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_REG(base)              ((base)-&gt;IEEE_T_CSERR)</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_REG(base)              ((base)-&gt;IEEE_T_FDXFC)</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_REG(base)          ((base)-&gt;IEEE_T_OCTETS_OK)</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_REG(base)            ((base)-&gt;RMON_R_PACKETS)</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_REG(base)             ((base)-&gt;RMON_R_BC_PKT)</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_REG(base)             ((base)-&gt;RMON_R_MC_PKT)</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_REG(base)          ((base)-&gt;RMON_R_CRC_ALIGN)</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_REG(base)          ((base)-&gt;RMON_R_UNDERSIZE)</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_REG(base)           ((base)-&gt;RMON_R_OVERSIZE)</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_REG(base)               ((base)-&gt;RMON_R_FRAG)</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_REG(base)                ((base)-&gt;RMON_R_JAB)</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_REG(base)                ((base)-&gt;RMON_R_P64)</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_REG(base)           ((base)-&gt;RMON_R_P65TO127)</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_REG(base)          ((base)-&gt;RMON_R_P128TO255)</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_REG(base)          ((base)-&gt;RMON_R_P256TO511)</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_REG(base)         ((base)-&gt;RMON_R_P512TO1023)</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_REG(base)        ((base)-&gt;RMON_R_P1024TO2047)</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_REG(base)          ((base)-&gt;RMON_R_P_GTE2048)</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_REG(base)             ((base)-&gt;RMON_R_OCTETS)</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_REG(base)               ((base)-&gt;IEEE_R_DROP)</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_REG(base)           ((base)-&gt;IEEE_R_FRAME_OK)</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_REG(base)                ((base)-&gt;IEEE_R_CRC)</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_REG(base)              ((base)-&gt;IEEE_R_ALIGN)</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_REG(base)             ((base)-&gt;IEEE_R_MACERR)</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_REG(base)              ((base)-&gt;IEEE_R_FDXFC)</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_REG(base)          ((base)-&gt;IEEE_R_OCTETS_OK)</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define ENET_ATCR_REG(base)                      ((base)-&gt;ATCR)</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define ENET_ATVR_REG(base)                      ((base)-&gt;ATVR)</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define ENET_ATOFF_REG(base)                     ((base)-&gt;ATOFF)</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define ENET_ATPER_REG(base)                     ((base)-&gt;ATPER)</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define ENET_ATCOR_REG(base)                     ((base)-&gt;ATCOR)</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define ENET_ATINC_REG(base)                     ((base)-&gt;ATINC)</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_REG(base)                    ((base)-&gt;ATSTMP)</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define ENET_TGSR_REG(base)                      ((base)-&gt;TGSR)</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define ENET_TCSR_REG(base,index)                ((base)-&gt;CHANNEL[index].TCSR)</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define ENET_TCCR_REG(base,index)                ((base)-&gt;CHANNEL[index].TCCR)</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160; <span class="comment">/* end of group ENET_Register_Accessor_Macros */</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">   -- ENET Register Masks</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment">/* EIMR Bit Fields */</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment">/* RDAR Bit Fields */</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">/* TDAR Bit Fields */</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_MASK                     0x80u</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_SHIFT                    7</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      0x100u</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     8</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">/* MMFR Bit Fields */</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">/* MSCR Bit Fields */</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment">/* MIBC Bit Fields */</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment">/* PALR Bit Fields */</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="comment">/* PAUR Bit Fields */</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment">/* OPD Bit Fields */</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment">/* IAUR Bit Fields */</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="comment">/* IALR Bit Fields */</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="comment">/* GAUR Bit Fields */</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">/* GALR Bit Fields */</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="comment">/* TFWR Bit Fields */</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="comment">/* RDSR Bit Fields */</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment">/* TDSR Bit Fields */</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">/* MRBR Bit Fields */</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment">/* RSFL Bit Fields */</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="comment">/* RSEM Bit Fields */</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_MASK        0x1F0000u</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT       16</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_STAT_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_STAT_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">/* RAEM Bit Fields */</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment">/* RAFL Bit Fields */</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">/* TSEM Bit Fields */</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment">/* TAEM Bit Fields */</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment">/* TAFL Bit Fields */</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment">/* TIPG Bit Fields */</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment">/* FTRL Bit Fields */</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment">/* TACC Bit Fields */</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">/* RACC Bit Fields */</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment">/* RMON_T_PACKETS Bit Fields */</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_MASK          0xFFFFu</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT         0</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&amp;ENET_RMON_T_PACKETS_TXPKTS_MASK)</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">/* RMON_T_BC_PKT Bit Fields */</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_MASK           0xFFFFu</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT          0</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_BC_PKT_TXPKTS_MASK)</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="comment">/* RMON_T_MC_PKT Bit Fields */</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_MASK           0xFFFFu</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT          0</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_MC_PKT_TXPKTS_MASK)</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment">/* RMON_T_CRC_ALIGN Bit Fields */</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&amp;ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">/* RMON_T_UNDERSIZE Bit Fields */</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/* RMON_T_OVERSIZE Bit Fields */</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK         0xFFFFu</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT        0</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">/* RMON_T_FRAG Bit Fields */</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_MASK             0xFFFFu</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_SHIFT            0</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_FRAG_TXPKTS_SHIFT))&amp;ENET_RMON_T_FRAG_TXPKTS_MASK)</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment">/* RMON_T_JAB Bit Fields */</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_SHIFT             0</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_JAB_TXPKTS_SHIFT))&amp;ENET_RMON_T_JAB_TXPKTS_MASK)</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment">/* RMON_T_COL Bit Fields */</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_SHIFT             0</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_COL_TXPKTS_SHIFT))&amp;ENET_RMON_T_COL_TXPKTS_MASK)</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">/* RMON_T_P64 Bit Fields */</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_SHIFT             0</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P64_TXPKTS_SHIFT))&amp;ENET_RMON_T_P64_TXPKTS_MASK)</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment">/* RMON_T_P65TO127 Bit Fields */</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_MASK         0xFFFFu</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT        0</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&amp;ENET_RMON_T_P65TO127_TXPKTS_MASK)</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment">/* RMON_T_P128TO255 Bit Fields */</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&amp;ENET_RMON_T_P128TO255_TXPKTS_MASK)</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment">/* RMON_T_P256TO511 Bit Fields */</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&amp;ENET_RMON_T_P256TO511_TXPKTS_MASK)</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="comment">/* RMON_T_P512TO1023 Bit Fields */</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_MASK       0xFFFFu</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT      0</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&amp;ENET_RMON_T_P512TO1023_TXPKTS_MASK)</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="comment">/* RMON_T_P1024TO2047 Bit Fields */</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK      0xFFFFu</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT     0</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&amp;ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">/* RMON_T_P_GTE2048 Bit Fields */</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&amp;ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="comment">/* RMON_T_OCTETS Bit Fields */</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT          0</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&amp;ENET_RMON_T_OCTETS_TXOCTS_MASK)</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">/* IEEE_T_FRAME_OK Bit Fields */</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT         0</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_FRAME_OK_COUNT_MASK)</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">/* IEEE_T_1COL Bit Fields */</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_SHIFT             0</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_1COL_COUNT_SHIFT))&amp;ENET_IEEE_T_1COL_COUNT_MASK)</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="comment">/* IEEE_T_MCOL Bit Fields */</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_SHIFT             0</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_MCOL_COUNT_MASK)</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="comment">/* IEEE_T_DEF Bit Fields */</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_SHIFT              0</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_DEF_COUNT_SHIFT))&amp;ENET_IEEE_T_DEF_COUNT_MASK)</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/* IEEE_T_LCOL Bit Fields */</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_SHIFT             0</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_LCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_LCOL_COUNT_MASK)</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">/* IEEE_T_EXCOL Bit Fields */</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_SHIFT            0</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_EXCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_EXCOL_COUNT_MASK)</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">/* IEEE_T_MACERR Bit Fields */</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_SHIFT           0</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_T_MACERR_COUNT_MASK)</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="comment">/* IEEE_T_CSERR Bit Fields */</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_SHIFT            0</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_CSERR_COUNT_SHIFT))&amp;ENET_IEEE_T_CSERR_COUNT_MASK)</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment">/* IEEE_T_FDXFC Bit Fields */</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_SHIFT            0</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_T_FDXFC_COUNT_MASK)</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment">/* IEEE_T_OCTETS_OK Bit Fields */</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT        0</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="comment">/* RMON_R_PACKETS Bit Fields */</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_MASK           0xFFFFu</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_SHIFT          0</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_PACKETS_COUNT_SHIFT))&amp;ENET_RMON_R_PACKETS_COUNT_MASK)</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment">/* RMON_R_BC_PKT Bit Fields */</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_SHIFT           0</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_BC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_BC_PKT_COUNT_MASK)</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="comment">/* RMON_R_MC_PKT Bit Fields */</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_SHIFT           0</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_MC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_MC_PKT_COUNT_MASK)</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment">/* RMON_R_CRC_ALIGN Bit Fields */</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT        0</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&amp;ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="comment">/* RMON_R_UNDERSIZE Bit Fields */</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT        0</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_UNDERSIZE_COUNT_MASK)</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="comment">/* RMON_R_OVERSIZE Bit Fields */</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT         0</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_OVERSIZE_COUNT_MASK)</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="comment">/* RMON_R_FRAG Bit Fields */</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_SHIFT             0</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_FRAG_COUNT_SHIFT))&amp;ENET_RMON_R_FRAG_COUNT_MASK)</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">/* RMON_R_JAB Bit Fields */</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_SHIFT              0</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_JAB_COUNT_SHIFT))&amp;ENET_RMON_R_JAB_COUNT_MASK)</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment">/* RMON_R_P64 Bit Fields */</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_SHIFT              0</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P64_COUNT_SHIFT))&amp;ENET_RMON_R_P64_COUNT_MASK)</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment">/* RMON_R_P65TO127 Bit Fields */</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_SHIFT         0</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P65TO127_COUNT_SHIFT))&amp;ENET_RMON_R_P65TO127_COUNT_MASK)</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="comment">/* RMON_R_P128TO255 Bit Fields */</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_SHIFT        0</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P128TO255_COUNT_SHIFT))&amp;ENET_RMON_R_P128TO255_COUNT_MASK)</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment">/* RMON_R_P256TO511 Bit Fields */</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_SHIFT        0</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P256TO511_COUNT_SHIFT))&amp;ENET_RMON_R_P256TO511_COUNT_MASK)</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">/* RMON_R_P512TO1023 Bit Fields */</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_MASK        0xFFFFu</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_SHIFT       0</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P512TO1023_COUNT_SHIFT))&amp;ENET_RMON_R_P512TO1023_COUNT_MASK)</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="comment">/* RMON_R_P1024TO2047 Bit Fields */</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_MASK       0xFFFFu</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT      0</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&amp;ENET_RMON_R_P1024TO2047_COUNT_MASK)</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="comment">/* RMON_R_P_GTE2048 Bit Fields */</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT        0</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&amp;ENET_RMON_R_P_GTE2048_COUNT_MASK)</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="comment">/* RMON_R_OCTETS Bit Fields */</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_SHIFT           0</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OCTETS_COUNT_SHIFT))&amp;ENET_RMON_R_OCTETS_COUNT_MASK)</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment">/* IEEE_R_DROP Bit Fields */</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_SHIFT             0</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_DROP_COUNT_SHIFT))&amp;ENET_IEEE_R_DROP_COUNT_MASK)</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment">/* IEEE_R_FRAME_OK Bit Fields */</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT         0</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_FRAME_OK_COUNT_MASK)</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/* IEEE_R_CRC Bit Fields */</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_SHIFT              0</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_CRC_COUNT_SHIFT))&amp;ENET_IEEE_R_CRC_COUNT_MASK)</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment">/* IEEE_R_ALIGN Bit Fields */</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_SHIFT            0</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_ALIGN_COUNT_SHIFT))&amp;ENET_IEEE_R_ALIGN_COUNT_MASK)</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment">/* IEEE_R_MACERR Bit Fields */</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_SHIFT           0</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_R_MACERR_COUNT_MASK)</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">/* IEEE_R_FDXFC Bit Fields */</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_SHIFT            0</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_R_FDXFC_COUNT_MASK)</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/* IEEE_R_OCTETS_OK Bit Fields */</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT        0</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">/* ATCR Bit Fields */</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">/* ATVR Bit Fields */</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">/* ATOFF Bit Fields */</span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment">/* ATPER Bit Fields */</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="comment">/* ATCOR Bit Fields */</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">/* ATINC Bit Fields */</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="comment">/* ATSTMP Bit Fields */</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="comment">/* TGSR Bit Fields */</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160; <span class="comment">/* end of group ENET_Register_Masks */</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;</div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group__ENET__Peripheral__Access__Layer.html#gac68335c7b2279435944fe8e837aeb697"> 5670</a></span>&#160;<span class="preprocessor">#define ENET_BASE                                (0x400C0000u)</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;</div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group__ENET__Peripheral__Access__Layer.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 5672</a></span>&#160;<span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define ENET_BASE_PTR                            (ENET)</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group__ENET__Peripheral__Access__Layer.html#ga14e5c3d5659dcf8b2cbc967aa645729e"> 5675</a></span>&#160;<span class="preprocessor">#define ENET_BASE_ADDRS                          { ENET_BASE }</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;</div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group__ENET__Peripheral__Access__Layer.html#gaa42b0a3bb4d738c4d78a36663b481ff8"> 5677</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTRS                           { ENET }</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group__ENET__Peripheral__Access__Layer.html#ga42cb25446e48980b81b282094208c238"> 5679</a></span>&#160;<span class="preprocessor">#define ENET_Transmit_IRQS                       { ENET_Transmit_IRQn }</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define ENET_Receive_IRQS                        { ENET_Receive_IRQn }</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define ENET_Error_IRQS                          { ENET_Error_IRQn }</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define ENET_1588_Timer_IRQS                     { ENET_1588_Timer_IRQn }</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment">   -- ENET - Register accessor macros</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">/* ENET - Register instance definitions */</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">/* ENET */</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define ENET_EIR                                 ENET_EIR_REG(ENET)</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define ENET_EIMR                                ENET_EIMR_REG(ENET)</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define ENET_RDAR                                ENET_RDAR_REG(ENET)</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define ENET_TDAR                                ENET_TDAR_REG(ENET)</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define ENET_ECR                                 ENET_ECR_REG(ENET)</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define ENET_MMFR                                ENET_MMFR_REG(ENET)</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define ENET_MSCR                                ENET_MSCR_REG(ENET)</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define ENET_MIBC                                ENET_MIBC_REG(ENET)</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define ENET_RCR                                 ENET_RCR_REG(ENET)</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define ENET_TCR                                 ENET_TCR_REG(ENET)</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define ENET_PALR                                ENET_PALR_REG(ENET)</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define ENET_PAUR                                ENET_PAUR_REG(ENET)</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define ENET_OPD                                 ENET_OPD_REG(ENET)</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define ENET_IAUR                                ENET_IAUR_REG(ENET)</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define ENET_IALR                                ENET_IALR_REG(ENET)</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define ENET_GAUR                                ENET_GAUR_REG(ENET)</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define ENET_GALR                                ENET_GALR_REG(ENET)</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define ENET_TFWR                                ENET_TFWR_REG(ENET)</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define ENET_RDSR                                ENET_RDSR_REG(ENET)</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define ENET_TDSR                                ENET_TDSR_REG(ENET)</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define ENET_MRBR                                ENET_MRBR_REG(ENET)</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define ENET_RSFL                                ENET_RSFL_REG(ENET)</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define ENET_RSEM                                ENET_RSEM_REG(ENET)</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define ENET_RAEM                                ENET_RAEM_REG(ENET)</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define ENET_RAFL                                ENET_RAFL_REG(ENET)</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define ENET_TSEM                                ENET_TSEM_REG(ENET)</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define ENET_TAEM                                ENET_TAEM_REG(ENET)</span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define ENET_TAFL                                ENET_TAFL_REG(ENET)</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define ENET_TIPG                                ENET_TIPG_REG(ENET)</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define ENET_FTRL                                ENET_FTRL_REG(ENET)</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define ENET_TACC                                ENET_TACC_REG(ENET)</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define ENET_RACC                                ENET_RACC_REG(ENET)</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS                      ENET_RMON_T_PACKETS_REG(ENET)</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT                       ENET_RMON_T_BC_PKT_REG(ENET)</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT                       ENET_RMON_T_MC_PKT_REG(ENET)</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN                    ENET_RMON_T_CRC_ALIGN_REG(ENET)</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE                    ENET_RMON_T_UNDERSIZE_REG(ENET)</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE                     ENET_RMON_T_OVERSIZE_REG(ENET)</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG                         ENET_RMON_T_FRAG_REG(ENET)</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB                          ENET_RMON_T_JAB_REG(ENET)</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL                          ENET_RMON_T_COL_REG(ENET)</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64                          ENET_RMON_T_P64_REG(ENET)</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127                     ENET_RMON_T_P65TO127_REG(ENET)</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255                    ENET_RMON_T_P128TO255_REG(ENET)</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511                    ENET_RMON_T_P256TO511_REG(ENET)</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023                   ENET_RMON_T_P512TO1023_REG(ENET)</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047                  ENET_RMON_T_P1024TO2047_REG(ENET)</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048                    ENET_RMON_T_P_GTE2048_REG(ENET)</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS                       ENET_RMON_T_OCTETS_REG(ENET)</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK                     ENET_IEEE_T_FRAME_OK_REG(ENET)</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL                         ENET_IEEE_T_1COL_REG(ENET)</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL                         ENET_IEEE_T_MCOL_REG(ENET)</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF                          ENET_IEEE_T_DEF_REG(ENET)</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL                         ENET_IEEE_T_LCOL_REG(ENET)</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL                        ENET_IEEE_T_EXCOL_REG(ENET)</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR                       ENET_IEEE_T_MACERR_REG(ENET)</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR                        ENET_IEEE_T_CSERR_REG(ENET)</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC                        ENET_IEEE_T_FDXFC_REG(ENET)</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK                    ENET_IEEE_T_OCTETS_OK_REG(ENET)</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS                      ENET_RMON_R_PACKETS_REG(ENET)</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT                       ENET_RMON_R_BC_PKT_REG(ENET)</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT                       ENET_RMON_R_MC_PKT_REG(ENET)</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN                    ENET_RMON_R_CRC_ALIGN_REG(ENET)</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE                    ENET_RMON_R_UNDERSIZE_REG(ENET)</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE                     ENET_RMON_R_OVERSIZE_REG(ENET)</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG                         ENET_RMON_R_FRAG_REG(ENET)</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB                          ENET_RMON_R_JAB_REG(ENET)</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64                          ENET_RMON_R_P64_REG(ENET)</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127                     ENET_RMON_R_P65TO127_REG(ENET)</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255                    ENET_RMON_R_P128TO255_REG(ENET)</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511                    ENET_RMON_R_P256TO511_REG(ENET)</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023                   ENET_RMON_R_P512TO1023_REG(ENET)</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047                  ENET_RMON_R_P1024TO2047_REG(ENET)</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048                    ENET_RMON_R_P_GTE2048_REG(ENET)</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS                       ENET_RMON_R_OCTETS_REG(ENET)</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP                         ENET_IEEE_R_DROP_REG(ENET)</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK                     ENET_IEEE_R_FRAME_OK_REG(ENET)</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC                          ENET_IEEE_R_CRC_REG(ENET)</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN                        ENET_IEEE_R_ALIGN_REG(ENET)</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR                       ENET_IEEE_R_MACERR_REG(ENET)</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC                        ENET_IEEE_R_FDXFC_REG(ENET)</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK                    ENET_IEEE_R_OCTETS_OK_REG(ENET)</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define ENET_ATCR                                ENET_ATCR_REG(ENET)</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define ENET_ATVR                                ENET_ATVR_REG(ENET)</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define ENET_ATOFF                               ENET_ATOFF_REG(ENET)</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define ENET_ATPER                               ENET_ATPER_REG(ENET)</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define ENET_ATCOR                               ENET_ATCOR_REG(ENET)</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define ENET_ATINC                               ENET_ATINC_REG(ENET)</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define ENET_ATSTMP                              ENET_ATSTMP_REG(ENET)</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define ENET_TGSR                                ENET_TGSR_REG(ENET)</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define ENET_TCSR0                               ENET_TCSR_REG(ENET,0)</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define ENET_TCCR0                               ENET_TCCR_REG(ENET,0)</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define ENET_TCSR1                               ENET_TCSR_REG(ENET,1)</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define ENET_TCCR1                               ENET_TCCR_REG(ENET,1)</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define ENET_TCSR2                               ENET_TCSR_REG(ENET,2)</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define ENET_TCCR2                               ENET_TCCR_REG(ENET,2)</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define ENET_TCSR3                               ENET_TCSR_REG(ENET,3)</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define ENET_TCCR3                               ENET_TCCR_REG(ENET,3)</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;</div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">/* ENET - Register array accessors */</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#define ENET_TCSR(index)                         ENET_TCSR_REG(ENET,index)</span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define ENET_TCCR(index)                         ENET_TCCR_REG(ENET,index)</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160; <span class="comment">/* end of group ENET_Register_Accessor_Macros */</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160; <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRL;                               </div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERV;                               </div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPL;                               </div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPH;                               </div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;} <a class="code" href="structEWM__Type.html">EWM_Type</a>, *<a class="code" href="structEWM__Type.html">EWM_MemMapPtr</a>;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;</div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="comment">/* EWM - Register accessors */</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define EWM_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define EWM_SERV_REG(base)                       ((base)-&gt;SERV)</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define EWM_CMPL_REG(base)                       ((base)-&gt;CMPL)</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define EWM_CMPH_REG(base)                       ((base)-&gt;CMPH)</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="comment">   -- EWM Register Masks</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group__EWM__Peripheral__Access__Layer.html#ga8609fc69000c45828e80571006c9c5c2"> 5885</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;</div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group__EWM__Peripheral__Access__Layer.html#ga4c690a7633d3de9e8469adc23f784085"> 5887</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define EWM_BASE_PTR                             (EWM)</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group__EWM__Peripheral__Access__Layer.html#ga1c3d806fd3948bbda5da2601cda208b4"> 5890</a></span>&#160;<span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group__EWM__Peripheral__Access__Layer.html#ga8b79ee9e363583bee6122ee3da7952b2"> 5892</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;</div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group__EWM__Peripheral__Access__Layer.html#gac4f8bfcf7bfc6874ed0b321c67dd3111"> 5894</a></span>&#160;<span class="preprocessor">#define EWM_IRQS                                 { Watchdog_IRQn }</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment">/* EWM - Register instance definitions */</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="comment">/* EWM */</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define EWM_CTRL                                 EWM_CTRL_REG(EWM)</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define EWM_SERV                                 EWM_SERV_REG(EWM)</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define EWM_CMPL                                 EWM_CMPL_REG(EWM)</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define EWM_CMPH                                 EWM_CMPH_REG(EWM)</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="comment">   -- FB Peripheral Access Layer</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;</div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR;                              </div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSMR;                              </div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSCR;                              </div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;  } CS[6];</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPMCR;                            </div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;} <a class="code" href="structFB__Type.html">FB_Type</a>, *<a class="code" href="structFB__Type.html">FB_MemMapPtr</a>;</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/* FB - Register accessors */</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define FB_CSAR_REG(base,index)                  ((base)-&gt;CS[index].CSAR)</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define FB_CSMR_REG(base,index)                  ((base)-&gt;CS[index].CSMR)</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define FB_CSCR_REG(base,index)                  ((base)-&gt;CS[index].CSCR)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define FB_CSPMCR_REG(base)                      ((base)-&gt;CSPMCR)</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment">   -- FB Register Masks</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment">/* CSAR Bit Fields */</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define FB_CSAR_BA_MASK                          0xFFFF0000u</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define FB_CSAR_BA_SHIFT                         16</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSAR_BA_SHIFT))&amp;FB_CSAR_BA_MASK)</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="comment">/* CSMR Bit Fields */</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define FB_CSMR_V_MASK                           0x1u</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define FB_CSMR_V_SHIFT                          0</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define FB_CSMR_WP_MASK                          0x100u</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define FB_CSMR_WP_SHIFT                         8</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_MASK                         0xFFFF0000u</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        16</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSMR_BAM_SHIFT))&amp;FB_CSMR_BAM_MASK)</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment">/* CSCR Bit Fields */</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_MASK                        0x8u</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       3</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_MASK                        0x10u</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       4</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_MASK                         0x20u</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        5</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define FB_CSCR_PS_MASK                          0xC0u</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define FB_CSCR_PS_SHIFT                         6</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_PS_SHIFT))&amp;FB_CSCR_PS_MASK)</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define FB_CSCR_AA_MASK                          0x100u</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define FB_CSCR_AA_SHIFT                         8</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_MASK                         0x200u</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        9</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define FB_CSCR_WS_MASK                          0xFC00u</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define FB_CSCR_WS_SHIFT                         10</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WS_SHIFT))&amp;FB_CSCR_WS_MASK)</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_MASK                        0x30000u</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       16</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WRAH_SHIFT))&amp;FB_CSCR_WRAH_MASK)</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_MASK                        0xC0000u</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       18</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_RDAH_SHIFT))&amp;FB_CSCR_RDAH_MASK)</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_MASK                        0x300000u</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       20</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_ASET_SHIFT))&amp;FB_CSCR_ASET_MASK)</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_MASK                        0x400000u</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       22</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       0x800000u</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      23</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_MASK                         0xFC000000u</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        26</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_SWS_SHIFT))&amp;FB_CSCR_SWS_MASK)</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment">/* CSPMCR Bit Fields */</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    0xF000u</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   12</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP5_SHIFT))&amp;FB_CSPMCR_GROUP5_MASK)</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    0xF0000u</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   16</span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP4_SHIFT))&amp;FB_CSPMCR_GROUP4_MASK)</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    0xF00000u</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   20</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP3_SHIFT))&amp;FB_CSPMCR_GROUP3_MASK)</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    0xF000000u</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   24</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP2_SHIFT))&amp;FB_CSPMCR_GROUP2_MASK)</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    0xF0000000u</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   28</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP1_SHIFT))&amp;FB_CSPMCR_GROUP1_MASK)</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160; <span class="comment">/* end of group FB_Register_Masks */</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;</div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;</div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment">/* FB - Peripheral instance base addresses */</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group__FB__Peripheral__Access__Layer.html#ga0d4d1f953f53702b3ffbbc10fb7ec30d"> 6042</a></span>&#160;<span class="preprocessor">#define FB_BASE                                  (0x4000C000u)</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;</div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group__FB__Peripheral__Access__Layer.html#gafa56f653aa38688ca538ba26fcde993c"> 6044</a></span>&#160;<span class="preprocessor">#define FB                                       ((FB_Type *)FB_BASE)</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define FB_BASE_PTR                              (FB)</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;</div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group__FB__Peripheral__Access__Layer.html#gaaf7a0f4fce443d227db43982f175a3fb"> 6047</a></span>&#160;<span class="preprocessor">#define FB_BASE_ADDRS                            { FB_BASE }</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;</div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group__FB__Peripheral__Access__Layer.html#ga0aa36a3189de1e68b58234782768941a"> 6049</a></span>&#160;<span class="preprocessor">#define FB_BASE_PTRS                             { FB }</span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;</div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">/* FB - Register instance definitions */</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment">/* FB */</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define FB_CSAR0                                 FB_CSAR_REG(FB,0)</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define FB_CSMR0                                 FB_CSMR_REG(FB,0)</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define FB_CSCR0                                 FB_CSCR_REG(FB,0)</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define FB_CSAR1                                 FB_CSAR_REG(FB,1)</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define FB_CSMR1                                 FB_CSMR_REG(FB,1)</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define FB_CSCR1                                 FB_CSCR_REG(FB,1)</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define FB_CSAR2                                 FB_CSAR_REG(FB,2)</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define FB_CSMR2                                 FB_CSMR_REG(FB,2)</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define FB_CSCR2                                 FB_CSCR_REG(FB,2)</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define FB_CSAR3                                 FB_CSAR_REG(FB,3)</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define FB_CSMR3                                 FB_CSMR_REG(FB,3)</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define FB_CSCR3                                 FB_CSCR_REG(FB,3)</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define FB_CSAR4                                 FB_CSAR_REG(FB,4)</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define FB_CSMR4                                 FB_CSMR_REG(FB,4)</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define FB_CSCR4                                 FB_CSCR_REG(FB,4)</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define FB_CSAR5                                 FB_CSAR_REG(FB,5)</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define FB_CSMR5                                 FB_CSMR_REG(FB,5)</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define FB_CSCR5                                 FB_CSCR_REG(FB,5)</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define FB_CSPMCR                                FB_CSPMCR_REG(FB)</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="comment">/* FB - Register array accessors */</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define FB_CSAR(index)                           FB_CSAR_REG(FB,index)</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define FB_CSMR(index)                           FB_CSMR_REG(FB,index)</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define FB_CSCR(index)                           FB_CSCR_REG(FB,index)</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160; <span class="comment">/* end of group FB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment">   -- FMC Peripheral Access Layer</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFAPR;                             </div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB0CR;                            </div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB1CR;                            </div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;       uint8_t RESERVED_0[244];</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW0S[4];                       </div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW1S[4];                       </div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW2S[4];                       </div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW3S[4];                       </div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;       uint8_t RESERVED_1[192];</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x20, index2*0x8 */</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_U;                            </div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_L;                            </div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;  } SET[4][4];</div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;} <a class="code" href="structFMC__Type.html">FMC_Type</a>, *<a class="code" href="structFMC__Type.html">FMC_MemMapPtr</a>;</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;</div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="comment">/* FMC - Register accessors */</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define FMC_PFAPR_REG(base)                      ((base)-&gt;PFAPR)</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_REG(base)                     ((base)-&gt;PFB0CR)</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_REG(base)                     ((base)-&gt;PFB1CR)</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_REG(base,index)             ((base)-&gt;TAGVDW0S[index])</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_REG(base,index)             ((base)-&gt;TAGVDW1S[index])</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_REG(base,index)             ((base)-&gt;TAGVDW2S[index])</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_REG(base,index)             ((base)-&gt;TAGVDW3S[index])</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define FMC_DATA_U_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_U)</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define FMC_DATA_L_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_L)</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;</div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="comment">   -- FMC Register Masks</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;</div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">/* PFB0CR Bit Fields */</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   0x1u</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    0x2u</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    0x4u</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2</span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    0x8u</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    0x10u</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      0xE0u</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK)</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     0x60000u</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK)</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  0x80000u</span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 0xF00000u</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK)</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 0xF000000u</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK)</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK)</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="comment">/* PFB1CR Bit Fields */</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   0x1u</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    0x2u</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    0x4u</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    0x8u</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    0x10u</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     0x60000u</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK)</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK)</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="comment">/* TAGVDW0S Bit Fields */</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_valid_SHIFT                 0</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_tag_SHIFT                   5</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW0S_tag_SHIFT))&amp;FMC_TAGVDW0S_tag_MASK)</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment">/* TAGVDW1S Bit Fields */</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_valid_SHIFT                 0</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_tag_SHIFT                   5</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW1S_tag_SHIFT))&amp;FMC_TAGVDW1S_tag_MASK)</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment">/* TAGVDW2S Bit Fields */</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_valid_SHIFT                 0</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_tag_SHIFT                   5</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW2S_tag_SHIFT))&amp;FMC_TAGVDW2S_tag_MASK)</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="comment">/* TAGVDW3S Bit Fields */</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_valid_SHIFT                 0</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_tag_SHIFT                   5</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW3S_tag_SHIFT))&amp;FMC_TAGVDW3S_tag_MASK)</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment">/* DATA_U Bit Fields */</span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    0</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_U_data_SHIFT))&amp;FMC_DATA_U_data_MASK)</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment">/* DATA_L Bit Fields */</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    0</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_L_data_SHIFT))&amp;FMC_DATA_L_data_MASK)</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160; <span class="comment">/* end of group FMC_Register_Masks */</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group__FMC__Peripheral__Access__Layer.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 6285</a></span>&#160;<span class="preprocessor">#define FMC_BASE                                 (0x4001F000u)</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;</div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group__FMC__Peripheral__Access__Layer.html#ga970254e6dadedc433f57d43709636664"> 6287</a></span>&#160;<span class="preprocessor">#define FMC                                      ((FMC_Type *)FMC_BASE)</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define FMC_BASE_PTR                             (FMC)</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group__FMC__Peripheral__Access__Layer.html#ga37283f414971381846ab9da2c77096b3"> 6290</a></span>&#160;<span class="preprocessor">#define FMC_BASE_ADDRS                           { FMC_BASE }</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;</div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group__FMC__Peripheral__Access__Layer.html#ga7ad26eb02eedda3bb7e2863700c32017"> 6292</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTRS                            { FMC }</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment">/* FMC - Register instance definitions */</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment">/* FMC */</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define FMC_PFAPR                                FMC_PFAPR_REG(FMC)</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define FMC_PFB0CR                               FMC_PFB0CR_REG(FMC)</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define FMC_PFB1CR                               FMC_PFB1CR_REG(FMC)</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S0                            FMC_TAGVDW0S_REG(FMC,0)</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S1                            FMC_TAGVDW0S_REG(FMC,1)</span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S2                            FMC_TAGVDW0S_REG(FMC,2)</span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S3                            FMC_TAGVDW0S_REG(FMC,3)</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S0                            FMC_TAGVDW1S_REG(FMC,0)</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S1                            FMC_TAGVDW1S_REG(FMC,1)</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S2                            FMC_TAGVDW1S_REG(FMC,2)</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S3                            FMC_TAGVDW1S_REG(FMC,3)</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S0                            FMC_TAGVDW2S_REG(FMC,0)</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S1                            FMC_TAGVDW2S_REG(FMC,1)</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S2                            FMC_TAGVDW2S_REG(FMC,2)</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S3                            FMC_TAGVDW2S_REG(FMC,3)</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S0                            FMC_TAGVDW3S_REG(FMC,0)</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S1                            FMC_TAGVDW3S_REG(FMC,1)</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S2                            FMC_TAGVDW3S_REG(FMC,2)</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S3                            FMC_TAGVDW3S_REG(FMC,3)</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define FMC_DATAW0S0U                            FMC_DATA_U_REG(FMC,0,0)</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define FMC_DATAW0S0L                            FMC_DATA_L_REG(FMC,0,0)</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define FMC_DATAW0S1U                            FMC_DATA_U_REG(FMC,0,1)</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define FMC_DATAW0S1L                            FMC_DATA_L_REG(FMC,0,1)</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define FMC_DATAW0S2U                            FMC_DATA_U_REG(FMC,0,2)</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define FMC_DATAW0S2L                            FMC_DATA_L_REG(FMC,0,2)</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define FMC_DATAW0S3U                            FMC_DATA_U_REG(FMC,0,3)</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define FMC_DATAW0S3L                            FMC_DATA_L_REG(FMC,0,3)</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define FMC_DATAW1S0U                            FMC_DATA_U_REG(FMC,1,0)</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define FMC_DATAW1S0L                            FMC_DATA_L_REG(FMC,1,0)</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define FMC_DATAW1S1U                            FMC_DATA_U_REG(FMC,1,1)</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define FMC_DATAW1S1L                            FMC_DATA_L_REG(FMC,1,1)</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define FMC_DATAW1S2U                            FMC_DATA_U_REG(FMC,1,2)</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define FMC_DATAW1S2L                            FMC_DATA_L_REG(FMC,1,2)</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define FMC_DATAW1S3U                            FMC_DATA_U_REG(FMC,1,3)</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define FMC_DATAW1S3L                            FMC_DATA_L_REG(FMC,1,3)</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define FMC_DATAW2S0U                            FMC_DATA_U_REG(FMC,2,0)</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define FMC_DATAW2S0L                            FMC_DATA_L_REG(FMC,2,0)</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define FMC_DATAW2S1U                            FMC_DATA_U_REG(FMC,2,1)</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define FMC_DATAW2S1L                            FMC_DATA_L_REG(FMC,2,1)</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define FMC_DATAW2S2U                            FMC_DATA_U_REG(FMC,2,2)</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define FMC_DATAW2S2L                            FMC_DATA_L_REG(FMC,2,2)</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define FMC_DATAW2S3U                            FMC_DATA_U_REG(FMC,2,3)</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define FMC_DATAW2S3L                            FMC_DATA_L_REG(FMC,2,3)</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define FMC_DATAW3S0U                            FMC_DATA_U_REG(FMC,3,0)</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define FMC_DATAW3S0L                            FMC_DATA_L_REG(FMC,3,0)</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define FMC_DATAW3S1U                            FMC_DATA_U_REG(FMC,3,1)</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define FMC_DATAW3S1L                            FMC_DATA_L_REG(FMC,3,1)</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define FMC_DATAW3S2U                            FMC_DATA_U_REG(FMC,3,2)</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define FMC_DATAW3S2L                            FMC_DATA_L_REG(FMC,3,2)</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define FMC_DATAW3S3U                            FMC_DATA_U_REG(FMC,3,3)</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define FMC_DATAW3S3L                            FMC_DATA_L_REG(FMC,3,3)</span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="comment">/* FMC - Register array accessors */</span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S(index)                      FMC_TAGVDW0S_REG(FMC,index)</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S(index)                      FMC_TAGVDW1S_REG(FMC,index)</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S(index)                      FMC_TAGVDW2S_REG(FMC,index)</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S(index)                      FMC_TAGVDW3S_REG(FMC,index)</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define FMC_DATA_U(index,index2)                 FMC_DATA_U_REG(FMC,index,index2)</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define FMC_DATA_L(index,index2)                 FMC_DATA_L_REG(FMC,index,index2)</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;</div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160; <span class="comment">/* end of group FMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="comment">   -- FTFE Peripheral Access Layer</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;</div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FSTAT;                              </div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCNFG;                              </div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB3;                             </div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB2;                             </div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB1;                             </div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB0;                             </div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB7;                             </div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB6;                             </div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB5;                             </div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB4;                             </div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBB;                             </div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBA;                             </div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB9;                             </div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB8;                             </div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT3;                             </div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT2;                             </div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT1;                             </div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT0;                             </div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FEPROT;                             </div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FDPROT;                             </div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;} <a class="code" href="structFTFE__Type.html">FTFE_Type</a>, *<a class="code" href="structFTFE__Type.html">FTFE_MemMapPtr</a>;</div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="comment">   -- FTFE - Register accessor macros</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="comment">/* FTFE - Register accessors */</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define FTFE_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define FTFE_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_REG(base)                    ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_REG(base)                    ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160; <span class="comment">/* end of group FTFE_Register_Accessor_Macros */</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="comment">   -- FTFE Register Masks</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_EEERDY_MASK                   0x1u</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_EEERDY_SHIFT                  0</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RAMRDY_MASK                   0x2u</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RAMRDY_SHIFT                  1</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_PFLSH_MASK                    0x4u</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_PFLSH_SHIFT                   2</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_SWAP_MASK                     0x8u</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_SWAP_SHIFT                    3</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_SEC_SHIFT))&amp;FTFE_FSEC_SEC_MASK)</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_FSLACC_SHIFT))&amp;FTFE_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_MEEN_SHIFT))&amp;FTFE_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_KEYEN_SHIFT))&amp;FTFE_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FOPT_OPT_SHIFT))&amp;FTFE_FOPT_OPT_MASK)</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB3_CCOBn_SHIFT))&amp;FTFE_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB2_CCOBn_SHIFT))&amp;FTFE_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB1_CCOBn_SHIFT))&amp;FTFE_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB0_CCOBn_SHIFT))&amp;FTFE_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB7_CCOBn_SHIFT))&amp;FTFE_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB6_CCOBn_SHIFT))&amp;FTFE_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB5_CCOBn_SHIFT))&amp;FTFE_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB4_CCOBn_SHIFT))&amp;FTFE_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOBB_CCOBn_SHIFT))&amp;FTFE_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOBA_CCOBn_SHIFT))&amp;FTFE_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB9_CCOBn_SHIFT))&amp;FTFE_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB8_CCOBn_SHIFT))&amp;FTFE_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT3_PROT_SHIFT))&amp;FTFE_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT2_PROT_SHIFT))&amp;FTFE_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT1_PROT_SHIFT))&amp;FTFE_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT0_PROT_SHIFT))&amp;FTFE_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT_MASK                   0xFFu</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT_SHIFT                  0</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FEPROT_EPROT_SHIFT))&amp;FTFE_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT_MASK                   0xFFu</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT_SHIFT                  0</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FDPROT_DPROT_SHIFT))&amp;FTFE_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160; <span class="comment">/* end of group FTFE_Register_Masks */</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="comment">/* FTFE - Peripheral instance base addresses */</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group__FTFE__Peripheral__Access__Layer.html#ga78ffb1457d354ca3ed49ee1b93b78193"> 6585</a></span>&#160;<span class="preprocessor">#define FTFE_BASE                                (0x40020000u)</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;</div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group__FTFE__Peripheral__Access__Layer.html#ga08e0af7718eb3edb5211071bc350605c"> 6587</a></span>&#160;<span class="preprocessor">#define FTFE                                     ((FTFE_Type *)FTFE_BASE)</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define FTFE_BASE_PTR                            (FTFE)</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;</div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group__FTFE__Peripheral__Access__Layer.html#gae4cbd5858122e7e88e3e6227507954ad"> 6590</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_ADDRS                          { FTFE_BASE }</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;</div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group__FTFE__Peripheral__Access__Layer.html#ga5ae2dee20c785365da3d603faf7a1dd2"> 6592</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_PTRS                           { FTFE }</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;</div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group__FTFE__Peripheral__Access__Layer.html#gaaac748d7395492209690894787db8ce0"> 6594</a></span>&#160;<span class="preprocessor">#define FTFE_COMMAND_COMPLETE_IRQS               { FTFE_IRQn }</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define FTFE_READ_COLLISION_IRQS                 { Read_Collision_IRQn }</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="comment">   -- FTFE - Register accessor macros</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="comment">/* FTFE - Register instance definitions */</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment">/* FTFE */</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define FTFE_FSTAT                               FTFE_FSTAT_REG(FTFE)</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define FTFE_FCNFG                               FTFE_FCNFG_REG(FTFE)</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define FTFE_FSEC                                FTFE_FSEC_REG(FTFE)</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define FTFE_FOPT                                FTFE_FOPT_REG(FTFE)</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3                              FTFE_FCCOB3_REG(FTFE)</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2                              FTFE_FCCOB2_REG(FTFE)</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1                              FTFE_FCCOB1_REG(FTFE)</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0                              FTFE_FCCOB0_REG(FTFE)</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7                              FTFE_FCCOB7_REG(FTFE)</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6                              FTFE_FCCOB6_REG(FTFE)</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5                              FTFE_FCCOB5_REG(FTFE)</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4                              FTFE_FCCOB4_REG(FTFE)</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB                              FTFE_FCCOBB_REG(FTFE)</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA                              FTFE_FCCOBA_REG(FTFE)</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9                              FTFE_FCCOB9_REG(FTFE)</span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8                              FTFE_FCCOB8_REG(FTFE)</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define FTFE_FPROT3                              FTFE_FPROT3_REG(FTFE)</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="preprocessor">#define FTFE_FPROT2                              FTFE_FPROT2_REG(FTFE)</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define FTFE_FPROT1                              FTFE_FPROT1_REG(FTFE)</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define FTFE_FPROT0                              FTFE_FPROT0_REG(FTFE)</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define FTFE_FEPROT                              FTFE_FEPROT_REG(FTFE)</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">#define FTFE_FDPROT                              FTFE_FDPROT_REG(FTFE)</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160; <span class="comment">/* end of group FTFE_Register_Accessor_Macros */</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;</div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160; <span class="comment">/* end of group FTFE_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;                               </div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnSC;                              </div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnV;                               </div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;  } CONTROLS[8];</div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTIN;                             </div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STATUS;                            </div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODE;                              </div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNC;                              </div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTINIT;                           </div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTMASK;                           </div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMBINE;                           </div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEADTIME;                          </div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTTRIG;                           </div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;                               </div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMS;                               </div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER;                            </div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCTRL;                           </div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QDCTRL;                            </div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONF;                              </div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTPOL;                            </div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNCONF;                           </div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INVCTRL;                           </div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWOCTRL;                           </div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWMLOAD;                           </div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;} <a class="code" href="structFTM__Type.html">FTM_Type</a>, *<a class="code" href="structFTM__Type.html">FTM_MemMapPtr</a>;</div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;</div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;</div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="comment">/* FTM - Register accessors */</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define FTM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define FTM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define FTM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define FTM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define FTM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define FTM_CNTIN_REG(base)                      ((base)-&gt;CNTIN)</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define FTM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define FTM_MODE_REG(base)                       ((base)-&gt;MODE)</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define FTM_SYNC_REG(base)                       ((base)-&gt;SYNC)</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_REG(base)                    ((base)-&gt;OUTINIT)</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_REG(base)                    ((base)-&gt;OUTMASK)</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define FTM_COMBINE_REG(base)                    ((base)-&gt;COMBINE)</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_REG(base)                   ((base)-&gt;DEADTIME)</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_REG(base)                    ((base)-&gt;EXTTRIG)</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define FTM_POL_REG(base)                        ((base)-&gt;POL)</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define FTM_FMS_REG(base)                        ((base)-&gt;FMS)</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define FTM_FILTER_REG(base)                     ((base)-&gt;FILTER)</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_REG(base)                    ((base)-&gt;FLTCTRL)</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_REG(base)                     ((base)-&gt;QDCTRL)</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define FTM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_REG(base)                     ((base)-&gt;FLTPOL)</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_REG(base)                    ((base)-&gt;SYNCONF)</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_REG(base)                    ((base)-&gt;INVCTRL)</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_REG(base)                    ((base)-&gt;SWOCTRL)</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_REG(base)                    ((base)-&gt;PWMLOAD)</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;</div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="comment">   -- FTM Register Masks</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/* POL Bit Fields */</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;</div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;</div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 7144</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;</div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#gac20d96b96f80ded87aa187f7519699ee"> 7146</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define FTM0_BASE_PTR                            (FTM0)</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;</div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 7149</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;</div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga48157ff57e27603582bc154901d44301"> 7151</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define FTM1_BASE_PTR                            (FTM1)</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;</div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga5f4976435e0a348f88929eaf23157bad"> 7154</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;</div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 7156</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define FTM2_BASE_PTR                            (FTM2)</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;</div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#gad7c56aa0db6bb5d095ce67d04031c615"> 7159</a></span>&#160;<span class="preprocessor">#define FTM3_BASE                                (0x400B9000u)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;</div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49"> 7161</a></span>&#160;<span class="preprocessor">#define FTM3                                     ((FTM_Type *)FTM3_BASE)</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define FTM3_BASE_PTR                            (FTM3)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;</div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga1477faad9a1808496012f4671f34f21d"> 7164</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;</div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 7166</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3 }</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;</div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group__FTM__Peripheral__Access__Layer.html#ga2d6f3040cb83685eaa149fb202e070b5"> 7168</a></span>&#160;<span class="preprocessor">#define FTM_IRQS                                 { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;</div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="comment">/* FTM - Register instance definitions */</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="comment">/* FTM0 */</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define FTM0_SC                                  FTM_SC_REG(FTM0)</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define FTM0_CNT                                 FTM_CNT_REG(FTM0)</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define FTM0_MOD                                 FTM_MOD_REG(FTM0)</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define FTM0_C0SC                                FTM_CnSC_REG(FTM0,0)</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define FTM0_C0V                                 FTM_CnV_REG(FTM0,0)</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define FTM0_C1SC                                FTM_CnSC_REG(FTM0,1)</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define FTM0_C1V                                 FTM_CnV_REG(FTM0,1)</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define FTM0_C2SC                                FTM_CnSC_REG(FTM0,2)</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">#define FTM0_C2V                                 FTM_CnV_REG(FTM0,2)</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define FTM0_C3SC                                FTM_CnSC_REG(FTM0,3)</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define FTM0_C3V                                 FTM_CnV_REG(FTM0,3)</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define FTM0_C4SC                                FTM_CnSC_REG(FTM0,4)</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define FTM0_C4V                                 FTM_CnV_REG(FTM0,4)</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define FTM0_C5SC                                FTM_CnSC_REG(FTM0,5)</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define FTM0_C5V                                 FTM_CnV_REG(FTM0,5)</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define FTM0_C6SC                                FTM_CnSC_REG(FTM0,6)</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">#define FTM0_C6V                                 FTM_CnV_REG(FTM0,6)</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define FTM0_C7SC                                FTM_CnSC_REG(FTM0,7)</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define FTM0_C7V                                 FTM_CnV_REG(FTM0,7)</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">#define FTM0_CNTIN                               FTM_CNTIN_REG(FTM0)</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define FTM0_STATUS                              FTM_STATUS_REG(FTM0)</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define FTM0_MODE                                FTM_MODE_REG(FTM0)</span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define FTM0_SYNC                                FTM_SYNC_REG(FTM0)</span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define FTM0_OUTINIT                             FTM_OUTINIT_REG(FTM0)</span></div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define FTM0_OUTMASK                             FTM_OUTMASK_REG(FTM0)</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define FTM0_COMBINE                             FTM_COMBINE_REG(FTM0)</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define FTM0_DEADTIME                            FTM_DEADTIME_REG(FTM0)</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define FTM0_EXTTRIG                             FTM_EXTTRIG_REG(FTM0)</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define FTM0_POL                                 FTM_POL_REG(FTM0)</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define FTM0_FMS                                 FTM_FMS_REG(FTM0)</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define FTM0_FILTER                              FTM_FILTER_REG(FTM0)</span></div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define FTM0_FLTCTRL                             FTM_FLTCTRL_REG(FTM0)</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define FTM0_QDCTRL                              FTM_QDCTRL_REG(FTM0)</span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define FTM0_CONF                                FTM_CONF_REG(FTM0)</span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define FTM0_FLTPOL                              FTM_FLTPOL_REG(FTM0)</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define FTM0_SYNCONF                             FTM_SYNCONF_REG(FTM0)</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define FTM0_INVCTRL                             FTM_INVCTRL_REG(FTM0)</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor">#define FTM0_SWOCTRL                             FTM_SWOCTRL_REG(FTM0)</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor">#define FTM0_PWMLOAD                             FTM_PWMLOAD_REG(FTM0)</span></div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">/* FTM1 */</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define FTM1_SC                                  FTM_SC_REG(FTM1)</span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define FTM1_CNT                                 FTM_CNT_REG(FTM1)</span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define FTM1_MOD                                 FTM_MOD_REG(FTM1)</span></div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define FTM1_C0SC                                FTM_CnSC_REG(FTM1,0)</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define FTM1_C0V                                 FTM_CnV_REG(FTM1,0)</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define FTM1_C1SC                                FTM_CnSC_REG(FTM1,1)</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define FTM1_C1V                                 FTM_CnV_REG(FTM1,1)</span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define FTM1_CNTIN                               FTM_CNTIN_REG(FTM1)</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define FTM1_STATUS                              FTM_STATUS_REG(FTM1)</span></div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define FTM1_MODE                                FTM_MODE_REG(FTM1)</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define FTM1_SYNC                                FTM_SYNC_REG(FTM1)</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define FTM1_OUTINIT                             FTM_OUTINIT_REG(FTM1)</span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor">#define FTM1_OUTMASK                             FTM_OUTMASK_REG(FTM1)</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define FTM1_COMBINE                             FTM_COMBINE_REG(FTM1)</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define FTM1_DEADTIME                            FTM_DEADTIME_REG(FTM1)</span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define FTM1_EXTTRIG                             FTM_EXTTRIG_REG(FTM1)</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define FTM1_POL                                 FTM_POL_REG(FTM1)</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define FTM1_FMS                                 FTM_FMS_REG(FTM1)</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define FTM1_FILTER                              FTM_FILTER_REG(FTM1)</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">#define FTM1_FLTCTRL                             FTM_FLTCTRL_REG(FTM1)</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define FTM1_QDCTRL                              FTM_QDCTRL_REG(FTM1)</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define FTM1_CONF                                FTM_CONF_REG(FTM1)</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define FTM1_FLTPOL                              FTM_FLTPOL_REG(FTM1)</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define FTM1_SYNCONF                             FTM_SYNCONF_REG(FTM1)</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define FTM1_INVCTRL                             FTM_INVCTRL_REG(FTM1)</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define FTM1_SWOCTRL                             FTM_SWOCTRL_REG(FTM1)</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define FTM1_PWMLOAD                             FTM_PWMLOAD_REG(FTM1)</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="comment">/* FTM2 */</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define FTM2_SC                                  FTM_SC_REG(FTM2)</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define FTM2_CNT                                 FTM_CNT_REG(FTM2)</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define FTM2_MOD                                 FTM_MOD_REG(FTM2)</span></div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor">#define FTM2_C0SC                                FTM_CnSC_REG(FTM2,0)</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor">#define FTM2_C0V                                 FTM_CnV_REG(FTM2,0)</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define FTM2_C1SC                                FTM_CnSC_REG(FTM2,1)</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define FTM2_C1V                                 FTM_CnV_REG(FTM2,1)</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define FTM2_CNTIN                               FTM_CNTIN_REG(FTM2)</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define FTM2_STATUS                              FTM_STATUS_REG(FTM2)</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define FTM2_MODE                                FTM_MODE_REG(FTM2)</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define FTM2_SYNC                                FTM_SYNC_REG(FTM2)</span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define FTM2_OUTINIT                             FTM_OUTINIT_REG(FTM2)</span></div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define FTM2_OUTMASK                             FTM_OUTMASK_REG(FTM2)</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">#define FTM2_COMBINE                             FTM_COMBINE_REG(FTM2)</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">#define FTM2_DEADTIME                            FTM_DEADTIME_REG(FTM2)</span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor">#define FTM2_EXTTRIG                             FTM_EXTTRIG_REG(FTM2)</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define FTM2_POL                                 FTM_POL_REG(FTM2)</span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define FTM2_FMS                                 FTM_FMS_REG(FTM2)</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define FTM2_FILTER                              FTM_FILTER_REG(FTM2)</span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define FTM2_FLTCTRL                             FTM_FLTCTRL_REG(FTM2)</span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define FTM2_QDCTRL                              FTM_QDCTRL_REG(FTM2)</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define FTM2_CONF                                FTM_CONF_REG(FTM2)</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define FTM2_FLTPOL                              FTM_FLTPOL_REG(FTM2)</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define FTM2_SYNCONF                             FTM_SYNCONF_REG(FTM2)</span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define FTM2_INVCTRL                             FTM_INVCTRL_REG(FTM2)</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define FTM2_SWOCTRL                             FTM_SWOCTRL_REG(FTM2)</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define FTM2_PWMLOAD                             FTM_PWMLOAD_REG(FTM2)</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="comment">/* FTM3 */</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define FTM3_SC                                  FTM_SC_REG(FTM3)</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define FTM3_CNT                                 FTM_CNT_REG(FTM3)</span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define FTM3_MOD                                 FTM_MOD_REG(FTM3)</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define FTM3_C0SC                                FTM_CnSC_REG(FTM3,0)</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define FTM3_C0V                                 FTM_CnV_REG(FTM3,0)</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define FTM3_C1SC                                FTM_CnSC_REG(FTM3,1)</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define FTM3_C1V                                 FTM_CnV_REG(FTM3,1)</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define FTM3_C2SC                                FTM_CnSC_REG(FTM3,2)</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define FTM3_C2V                                 FTM_CnV_REG(FTM3,2)</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define FTM3_C3SC                                FTM_CnSC_REG(FTM3,3)</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor">#define FTM3_C3V                                 FTM_CnV_REG(FTM3,3)</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define FTM3_C4SC                                FTM_CnSC_REG(FTM3,4)</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define FTM3_C4V                                 FTM_CnV_REG(FTM3,4)</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define FTM3_C5SC                                FTM_CnSC_REG(FTM3,5)</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define FTM3_C5V                                 FTM_CnV_REG(FTM3,5)</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define FTM3_C6SC                                FTM_CnSC_REG(FTM3,6)</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define FTM3_C6V                                 FTM_CnV_REG(FTM3,6)</span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define FTM3_C7SC                                FTM_CnSC_REG(FTM3,7)</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define FTM3_C7V                                 FTM_CnV_REG(FTM3,7)</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define FTM3_CNTIN                               FTM_CNTIN_REG(FTM3)</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define FTM3_STATUS                              FTM_STATUS_REG(FTM3)</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define FTM3_MODE                                FTM_MODE_REG(FTM3)</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define FTM3_SYNC                                FTM_SYNC_REG(FTM3)</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define FTM3_OUTINIT                             FTM_OUTINIT_REG(FTM3)</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define FTM3_OUTMASK                             FTM_OUTMASK_REG(FTM3)</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define FTM3_COMBINE                             FTM_COMBINE_REG(FTM3)</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define FTM3_DEADTIME                            FTM_DEADTIME_REG(FTM3)</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define FTM3_EXTTRIG                             FTM_EXTTRIG_REG(FTM3)</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define FTM3_POL                                 FTM_POL_REG(FTM3)</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define FTM3_FMS                                 FTM_FMS_REG(FTM3)</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define FTM3_FILTER                              FTM_FILTER_REG(FTM3)</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define FTM3_FLTCTRL                             FTM_FLTCTRL_REG(FTM3)</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define FTM3_QDCTRL                              FTM_QDCTRL_REG(FTM3)</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define FTM3_CONF                                FTM_CONF_REG(FTM3)</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define FTM3_FLTPOL                              FTM_FLTPOL_REG(FTM3)</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define FTM3_SYNCONF                             FTM_SYNCONF_REG(FTM3)</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define FTM3_INVCTRL                             FTM_INVCTRL_REG(FTM3)</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define FTM3_SWOCTRL                             FTM_SWOCTRL_REG(FTM3)</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define FTM3_PWMLOAD                             FTM_PWMLOAD_REG(FTM3)</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;</div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* FTM - Register array accessors */</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define FTM0_CnSC(index)                         FTM_CnSC_REG(FTM0,index)</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define FTM1_CnSC(index)                         FTM_CnSC_REG(FTM1,index)</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define FTM2_CnSC(index)                         FTM_CnSC_REG(FTM2,index)</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define FTM3_CnSC(index)                         FTM_CnSC_REG(FTM3,index)</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define FTM0_CnV(index)                          FTM_CnV_REG(FTM0,index)</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define FTM1_CnV(index)                          FTM_CnV_REG(FTM1,index)</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define FTM2_CnV(index)                          FTM_CnV_REG(FTM2,index)</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define FTM3_CnV(index)                          FTM_CnV_REG(FTM3,index)</span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;</div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;</div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDOR;                              </div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PSOR;                              </div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PCOR;                              </div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PTOR;                              </div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PDIR;                              </div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDDR;                              </div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;} <a class="code" href="structGPIO__Type.html">GPIO_Type</a>, *<a class="code" href="structGPIO__Type.html">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;</div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;</div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;</div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;</div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;</div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;</div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 7421</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;</div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 7423</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             (PTA)</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;</div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 7426</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;</div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 7428</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             (PTB)</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;</div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gafee763d072e472e36b335f8944b5de96"> 7431</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;</div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 7433</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             (PTC)</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;</div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 7436</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;</div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gacee2910b398755be94f612b243052efe"> 7438</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             (PTD)</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;</div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 7441</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;</div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 7443</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             (PTE)</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;</div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga7f97513de5235b3600dc07bf327fe315"> 7446</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;</div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 7448</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;</div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;</div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="comment">/* PTA */</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(PTA)</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(PTA)</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(PTA)</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(PTA)</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(PTA)</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(PTA)</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/* PTB */</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(PTB)</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(PTB)</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(PTB)</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(PTB)</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(PTB)</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(PTB)</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="comment">/* PTC */</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(PTC)</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(PTC)</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(PTC)</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(PTC)</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(PTC)</span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(PTC)</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">/* PTD */</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(PTD)</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(PTD)</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(PTD)</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(PTD)</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(PTD)</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(PTD)</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="comment">/* PTE */</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(PTE)</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(PTE)</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(PTE)</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(PTE)</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(PTE)</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(PTE)</span></div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;</div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;</div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;</div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A1;                                 </div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F;                                  </div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FLT;                                </div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RA;                                 </div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMB;                                </div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A2;                                 </div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTH;                               </div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTL;                               </div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;} <a class="code" href="structI2C__Type.html">I2C_Type</a>, *<a class="code" href="structI2C__Type.html">I2C_MemMapPtr</a>;</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;</div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;</div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;</div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;</div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0xFu</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_MASK                      0x10u</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_SHIFT                     4</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_MASK                        0x20u</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_SHIFT                       5</span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;</div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;</div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gabf0928baf4e4350633ca9050b65d1939"> 7686</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;</div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#ga86abb2e8858d177c04e60c41e9242045"> 7688</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            (I2C0)</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;</div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 7691</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;</div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 7693</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            (I2C1)</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;</div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#ga04bda70f25c795fb79f163b633ad4a5d"> 7696</a></span>&#160;<span class="preprocessor">#define I2C2_BASE                                (0x400E6000u)</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;</div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 7698</a></span>&#160;<span class="preprocessor">#define I2C2                                     ((I2C_Type *)I2C2_BASE)</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define I2C2_BASE_PTR                            (I2C2)</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;</div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 7701</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE, I2C2_BASE }</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;</div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gaee17f364d6d1712b62774e6c33dea554"> 7703</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1, I2C2 }</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;</div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gaa8773ffc80a322ac3833d4ad1853185a"> 7705</a></span>&#160;<span class="preprocessor">#define I2C_IRQS                                 { I2C0_IRQn, I2C1_IRQn, I2C2_IRQn }</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;</div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;</div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0)</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0)</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0)</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0)</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0)</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0)</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0)</span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0)</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0)</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0)</span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0)</span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0)</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="comment">/* I2C1 */</span></div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1)</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1)</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1)</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1)</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1)</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1)</span></div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1)</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1)</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1)</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1)</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1)</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1)</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment">/* I2C2 */</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor">#define I2C2_A1                                  I2C_A1_REG(I2C2)</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">#define I2C2_F                                   I2C_F_REG(I2C2)</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define I2C2_C1                                  I2C_C1_REG(I2C2)</span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor">#define I2C2_S                                   I2C_S_REG(I2C2)</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define I2C2_D                                   I2C_D_REG(I2C2)</span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define I2C2_C2                                  I2C_C2_REG(I2C2)</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="preprocessor">#define I2C2_FLT                                 I2C_FLT_REG(I2C2)</span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define I2C2_RA                                  I2C_RA_REG(I2C2)</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor">#define I2C2_SMB                                 I2C_SMB_REG(I2C2)</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor">#define I2C2_A2                                  I2C_A2_REG(I2C2)</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define I2C2_SLTH                                I2C_SLTH_REG(I2C2)</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">#define I2C2_SLTL                                I2C_SLTL_REG(I2C2)</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;</div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;</div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;</div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="comment">   -- I2S Peripheral Access Layer</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;</div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR;                              </div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR1;                              </div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR2;                              </div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR3;                              </div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR4;                              </div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR5;                              </div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[2];                            </div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[2];                            </div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;       uint8_t RESERVED_2[24];</div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMR;                               </div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;       uint8_t RESERVED_3[28];</div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCSR;                              </div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR1;                              </div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR2;                              </div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR3;                              </div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR4;                              </div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR5;                              </div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;       uint8_t RESERVED_4[8];</div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[2];                            </div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;       uint8_t RESERVED_5[24];</div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[2];                            </div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;       uint8_t RESERVED_6[24];</div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR;                               </div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;                               </div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDR;                               </div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;} <a class="code" href="structI2S__Type.html">I2S_Type</a>, *<a class="code" href="structI2S__Type.html">I2S_MemMapPtr</a>;</div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;</div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;</div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="comment">/* I2S - Register accessors */</span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define I2S_TCSR_REG(base)                       ((base)-&gt;TCSR)</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define I2S_TCR1_REG(base)                       ((base)-&gt;TCR1)</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define I2S_TCR2_REG(base)                       ((base)-&gt;TCR2)</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define I2S_TCR3_REG(base)                       ((base)-&gt;TCR3)</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define I2S_TCR4_REG(base)                       ((base)-&gt;TCR4)</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define I2S_TCR5_REG(base)                       ((base)-&gt;TCR5)</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define I2S_TDR_REG(base,index)                  ((base)-&gt;TDR[index])</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define I2S_TFR_REG(base,index)                  ((base)-&gt;TFR[index])</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define I2S_TMR_REG(base)                        ((base)-&gt;TMR)</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define I2S_RCSR_REG(base)                       ((base)-&gt;RCSR)</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">#define I2S_RCR1_REG(base)                       ((base)-&gt;RCR1)</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#define I2S_RCR2_REG(base)                       ((base)-&gt;RCR2)</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define I2S_RCR3_REG(base)                       ((base)-&gt;RCR3)</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#define I2S_RCR4_REG(base)                       ((base)-&gt;RCR4)</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define I2S_RCR5_REG(base)                       ((base)-&gt;RCR5)</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor">#define I2S_RDR_REG(base,index)                  ((base)-&gt;RDR[index])</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define I2S_RFR_REG(base,index)                  ((base)-&gt;RFR[index])</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#define I2S_RMR_REG(base)                        ((base)-&gt;RMR)</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define I2S_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define I2S_MDR_REG(base)                        ((base)-&gt;MDR)</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;</div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;</div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="comment">   -- I2S Register Masks</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;</div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      0</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      8</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       16</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_MASK                         0x80000000u</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="comment">/* TCR1 Bit Fields */</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_MASK                        0x7u</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       0</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR1_TFW_SHIFT))&amp;I2S_TCR1_TFW_MASK)</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      26</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_MSEL_SHIFT))&amp;I2S_TCR2_MSEL_MASK)</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       28</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       29</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      30</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_SYNC_SHIFT))&amp;I2S_TCR2_SYNC_MASK)</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       0x1Fu</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_WDFL_SHIFT))&amp;I2S_TCR3_WDFL_MASK)</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_MASK                        0x30000u</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_TCE_SHIFT))&amp;I2S_TCR3_TCE_MASK)</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK)</span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       0x1F0000u</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FRSZ_SHIFT))&amp;I2S_TCR4_FRSZ_MASK)</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK)</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK)</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK)</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK)</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="comment">/* TFR Bit Fields */</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        0</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_RFP_SHIFT))&amp;I2S_TFR_RFP_MASK)</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        16</span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_WFP_SHIFT))&amp;I2S_TFR_WFP_MASK)</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK)</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      0</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      8</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       16</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_MASK                         0x80000000u</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31</span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="comment">/* RCR1 Bit Fields */</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_MASK                        0x7u</span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       0</span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR1_RFW_SHIFT))&amp;I2S_RCR1_RFW_MASK)</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK)</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      26</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_MSEL_SHIFT))&amp;I2S_RCR2_MSEL_MASK)</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       28</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       29</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      30</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_SYNC_SHIFT))&amp;I2S_RCR2_SYNC_MASK)</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       0x1Fu</span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_WDFL_SHIFT))&amp;I2S_RCR3_WDFL_MASK)</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_MASK                        0x30000u</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_RCE_SHIFT))&amp;I2S_RCR3_RCE_MASK)</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK)</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       0x1F0000u</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FRSZ_SHIFT))&amp;I2S_RCR4_FRSZ_MASK)</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK)</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK)</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK)</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK)</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="comment">/* RFR Bit Fields */</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        0</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_RFP_SHIFT))&amp;I2S_RFR_RFP_MASK)</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        16</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_WFP_SHIFT))&amp;I2S_RFR_WFP_MASK)</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK)</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        0x3000000u</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK)</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_MASK                         0x40000000u</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_MASK                         0x80000000u</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="comment">/* MDR Bit Fields */</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      0xFFFu</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK)</span></div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                       0xFF000u</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;</div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;</div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group__I2S__Peripheral__Access__Layer.html#ga7441a9fd88c69575185aa87244e12f85"> 8090</a></span>&#160;<span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;</div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group__I2S__Peripheral__Access__Layer.html#gadb0838291c90975e284e5f6a112f5877"> 8092</a></span>&#160;<span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="preprocessor">#define I2S0_BASE_PTR                            (I2S0)</span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;</div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group__I2S__Peripheral__Access__Layer.html#ga1c0a8f15fa8e40ce9442ca976e76cb56"> 8095</a></span>&#160;<span class="preprocessor">#define I2S_BASE_ADDRS                           { I2S0_BASE }</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;</div><div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group__I2S__Peripheral__Access__Layer.html#gad4496321b78d6de21d7434afb80480b5"> 8097</a></span>&#160;<span class="preprocessor">#define I2S_BASE_PTRS                            { I2S0 }</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;</div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group__I2S__Peripheral__Access__Layer.html#gaeca92f0fb02a87f382733e4349168b02"> 8099</a></span>&#160;<span class="preprocessor">#define I2S_RX_IRQS                              { I2S0_Rx_IRQn }</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define I2S_TX_IRQS                              { I2S0_Tx_IRQn }</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;</div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">/* I2S - Register instance definitions */</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="comment">/* I2S0 */</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor">#define I2S0_TCSR                                I2S_TCSR_REG(I2S0)</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define I2S0_TCR1                                I2S_TCR1_REG(I2S0)</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor">#define I2S0_TCR2                                I2S_TCR2_REG(I2S0)</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="preprocessor">#define I2S0_TCR3                                I2S_TCR3_REG(I2S0)</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define I2S0_TCR4                                I2S_TCR4_REG(I2S0)</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define I2S0_TCR5                                I2S_TCR5_REG(I2S0)</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define I2S0_TDR0                                I2S_TDR_REG(I2S0,0)</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor">#define I2S0_TDR1                                I2S_TDR_REG(I2S0,1)</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor">#define I2S0_TFR0                                I2S_TFR_REG(I2S0,0)</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define I2S0_TFR1                                I2S_TFR_REG(I2S0,1)</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define I2S0_TMR                                 I2S_TMR_REG(I2S0)</span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define I2S0_RCSR                                I2S_RCSR_REG(I2S0)</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define I2S0_RCR1                                I2S_RCR1_REG(I2S0)</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define I2S0_RCR2                                I2S_RCR2_REG(I2S0)</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define I2S0_RCR3                                I2S_RCR3_REG(I2S0)</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define I2S0_RCR4                                I2S_RCR4_REG(I2S0)</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define I2S0_RCR5                                I2S_RCR5_REG(I2S0)</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor">#define I2S0_RDR0                                I2S_RDR_REG(I2S0,0)</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor">#define I2S0_RDR1                                I2S_RDR_REG(I2S0,1)</span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define I2S0_RFR0                                I2S_RFR_REG(I2S0,0)</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor">#define I2S0_RFR1                                I2S_RFR_REG(I2S0,1)</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define I2S0_RMR                                 I2S_RMR_REG(I2S0)</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define I2S0_MCR                                 I2S_MCR_REG(I2S0)</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define I2S0_MDR                                 I2S_MDR_REG(I2S0)</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;</div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="comment">/* I2S - Register array accessors */</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define I2S0_TDR(index)                          I2S_TDR_REG(I2S0,index)</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor">#define I2S0_TFR(index)                          I2S_TFR_REG(I2S0,index)</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define I2S0_RDR(index)                          I2S_RDR_REG(I2S0,index)</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define I2S0_RFR(index)                          I2S_RFR_REG(I2S0,index)</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;</div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160; <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;</div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;</div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE1;                                </div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE2;                                </div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE3;                                </div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE4;                                </div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ME;                                 </div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F1;                                 </div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F2;                                 </div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t F3;                                 </div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT1;                              </div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT2;                              </div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RST;                                </div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;} <a class="code" href="structLLWU__Type.html">LLWU_Type</a>, *<a class="code" href="structLLWU__Type.html">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;</div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;</div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define LLWU_RST_REG(base)                       ((base)-&gt;RST)</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;</div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;</div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="comment">/* RST Bit Fields */</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    0x1u</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   0</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     0x2u</span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    1</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;</div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;</div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga5596067d46debe317ac368bfc5db21f8"> 8367</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;</div><div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#gaed2d6ced03dff7739533096e53983dbe"> 8369</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            (LLWU)</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;</div><div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga3d947ff94f2db32873659ceeeb8bc767"> 8372</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;</div><div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga4826d688973513cc02a2f1d4f67c336b"> 8374</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;</div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga00f85a14dffe324ff8e867f8b06f1461"> 8376</a></span>&#160;<span class="preprocessor">#define LLWU_IRQS                                { LLW_IRQn }</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;</div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU)</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU)</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU)</span></div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU)</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU)</span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU)</span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU)</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU)</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU)</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU)</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define LLWU_RST                                 LLWU_RST_REG(LLWU)</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;</div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;</div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;</div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;</div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;                               </div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR;                               </div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR;                               </div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNR;                               </div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;} <a class="code" href="structLPTMR__Type.html">LPTMR_Type</a>, *<a class="code" href="structLPTMR__Type.html">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;</div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;</div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;</div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;</div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;</div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;</div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;</div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#ga024f362857a8b928d96cf3b3f5106793"> 8500</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;</div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 8502</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          (LPTMR0)</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;</div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 8505</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#gac92660dedc63be48d689d43efc9f2c82"> 8507</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;</div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#ga5bf0032641d320fc7d486d703800c729"> 8509</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTimer_IRQn }</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;</div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;</div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0)</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0)</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0)</span></div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0)</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;</div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;</div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;</div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;</div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C6;                                 </div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC;                                 </div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVH;                              </div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVL;                              </div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7;                                 </div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C8;                                 </div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;} <a class="code" href="structMCG__Type.html">MCG_Type</a>, *<a class="code" href="structMCG__Type.html">MCG_MemMapPtr</a>;</div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;</div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;</div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;</div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;</div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;</div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_MASK                        0x4u</span></div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_SHIFT                       2</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define MCG_C2_HGO_MASK                          0x8u</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define MCG_C2_HGO_SHIFT                         3</span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_MASK                        0x30u</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT                       4</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE_SHIFT))&amp;MCG_C2_RANGE_MASK)</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_MASK                      0x40u</span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_SHIFT                     6</span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         0x80u</span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7</span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="comment">/* C7 Bit Fields */</span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       0x3u</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      0</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C7_OSCSEL_SHIFT))&amp;MCG_C7_OSCSEL_MASK)</span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        0x1u</span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       0</span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define MCG_C8_CME1_MASK                         0x20u</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor">#define MCG_C8_CME1_SHIFT                        5</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       0x80u</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      7</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;</div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;</div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 8724</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;</div><div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 8726</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             (MCG)</span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;</div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 8729</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;</div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga3e6aec328b7327acc1f7bff70bec388c"> 8731</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;</div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;</div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG)</span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG)</span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG)</span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG)</span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG)</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG)</span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG)</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG)</span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG)</span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG)</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG)</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG)</span></div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;</div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;</div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;</div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;</div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLASC;                             </div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLAMC;                             </div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISCR;                              </div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBCC;                             </div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBRL;                             </div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ETBCNT;                            </div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PID;                               </div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;} <a class="code" href="structMCM__Type.html">MCM_Type</a>, *<a class="code" href="structMCM__Type.html">MCM_MemMapPtr</a>;</div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;</div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;</div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define MCM_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor">#define MCM_ISCR_REG(base)                       ((base)-&gt;ISCR)</span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define MCM_ETBCC_REG(base)                      ((base)-&gt;ETBCC)</span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define MCM_ETBRL_REG(base)                      ((base)-&gt;ETBRL)</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_REG(base)                     ((base)-&gt;ETBCNT)</span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define MCM_PID_REG(base)                        ((base)-&gt;PID)</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;</div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;</div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;</div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_MASK                      0x3000000u</span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_SHIFT                     24</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMUAP_SHIFT))&amp;MCM_CR_SRAMUAP_MASK)</span></div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUWP_MASK                      0x4000000u</span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUWP_SHIFT                     26</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP_MASK                      0x30000000u</span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP_SHIFT                     28</span></div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMLAP_SHIFT))&amp;MCM_CR_SRAMLAP_MASK)</span></div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLWP_MASK                      0x40000000u</span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLWP_SHIFT                     30</span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="comment">/* ISCR Bit Fields */</span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define MCM_ISCR_IRQ_MASK                        0x2u</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor">#define MCM_ISCR_IRQ_SHIFT                       1</span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor">#define MCM_ISCR_NMI_MASK                        0x4u</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define MCM_ISCR_NMI_SHIFT                       2</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor">#define MCM_ISCR_DHREQ_MASK                      0x8u</span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor">#define MCM_ISCR_DHREQ_SHIFT                     3</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       0x100u</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      8</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       0x200u</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      9</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       0x400u</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      10</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       0x800u</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      11</span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       0x1000u</span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      12</span></div><div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       0x8000u</span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      15</span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      0x1000000u</span></div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     24</span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      0x2000000u</span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     25</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      0x4000000u</span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     26</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      0x8000000u</span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     27</span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      0x10000000u</span></div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     28</span></div><div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      0x80000000u</span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     31</span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="comment">/* ETBCC Bit Fields */</span></div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     0x1u</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    0</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      0x6u</span></div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     1</span></div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCC_RSPT_SHIFT))&amp;MCM_ETBCC_RSPT_MASK)</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      0x8u</span></div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     3</span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     0x10u</span></div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    4</span></div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     0x20u</span></div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    5</span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="comment">/* ETBRL Bit Fields */</span></div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    0x7FFu</span></div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   0</span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBRL_RELOAD_SHIFT))&amp;MCM_ETBRL_RELOAD_MASK)</span></div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="comment">/* ETBCNT Bit Fields */</span></div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  0x7FFu</span></div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 0</span></div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCNT_COUNTER_SHIFT))&amp;MCM_ETBCNT_COUNTER_MASK)</span></div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="comment">/* PID Bit Fields */</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0</span></div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;</div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;</div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#ga84250d5694181f040a437d9125af3fac"> 8907</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;</div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 8909</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             (MCM)</span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;</div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 8912</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;</div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 8914</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;</div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;</div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM)</span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM)</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor">#define MCM_CR                                   MCM_CR_REG(MCM)</span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define MCM_ISCR                                 MCM_ISCR_REG(MCM)</span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="preprocessor">#define MCM_ETBCC                                MCM_ETBCC_REG(MCM)</span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="preprocessor">#define MCM_ETBRL                                MCM_ETBRL_REG(MCM)</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define MCM_ETBCNT                               MCM_ETBCNT_REG(MCM)</span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define MCM_PID                                  MCM_PID_REG(MCM)</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;</div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;</div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;</div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CESR;                              </div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;       uint8_t RESERVED_0[12];</div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EAR;                               </div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EDR;                               </div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;  } SP[5];</div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;       uint8_t RESERVED_1[968];</div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD[12][4];                       </div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;       uint8_t RESERVED_2[832];</div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[12];                        </div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;} <a class="code" href="structMPU__Type.html">MPU_Type</a>, *<a class="code" href="structMPU__Type.html">MPU_MemMapPtr</a>;</div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;</div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;</div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="comment">/* MPU - Register accessors */</span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">#define MPU_CESR_REG(base)                       ((base)-&gt;CESR)</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor">#define MPU_EAR_REG(base,index)                  ((base)-&gt;SP[index].EAR)</span></div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor">#define MPU_EDR_REG(base,index)                  ((base)-&gt;SP[index].EDR)</span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor">#define MPU_WORD_REG(base,index,index2)          ((base)-&gt;WORD[index][index2])</span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_REG(base,index)               ((base)-&gt;RGDAAC[index])</span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;</div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;</div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="comment">   -- MPU Register Masks</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;</div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0</span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8</span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_MASK                      0xF8000000u</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_SHIFT                     27</span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR_SHIFT))&amp;MPU_CESR_SPERR_MASK)</span></div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0</span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8</span></div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16</span></div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="comment">/* WORD Bit Fields */</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_MASK                        0x1u</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_SHIFT                       0</span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_MASK                       0x7u</span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_SHIFT                      0</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0UM_SHIFT))&amp;MPU_WORD_M0UM_MASK)</span></div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_MASK                       0x18u</span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_SHIFT                      3</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0SM_SHIFT))&amp;MPU_WORD_M0SM_MASK)</span></div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define MPU_WORD_M0PE_MASK                       0x20u</span></div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor">#define MPU_WORD_M0PE_SHIFT                      5</span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_SHIFT                   5</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_ENDADDR_SHIFT))&amp;MPU_WORD_ENDADDR_MASK)</span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_SHIFT                   5</span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_SRTADDR_SHIFT))&amp;MPU_WORD_SRTADDR_MASK)</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_MASK                       0x1C0u</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_SHIFT                      6</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1UM_SHIFT))&amp;MPU_WORD_M1UM_MASK)</span></div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_MASK                       0x600u</span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_SHIFT                      9</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1SM_SHIFT))&amp;MPU_WORD_M1SM_MASK)</span></div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">#define MPU_WORD_M1PE_MASK                       0x800u</span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define MPU_WORD_M1PE_SHIFT                      11</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_MASK                       0x7000u</span></div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_SHIFT                      12</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2UM_SHIFT))&amp;MPU_WORD_M2UM_MASK)</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_MASK                       0x18000u</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_SHIFT                      15</span></div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2SM_SHIFT))&amp;MPU_WORD_M2SM_MASK)</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK_MASK                    0xFF0000u</span></div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK_SHIFT                   16</span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_PIDMASK_SHIFT))&amp;MPU_WORD_PIDMASK_MASK)</span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor">#define MPU_WORD_M2PE_MASK                       0x20000u</span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define MPU_WORD_M2PE_SHIFT                      17</span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_MASK                       0x1C0000u</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_SHIFT                      18</span></div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3UM_SHIFT))&amp;MPU_WORD_M3UM_MASK)</span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_MASK                       0x600000u</span></div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_SHIFT                      21</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3SM_SHIFT))&amp;MPU_WORD_M3SM_MASK)</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define MPU_WORD_M3PE_MASK                       0x800000u</span></div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define MPU_WORD_M3PE_SHIFT                      23</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define MPU_WORD_PID_MASK                        0xFF000000u</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define MPU_WORD_PID_SHIFT                       24</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor">#define MPU_WORD_PID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_PID_SHIFT))&amp;MPU_WORD_PID_MASK)</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_MASK                       0x1000000u</span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_SHIFT                      24</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_MASK                       0x2000000u</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_SHIFT                      25</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_MASK                       0x4000000u</span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_SHIFT                      26</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_MASK                       0x8000000u</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_SHIFT                      27</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_MASK                       0x10000000u</span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_SHIFT                      28</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_MASK                       0x20000000u</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_SHIFT                      29</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_MASK                       0x40000000u</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_SHIFT                      30</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_MASK                       0x80000000u</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_SHIFT                      31</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0</span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_MASK                     0x800u</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_SHIFT                    11</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2PE_MASK                     0x20000u</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2PE_SHIFT                    17</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3PE_MASK                     0x800000u</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3PE_SHIFT                    23</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25</span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26</span></div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27</span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28</span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29</span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;</div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;</div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group__MPU__Peripheral__Access__Layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 9155</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;</div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group__MPU__Peripheral__Access__Layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 9157</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="preprocessor">#define MPU_BASE_PTR                             (MPU)</span></div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;</div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group__MPU__Peripheral__Access__Layer.html#ga05c682e671650e23a7103fb69e46ce86"> 9160</a></span>&#160;<span class="preprocessor">#define MPU_BASE_ADDRS                           { MPU_BASE }</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;</div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group__MPU__Peripheral__Access__Layer.html#ga78460c4504e0b1effc8715d3fdb92f25"> 9162</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU }</span></div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;</div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;</div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="comment">/* MPU - Register instance definitions */</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="comment">/* MPU */</span></div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="preprocessor">#define MPU_CESR                                 MPU_CESR_REG(MPU)</span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor">#define MPU_EAR0                                 MPU_EAR_REG(MPU,0)</span></div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="preprocessor">#define MPU_EDR0                                 MPU_EDR_REG(MPU,0)</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="preprocessor">#define MPU_EAR1                                 MPU_EAR_REG(MPU,1)</span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="preprocessor">#define MPU_EDR1                                 MPU_EDR_REG(MPU,1)</span></div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="preprocessor">#define MPU_EAR2                                 MPU_EAR_REG(MPU,2)</span></div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;<span class="preprocessor">#define MPU_EDR2                                 MPU_EDR_REG(MPU,2)</span></div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="preprocessor">#define MPU_EAR3                                 MPU_EAR_REG(MPU,3)</span></div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="preprocessor">#define MPU_EDR3                                 MPU_EDR_REG(MPU,3)</span></div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="preprocessor">#define MPU_EAR4                                 MPU_EAR_REG(MPU,4)</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="preprocessor">#define MPU_EDR4                                 MPU_EDR_REG(MPU,4)</span></div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD0                           MPU_WORD_REG(MPU,0,0)</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD1                           MPU_WORD_REG(MPU,0,1)</span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD2                           MPU_WORD_REG(MPU,0,2)</span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD3                           MPU_WORD_REG(MPU,0,3)</span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD0                           MPU_WORD_REG(MPU,1,0)</span></div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD1                           MPU_WORD_REG(MPU,1,1)</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD2                           MPU_WORD_REG(MPU,1,2)</span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD3                           MPU_WORD_REG(MPU,1,3)</span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD0                           MPU_WORD_REG(MPU,2,0)</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD1                           MPU_WORD_REG(MPU,2,1)</span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD2                           MPU_WORD_REG(MPU,2,2)</span></div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD3                           MPU_WORD_REG(MPU,2,3)</span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD0                           MPU_WORD_REG(MPU,3,0)</span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD1                           MPU_WORD_REG(MPU,3,1)</span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD2                           MPU_WORD_REG(MPU,3,2)</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD3                           MPU_WORD_REG(MPU,3,3)</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD0                           MPU_WORD_REG(MPU,4,0)</span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD1                           MPU_WORD_REG(MPU,4,1)</span></div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD2                           MPU_WORD_REG(MPU,4,2)</span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD3                           MPU_WORD_REG(MPU,4,3)</span></div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD0                           MPU_WORD_REG(MPU,5,0)</span></div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD1                           MPU_WORD_REG(MPU,5,1)</span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD2                           MPU_WORD_REG(MPU,5,2)</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD3                           MPU_WORD_REG(MPU,5,3)</span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD0                           MPU_WORD_REG(MPU,6,0)</span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD1                           MPU_WORD_REG(MPU,6,1)</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD2                           MPU_WORD_REG(MPU,6,2)</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD3                           MPU_WORD_REG(MPU,6,3)</span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD0                           MPU_WORD_REG(MPU,7,0)</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD1                           MPU_WORD_REG(MPU,7,1)</span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD2                           MPU_WORD_REG(MPU,7,2)</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD3                           MPU_WORD_REG(MPU,7,3)</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD0                           MPU_WORD_REG(MPU,8,0)</span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD1                           MPU_WORD_REG(MPU,8,1)</span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD2                           MPU_WORD_REG(MPU,8,2)</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD3                           MPU_WORD_REG(MPU,8,3)</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD0                           MPU_WORD_REG(MPU,9,0)</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD1                           MPU_WORD_REG(MPU,9,1)</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD2                           MPU_WORD_REG(MPU,9,2)</span></div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD3                           MPU_WORD_REG(MPU,9,3)</span></div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD0                          MPU_WORD_REG(MPU,10,0)</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD1                          MPU_WORD_REG(MPU,10,1)</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD2                          MPU_WORD_REG(MPU,10,2)</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD3                          MPU_WORD_REG(MPU,10,3)</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD0                          MPU_WORD_REG(MPU,11,0)</span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD1                          MPU_WORD_REG(MPU,11,1)</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD2                          MPU_WORD_REG(MPU,11,2)</span></div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD3                          MPU_WORD_REG(MPU,11,3)</span></div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor">#define MPU_RGDAAC0                              MPU_RGDAAC_REG(MPU,0)</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="preprocessor">#define MPU_RGDAAC1                              MPU_RGDAAC_REG(MPU,1)</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="preprocessor">#define MPU_RGDAAC2                              MPU_RGDAAC_REG(MPU,2)</span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor">#define MPU_RGDAAC3                              MPU_RGDAAC_REG(MPU,3)</span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor">#define MPU_RGDAAC4                              MPU_RGDAAC_REG(MPU,4)</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor">#define MPU_RGDAAC5                              MPU_RGDAAC_REG(MPU,5)</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="preprocessor">#define MPU_RGDAAC6                              MPU_RGDAAC_REG(MPU,6)</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor">#define MPU_RGDAAC7                              MPU_RGDAAC_REG(MPU,7)</span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor">#define MPU_RGDAAC8                              MPU_RGDAAC_REG(MPU,8)</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#define MPU_RGDAAC9                              MPU_RGDAAC_REG(MPU,9)</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor">#define MPU_RGDAAC10                             MPU_RGDAAC_REG(MPU,10)</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#define MPU_RGDAAC11                             MPU_RGDAAC_REG(MPU,11)</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;</div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="comment">/* MPU - Register array accessors */</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">#define MPU_EAR(index)                           MPU_EAR_REG(MPU,index)</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">#define MPU_EDR(index)                           MPU_EDR_REG(MPU,index)</span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor">#define MPU_WORD(index,index2)                   MPU_WORD_REG(MPU,index,index2)</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor">#define MPU_RGDAAC(index)                        MPU_RGDAAC_REG(MPU,index)</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;</div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;</div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;</div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;</div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY3;                           </div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY2;                           </div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY1;                           </div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY0;                           </div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY7;                           </div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY6;                           </div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY5;                           </div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY4;                           </div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT3;                             </div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT2;                             </div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT1;                             </div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT0;                             </div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FEPROT;                             </div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FDPROT;                             </div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;} <a class="code" href="structNV__Type.html">NV_Type</a>, *<a class="code" href="structNV__Type.html">NV_MemMapPtr</a>;</div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;</div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;</div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="preprocessor">#define NV_FEPROT_REG(base)                      ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor">#define NV_FDPROT_REG(base)                      ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;</div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;</div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;</div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;</div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga10dc635084032a61ca68e3d242e3aaf0"> 9417</a></span>&#160;<span class="preprocessor">#define FTFE_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;</div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga834657fb01c008d200d4e0aaa7857a2f"> 9419</a></span>&#160;<span class="preprocessor">#define FTFE_FlashConfig                         ((NV_Type *)FTFE_FlashConfig_BASE)</span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define FTFE_FlashConfig_BASE_PTR                (FTFE_FlashConfig)</span></div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;</div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 9422</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFE_FlashConfig_BASE }</span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;</div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 9424</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFE_FlashConfig }</span></div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;</div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;</div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="comment">/* FTFE_FlashConfig */</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define NV_FEPROT                                NV_FEPROT_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor">#define NV_FDPROT                                NV_FDPROT_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;</div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;</div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;</div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;</div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR;                                 </div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;} <a class="code" href="structOSC__Type.html">OSC_Type</a>, *<a class="code" href="structOSC__Type.html">OSC_MemMapPtr</a>;</div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;</div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;</div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;</div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;</div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;</div><div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;</div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;</div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#ga7455a62769c499f9083f5e84ca19429f"> 9527</a></span>&#160;<span class="preprocessor">#define OSC_BASE                                 (0x40065000u)</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;</div><div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#gac9fd21467d416baa7f6aa4c175f8c6b5"> 9529</a></span>&#160;<span class="preprocessor">#define OSC                                      ((OSC_Type *)OSC_BASE)</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#define OSC_BASE_PTR                             (OSC)</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;</div><div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 9532</a></span>&#160;<span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC_BASE }</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;</div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 9534</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC }</span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;</div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;</div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="comment">/* OSC */</span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define OSC_CR                                   OSC_CR_REG(OSC)</span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;</div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;</div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;</div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;</div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNT;                               </div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDLY;                              </div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1;                                </div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t S;                                 </div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2];                            </div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;         uint8_t RESERVED_0[24];</div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;  } CH[2];</div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;       uint8_t RESERVED_0[240];</div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTC;                              </div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT;                               </div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;  } DAC[2];</div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POEN;                              </div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY[3];                          </div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;} <a class="code" href="structPDB__Type.html">PDB_Type</a>, *<a class="code" href="structPDB__Type.html">PDB_MemMapPtr</a>;</div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;</div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;</div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="comment">/* PDB - Register accessors */</span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#define PDB_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor">#define PDB_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;<span class="preprocessor">#define PDB_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="preprocessor">#define PDB_IDLY_REG(base)                       ((base)-&gt;IDLY)</span></div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="preprocessor">#define PDB_C1_REG(base,index)                   ((base)-&gt;CH[index].C1)</span></div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="preprocessor">#define PDB_S_REG(base,index)                    ((base)-&gt;CH[index].S)</span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="preprocessor">#define PDB_DLY_REG(base,index,index2)           ((base)-&gt;CH[index].DLY[index2])</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="preprocessor">#define PDB_INTC_REG(base,index)                 ((base)-&gt;DAC[index].INTC)</span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="preprocessor">#define PDB_INT_REG(base,index)                  ((base)-&gt;DAC[index].INT)</span></div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor">#define PDB_POEN_REG(base)                       ((base)-&gt;POEN)</span></div><div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;<span class="preprocessor">#define PDB_PODLY_REG(base,index)                ((base)-&gt;PODLY[index])</span></div><div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;</div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="comment">   -- PDB Register Masks</span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;</div><div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;<span class="comment">/* INTC Bit Fields */</span></div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="comment">/* PODLY Bit Fields */</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;</div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;</div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group__PDB__Peripheral__Access__Layer.html#gaca699dde276786b0443ef728ae1f01c0"> 9718</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;</div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group__PDB__Peripheral__Access__Layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 9720</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define PDB0_BASE_PTR                            (PDB0)</span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;</div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group__PDB__Peripheral__Access__Layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 9723</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE }</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;</div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group__PDB__Peripheral__Access__Layer.html#ga6dce940c99da63282b1d28f65ed75293"> 9725</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0 }</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;</div><div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group__PDB__Peripheral__Access__Layer.html#ga8e897cb723b12765718d641d60409ce3"> 9727</a></span>&#160;<span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn }</span></div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;</div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;</div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="comment">/* PDB - Register instance definitions */</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="comment">/* PDB0 */</span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="preprocessor">#define PDB0_SC                                  PDB_SC_REG(PDB0)</span></div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor">#define PDB0_MOD                                 PDB_MOD_REG(PDB0)</span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="preprocessor">#define PDB0_CNT                                 PDB_CNT_REG(PDB0)</span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="preprocessor">#define PDB0_IDLY                                PDB_IDLY_REG(PDB0)</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="preprocessor">#define PDB0_CH0C1                               PDB_C1_REG(PDB0,0)</span></div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;<span class="preprocessor">#define PDB0_CH0S                                PDB_S_REG(PDB0,0)</span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor">#define PDB0_CH0DLY0                             PDB_DLY_REG(PDB0,0,0)</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define PDB0_CH0DLY1                             PDB_DLY_REG(PDB0,0,1)</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="preprocessor">#define PDB0_CH1C1                               PDB_C1_REG(PDB0,1)</span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define PDB0_CH1S                                PDB_S_REG(PDB0,1)</span></div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define PDB0_CH1DLY0                             PDB_DLY_REG(PDB0,1,0)</span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor">#define PDB0_CH1DLY1                             PDB_DLY_REG(PDB0,1,1)</span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="preprocessor">#define PDB0_DACINTC0                            PDB_INTC_REG(PDB0,0)</span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="preprocessor">#define PDB0_DACINT0                             PDB_INT_REG(PDB0,0)</span></div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;<span class="preprocessor">#define PDB0_DACINTC1                            PDB_INTC_REG(PDB0,1)</span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="preprocessor">#define PDB0_DACINT1                             PDB_INT_REG(PDB0,1)</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#define PDB0_POEN                                PDB_POEN_REG(PDB0)</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">#define PDB0_PO0DLY                              PDB_PODLY_REG(PDB0,0)</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#define PDB0_PO1DLY                              PDB_PODLY_REG(PDB0,1)</span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;<span class="preprocessor">#define PDB0_PO2DLY                              PDB_PODLY_REG(PDB0,2)</span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;</div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="comment">/* PDB - Register array accessors */</span></div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="preprocessor">#define PDB0_C1(index)                           PDB_C1_REG(PDB0,index)</span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="preprocessor">#define PDB0_S(index)                            PDB_S_REG(PDB0,index)</span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define PDB0_DLY(index,index2)                   PDB_DLY_REG(PDB0,index,index2)</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define PDB0_INTC(index)                         PDB_INTC_REG(PDB0,index)</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="preprocessor">#define PDB0_INT(index)                          PDB_INT_REG(PDB0,index)</span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#define PDB0_PODLY(index)                        PDB_PODLY_REG(PDB0,index)</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;</div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;</div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;</div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;</div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;                               </div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;       uint8_t RESERVED_0[252];</div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LDVAL;                             </div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CVAL;                              </div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCTRL;                             </div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFLG;                              </div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;  } CHANNEL[4];</div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;} <a class="code" href="structPIT__Type.html">PIT_Type</a>, *<a class="code" href="structPIT__Type.html">PIT_MemMapPtr</a>;</div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;</div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;</div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;</div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;</div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;</div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;</div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;</div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 9863</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;</div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 9865</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             (PIT)</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;</div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#ga79085fa95893e4423661373b7be2f0a7"> 9868</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;</div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 9870</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;</div><div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#ga5f0ae6317a2c8c12e46e49c6e2e29dda"> 9872</a></span>&#160;<span class="preprocessor">#define PIT_IRQS                                 { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn }</span></div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;</div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;</div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT)</span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT,0)</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT,0)</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT,0)</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT,0)</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT,1)</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT,1)</span></div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT,1)</span></div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT,1)</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define PIT_LDVAL2                               PIT_LDVAL_REG(PIT,2)</span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="preprocessor">#define PIT_CVAL2                                PIT_CVAL_REG(PIT,2)</span></div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define PIT_TCTRL2                               PIT_TCTRL_REG(PIT,2)</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define PIT_TFLG2                                PIT_TFLG_REG(PIT,2)</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;<span class="preprocessor">#define PIT_LDVAL3                               PIT_LDVAL_REG(PIT,3)</span></div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">#define PIT_CVAL3                                PIT_CVAL_REG(PIT,3)</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define PIT_TCTRL3                               PIT_TCTRL_REG(PIT,3)</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="preprocessor">#define PIT_TFLG3                                PIT_TFLG_REG(PIT,3)</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;</div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT,index)</span></div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT,index)</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT,index)</span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT,index)</span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;</div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;</div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;</div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;</div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC1;                             </div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC2;                             </div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t REGSC;                              </div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;} <a class="code" href="structPMC__Type.html">PMC_Type</a>, *<a class="code" href="structPMC__Type.html">PMC_MemMapPtr</a>;</div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;</div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;</div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;</div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;</div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;</div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;</div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;</div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa">10004</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;</div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69">10006</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             (PMC)</span></div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;</div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#gab8cb010a2427fcd279c99d0bd4eb809f">10009</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;</div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7">10011</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;</div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga55eb026c8e8941e1e4d009d8563784b0">10013</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_IRQn }</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;</div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;</div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC)</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC)</span></div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC)</span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;</div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;</div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;</div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;</div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCLR;                             </div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCHR;                             </div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISFR;                              </div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFER;                              </div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFCR;                              </div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFWR;                              </div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;} <a class="code" href="structPORT__Type.html">PORT_Type</a>, *<a class="code" href="structPORT__Type.html">PORT_MemMapPtr</a>;</div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;</div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;</div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="preprocessor">#define PORT_DFER_REG(base)                      ((base)-&gt;DFER)</span></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="preprocessor">#define PORT_DFCR_REG(base)                      ((base)-&gt;DFCR)</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">#define PORT_DFWR_REG(base)                      ((base)-&gt;DFWR)</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;</div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;</div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;</div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;</div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;</div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#gae3d20f730f9619aabbf94e2efd1de34c">10156</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;</div><div class="line"><a name="l10158"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">10158</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           (PORTA)</span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;</div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">10161</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;</div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">10163</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           (PORTB)</span></div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;</div><div class="line"><a name="l10166"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga0018f0edf7f8030868f9cc791275378d">10166</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;</div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga68fea88642279a70246e026e7221b0a5">10168</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           (PORTC)</span></div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#gab88c980d0129f396683260eb978daf15">10171</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;</div><div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">10173</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           (PORTD)</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;</div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga72d490d67d751071845b3532193b4b93">10176</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;</div><div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">10178</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           (PORTE)</span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;</div><div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga80b01d00368494b63dd2a67eda52b241">10181</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;</div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga54ff5179f8acaef2e1683cedfc0ef453">10183</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;</div><div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga442cafa4ce211d588393a5f2954198bb">10185</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }</span></div><div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;</div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;</div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA,0)</span></div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA,1)</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA,2)</span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA,3)</span></div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA,4)</span></div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA,5)</span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA,6)</span></div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA,7)</span></div><div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA,8)</span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA,9)</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA,10)</span></div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA,11)</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA,12)</span></div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA,13)</span></div><div class="line"><a name="l10213"></a><span class="lineno">10213</span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA,14)</span></div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA,15)</span></div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA,16)</span></div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA,17)</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA,18)</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA,19)</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA,20)</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA,21)</span></div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA,22)</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA,23)</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA,24)</span></div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA,25)</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA,26)</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA,27)</span></div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA,28)</span></div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA,29)</span></div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA,30)</span></div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA,31)</span></div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA)</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA)</span></div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA)</span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB,0)</span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB,1)</span></div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB,2)</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB,3)</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB,4)</span></div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB,5)</span></div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB,6)</span></div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB,7)</span></div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB,8)</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB,9)</span></div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB,10)</span></div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB,11)</span></div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB,12)</span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB,13)</span></div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB,14)</span></div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB,15)</span></div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB,16)</span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB,17)</span></div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB,18)</span></div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB,19)</span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB,20)</span></div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB,21)</span></div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB,22)</span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB,23)</span></div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB,24)</span></div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB,25)</span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB,26)</span></div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB,27)</span></div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB,28)</span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB,29)</span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB,30)</span></div><div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB,31)</span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB)</span></div><div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB)</span></div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB)</span></div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="comment">/* PORTC */</span></div><div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC,0)</span></div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC,1)</span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC,2)</span></div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC,3)</span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC,4)</span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC,5)</span></div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC,6)</span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC,7)</span></div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC,8)</span></div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC,9)</span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC,10)</span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC,11)</span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC,12)</span></div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC,13)</span></div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC,14)</span></div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC,15)</span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC,16)</span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC,17)</span></div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC,18)</span></div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC,19)</span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC,20)</span></div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC,21)</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC,22)</span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC,23)</span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC,24)</span></div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC,25)</span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC,26)</span></div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC,27)</span></div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC,28)</span></div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC,29)</span></div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC,30)</span></div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC,31)</span></div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC)</span></div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC)</span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC)</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="comment">/* PORTD */</span></div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD,0)</span></div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD,1)</span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD,2)</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD,3)</span></div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD,4)</span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD,5)</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD,6)</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD,7)</span></div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD,8)</span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD,9)</span></div><div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD,10)</span></div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD,11)</span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD,12)</span></div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD,13)</span></div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD,14)</span></div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD,15)</span></div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD,16)</span></div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD,17)</span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD,18)</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD,19)</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD,20)</span></div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD,21)</span></div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD,22)</span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD,23)</span></div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD,24)</span></div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD,25)</span></div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD,26)</span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD,27)</span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD,28)</span></div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD,29)</span></div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD,30)</span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD,31)</span></div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD)</span></div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD)</span></div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD)</span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="preprocessor">#define PORTD_DFER                               PORT_DFER_REG(PORTD)</span></div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;<span class="preprocessor">#define PORTD_DFCR                               PORT_DFCR_REG(PORTD)</span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor">#define PORTD_DFWR                               PORT_DFWR_REG(PORTD)</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="comment">/* PORTE */</span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE,0)</span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE,1)</span></div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE,2)</span></div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE,3)</span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE,4)</span></div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE,5)</span></div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE,6)</span></div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE,7)</span></div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE,8)</span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE,9)</span></div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE,10)</span></div><div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE,11)</span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE,12)</span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE,13)</span></div><div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE,14)</span></div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE,15)</span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE,16)</span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE,17)</span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE,18)</span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE,19)</span></div><div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE,20)</span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE,21)</span></div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE,22)</span></div><div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE,23)</span></div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE,24)</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE,25)</span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE,26)</span></div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE,27)</span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE,28)</span></div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE,29)</span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE,30)</span></div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE,31)</span></div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE)</span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE)</span></div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE)</span></div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;</div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA,index)</span></div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB,index)</span></div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC,index)</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD,index)</span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE,index)</span></div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;</div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;</div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;</div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;</div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t SRS0;                               </div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t SRS1;                               </div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFC;                               </div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFW;                               </div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t MR;                                 </div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;} <a class="code" href="structRCM__Type.html">RCM_Type</a>, *<a class="code" href="structRCM__Type.html">RCM_MemMapPtr</a>;</div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;</div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;</div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="preprocessor">#define RCM_MR_REG(base)                         ((base)-&gt;MR)</span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;</div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;</div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;</div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       0x1u</span></div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      0</span></div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       0x10u</span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      4</span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="comment">/* MR Bit Fields */</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       0x2u</span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      1</span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;</div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;</div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#ga0f155ee1b03b8a20749da74c4f19d34d">10499</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;</div><div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#gaa5c5e6af3b266654facbd52caa0b8874">10501</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             (RCM)</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;</div><div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6">10504</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;</div><div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#gad8549fec4a09b0b485983beadfc3a5fb">10506</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;</div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;</div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM)</span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM)</span></div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM)</span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM)</span></div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define RCM_MR                                   RCM_MR_REG(RCM)</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;</div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;</div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;</div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="comment">   -- RFSYS Peripheral Access Layer</span></div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;</div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;} <a class="code" href="structRFSYS__Type.html">RFSYS_Type</a>, *<a class="code" href="structRFSYS__Type.html">RFSYS_MemMapPtr</a>;</div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;</div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;</div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="comment">/* RFSYS - Register accessors */</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define RFSYS_REG_REG(base,index)                ((base)-&gt;REG[index])</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;</div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;</div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;</div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        0xFFu</span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0</span></div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK)</span></div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        0xFF00u</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8</span></div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK)</span></div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        0xFF0000u</span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16</span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK)</span></div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        0xFF000000u</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24</span></div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;</div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;</div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div><div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group__RFSYS__Peripheral__Access__Layer.html#ga742dcff49e1d900ccc5fb6d716dac969">10598</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;</div><div class="line"><a name="l10600"></a><span class="lineno"><a class="line" href="group__RFSYS__Peripheral__Access__Layer.html#ga83a5a75f5421c69ce93437b8be3c1144">10600</a></span>&#160;<span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTR                           (RFSYS)</span></div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;</div><div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group__RFSYS__Peripheral__Access__Layer.html#ga65742e072e59ddefb5bc976bbd6f517b">10603</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_ADDRS                         { RFSYS_BASE }</span></div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;</div><div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group__RFSYS__Peripheral__Access__Layer.html#ga59f6caa8732744ac3a9f91828ec2daa1">10605</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTRS                          { RFSYS }</span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;</div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;</div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="comment">/* RFSYS - Register instance definitions */</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="comment">/* RFSYS */</span></div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;<span class="preprocessor">#define RFSYS_REG0                               RFSYS_REG_REG(RFSYS,0)</span></div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;<span class="preprocessor">#define RFSYS_REG1                               RFSYS_REG_REG(RFSYS,1)</span></div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="preprocessor">#define RFSYS_REG2                               RFSYS_REG_REG(RFSYS,2)</span></div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="preprocessor">#define RFSYS_REG3                               RFSYS_REG_REG(RFSYS,3)</span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="preprocessor">#define RFSYS_REG4                               RFSYS_REG_REG(RFSYS,4)</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="preprocessor">#define RFSYS_REG5                               RFSYS_REG_REG(RFSYS,5)</span></div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;<span class="preprocessor">#define RFSYS_REG6                               RFSYS_REG_REG(RFSYS,6)</span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="preprocessor">#define RFSYS_REG7                               RFSYS_REG_REG(RFSYS,7)</span></div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;</div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;<span class="comment">/* RFSYS - Register array accessors */</span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;<span class="preprocessor">#define RFSYS_REG(index)                         RFSYS_REG_REG(RFSYS,index)</span></div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;</div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;</div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;</div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="comment">   -- RFVBAT Peripheral Access Layer</span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;</div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;} <a class="code" href="structRFVBAT__Type.html">RFVBAT_Type</a>, *<a class="code" href="structRFVBAT__Type.html">RFVBAT_MemMapPtr</a>;</div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;</div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;</div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="comment">/* RFVBAT - Register accessors */</span></div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;<span class="preprocessor">#define RFVBAT_REG_REG(base,index)               ((base)-&gt;REG[index])</span></div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;</div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;</div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="comment">   -- RFVBAT Register Masks</span></div><div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;</div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       0xFFu</span></div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0</span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK)</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_MASK                       0xFF00u</span></div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8</span></div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK)</span></div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_MASK                       0xFF0000u</span></div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16</span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK)</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_MASK                       0xFF000000u</span></div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24</span></div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)</span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;</div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;</div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div><div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="group__RFVBAT__Peripheral__Access__Layer.html#gad95e9110d4335fec45f55c54ed3f4814">10703</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE                              (0x4003E000u)</span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;</div><div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="group__RFVBAT__Peripheral__Access__Layer.html#gac2c2895b56604565c1deab90aedbf1a4">10705</a></span>&#160;<span class="preprocessor">#define RFVBAT                                   ((RFVBAT_Type *)RFVBAT_BASE)</span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTR                          (RFVBAT)</span></div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;</div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="group__RFVBAT__Peripheral__Access__Layer.html#ga25ff0ced97c85e35f9cb02f4fac888dd">10708</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_ADDRS                        { RFVBAT_BASE }</span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;</div><div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group__RFVBAT__Peripheral__Access__Layer.html#gab0495e22a00c365211c3c8510feca9f2">10710</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTRS                         { RFVBAT }</span></div><div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;</div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;</div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;<span class="comment">/* RFVBAT - Register instance definitions */</span></div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="comment">/* RFVBAT */</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;<span class="preprocessor">#define RFVBAT_REG0                              RFVBAT_REG_REG(RFVBAT,0)</span></div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;<span class="preprocessor">#define RFVBAT_REG1                              RFVBAT_REG_REG(RFVBAT,1)</span></div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="preprocessor">#define RFVBAT_REG2                              RFVBAT_REG_REG(RFVBAT,2)</span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="preprocessor">#define RFVBAT_REG3                              RFVBAT_REG_REG(RFVBAT,3)</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;<span class="preprocessor">#define RFVBAT_REG4                              RFVBAT_REG_REG(RFVBAT,4)</span></div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="preprocessor">#define RFVBAT_REG5                              RFVBAT_REG_REG(RFVBAT,5)</span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="preprocessor">#define RFVBAT_REG6                              RFVBAT_REG_REG(RFVBAT,6)</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;<span class="preprocessor">#define RFVBAT_REG7                              RFVBAT_REG_REG(RFVBAT,7)</span></div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;</div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;<span class="comment">/* RFVBAT - Register array accessors */</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="preprocessor">#define RFVBAT_REG(index)                        RFVBAT_REG_REG(RFVBAT,index)</span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;</div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160; <span class="comment">/* end of group RFVBAT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;</div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;</div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;<span class="comment">   -- RNG Peripheral Access Layer</span></div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;</div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SR;                                </div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ER;                                </div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OR;                                </div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;} <a class="code" href="structRNG__Type.html">RNG_Type</a>, *<a class="code" href="structRNG__Type.html">RNG_MemMapPtr</a>;</div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;</div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;<span class="comment">   -- RNG - Register accessor macros</span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;</div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;<span class="comment">/* RNG - Register accessors */</span></div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;<span class="preprocessor">#define RNG_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define RNG_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define RNG_ER_REG(base)                         ((base)-&gt;ER)</span></div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="preprocessor">#define RNG_OR_REG(base)                         ((base)-&gt;OR)</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160; <span class="comment">/* end of group RNG_Register_Accessor_Macros */</span></div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;</div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;</div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;<span class="comment">   -- RNG Register Masks</span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;</div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;<span class="preprocessor">#define RNG_CR_GO_MASK                           0x1u</span></div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="preprocessor">#define RNG_CR_GO_SHIFT                          0</span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define RNG_CR_HA_MASK                           0x2u</span></div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;<span class="preprocessor">#define RNG_CR_HA_SHIFT                          1</span></div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="preprocessor">#define RNG_CR_INTM_MASK                         0x4u</span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define RNG_CR_INTM_SHIFT                        2</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_MASK                         0x8u</span></div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_SHIFT                        3</span></div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;<span class="preprocessor">#define RNG_CR_SLP_MASK                          0x10u</span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;<span class="preprocessor">#define RNG_CR_SLP_SHIFT                         4</span></div><div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;<span class="preprocessor">#define RNG_SR_SECV_MASK                         0x1u</span></div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;<span class="preprocessor">#define RNG_SR_SECV_SHIFT                        0</span></div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor">#define RNG_SR_LRS_MASK                          0x2u</span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;<span class="preprocessor">#define RNG_SR_LRS_SHIFT                         1</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="preprocessor">#define RNG_SR_ORU_MASK                          0x4u</span></div><div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;<span class="preprocessor">#define RNG_SR_ORU_SHIFT                         2</span></div><div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_MASK                         0x8u</span></div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_SHIFT                        3</span></div><div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;<span class="preprocessor">#define RNG_SR_SLP_MASK                          0x10u</span></div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;<span class="preprocessor">#define RNG_SR_SLP_SHIFT                         4</span></div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_MASK                     0xFF00u</span></div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_SHIFT                    8</span></div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_LVL_SHIFT))&amp;RNG_SR_OREG_LVL_MASK)</span></div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_MASK                    0xFF0000u</span></div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_SHIFT                   16</span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_SIZE_SHIFT))&amp;RNG_SR_OREG_SIZE_MASK)</span></div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="comment">/* ER Bit Fields */</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_SHIFT                     0</span></div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_ER_EXT_ENT_SHIFT))&amp;RNG_ER_EXT_ENT_MASK)</span></div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="comment">/* OR Bit Fields */</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_SHIFT                     0</span></div><div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_OR_RANDOUT_SHIFT))&amp;RNG_OR_RANDOUT_MASK)</span></div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160; <span class="comment">/* end of group RNG_Register_Masks */</span></div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;</div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;</div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="comment">/* RNG - Peripheral instance base addresses */</span></div><div class="line"><a name="l10837"></a><span class="lineno"><a class="line" href="group__RNG__Peripheral__Access__Layer.html#gab92662976cfe62457141e5b4f83d541c">10837</a></span>&#160;<span class="preprocessor">#define RNG_BASE                                 (0x40029000u)</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;</div><div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group__RNG__Peripheral__Access__Layer.html#ga5b0885b8b55bbc13691092b704d9309f">10839</a></span>&#160;<span class="preprocessor">#define RNG                                      ((RNG_Type *)RNG_BASE)</span></div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="preprocessor">#define RNG_BASE_PTR                             (RNG)</span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;</div><div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="group__RNG__Peripheral__Access__Layer.html#ga794b814e7cc50a77c3e540fb88945326">10842</a></span>&#160;<span class="preprocessor">#define RNG_BASE_ADDRS                           { RNG_BASE }</span></div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;</div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="group__RNG__Peripheral__Access__Layer.html#gafe29fd84164c78d03c9a7a2128caf361">10844</a></span>&#160;<span class="preprocessor">#define RNG_BASE_PTRS                            { RNG }</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;</div><div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="group__RNG__Peripheral__Access__Layer.html#ga2ad5ec19e225454d775bec0771e14615">10846</a></span>&#160;<span class="preprocessor">#define RNG_IRQS                                 { RNG_IRQn }</span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;</div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;<span class="comment">   -- RNG - Register accessor macros</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;</div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="comment">/* RNG - Register instance definitions */</span></div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;<span class="comment">/* RNG */</span></div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="preprocessor">#define RNG_CR                                   RNG_CR_REG(RNG)</span></div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define RNG_SR                                   RNG_SR_REG(RNG)</span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define RNG_ER                                   RNG_ER_REG(RNG)</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="preprocessor">#define RNG_OR                                   RNG_OR_REG(RNG)</span></div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160; <span class="comment">/* end of group RNG_Register_Accessor_Macros */</span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;</div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160; <span class="comment">/* end of group RNG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;</div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;</div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;</div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;                               </div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                               </div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAR;                               </div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;                                </div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LR;                                </div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;                               </div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;       uint8_t RESERVED_0[2016];</div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WAR;                               </div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAR;                               </div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;} <a class="code" href="structRTC__Type.html">RTC_Type</a>, *<a class="code" href="structRTC__Type.html">RTC_MemMapPtr</a>;</div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;</div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;</div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define RTC_WAR_REG(base)                        ((base)-&gt;WAR)</span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">#define RTC_RAR_REG(base)                        ((base)-&gt;RAR)</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;</div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;</div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;</div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;<span class="preprocessor">#define RTC_CR_WPS_MASK                          0x10u</span></div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;<span class="preprocessor">#define RTC_CR_WPS_SHIFT                         4</span></div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="comment">/* WAR Bit Fields */</span></div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;</div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;</div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga4265e665d56225412e57a61d87417022">11054</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;</div><div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga5359a088f5d8b20ce74d920e46059304">11056</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             (RTC)</span></div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;</div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga417e8fb70b5f6eef161b10f664daa363">11059</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;</div><div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga426dff8af34f3304d58b5bed5a54e583">11061</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;</div><div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e">11063</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;</div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;</div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC)</span></div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC)</span></div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC)</span></div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC)</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC)</span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC)</span></div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC)</span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC)</span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="preprocessor">#define RTC_WAR                                  RTC_WAR_REG(RTC)</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;<span class="preprocessor">#define RTC_RAR                                  RTC_RAR_REG(RTC)</span></div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;</div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;</div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;</div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="comment">   -- SDHC Peripheral Access Layer</span></div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;</div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSADDR;                            </div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BLKATTR;                           </div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDARG;                            </div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XFERTYP;                           </div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CMDRSP[4];                         </div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATPORT;                           </div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PRSSTAT;                           </div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PROCTL;                            </div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCTL;                            </div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTAT;                           </div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTATEN;                         </div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSIGEN;                          </div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t AC12ERR;                           </div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HTCAPBLT;                          </div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WML;                               </div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;  <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t FEVT;                              </div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADMAES;                            </div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADSADDR;                           </div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;       uint8_t RESERVED_1[100];</div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VENDOR;                            </div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCBOOT;                           </div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;       uint8_t RESERVED_2[52];</div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HOSTVER;                           </div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;} <a class="code" href="structSDHC__Type.html">SDHC_Type</a>, *<a class="code" href="structSDHC__Type.html">SDHC_MemMapPtr</a>;</div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;</div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;</div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="comment">/* SDHC - Register accessors */</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_REG(base)                    ((base)-&gt;DSADDR)</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_REG(base)                   ((base)-&gt;BLKATTR)</span></div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_REG(base)                    ((base)-&gt;CMDARG)</span></div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_REG(base)                   ((base)-&gt;XFERTYP)</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_REG(base,index)              ((base)-&gt;CMDRSP[index])</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_REG(base)                   ((base)-&gt;DATPORT)</span></div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_REG(base)                   ((base)-&gt;PRSSTAT)</span></div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_REG(base)                    ((base)-&gt;PROCTL)</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_REG(base)                    ((base)-&gt;SYSCTL)</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_REG(base)                   ((base)-&gt;IRQSTAT)</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_REG(base)                 ((base)-&gt;IRQSTATEN)</span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_REG(base)                  ((base)-&gt;IRQSIGEN)</span></div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_REG(base)                   ((base)-&gt;AC12ERR)</span></div><div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_REG(base)                  ((base)-&gt;HTCAPBLT)</span></div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="preprocessor">#define SDHC_WML_REG(base)                       ((base)-&gt;WML)</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define SDHC_FEVT_REG(base)                      ((base)-&gt;FEVT)</span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_REG(base)                    ((base)-&gt;ADMAES)</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_REG(base)                   ((base)-&gt;ADSADDR)</span></div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_REG(base)                    ((base)-&gt;VENDOR)</span></div><div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_REG(base)                   ((base)-&gt;MMCBOOT)</span></div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_REG(base)                   ((base)-&gt;HOSTVER)</span></div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;</div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;</div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="comment">   -- SDHC Register Masks</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;</div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="comment">/* DSADDR Bit Fields */</span></div><div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  0xFFFFFFFCu</span></div><div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 2</span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DSADDR_DSADDR_SHIFT))&amp;SDHC_DSADDR_DSADDR_MASK)</span></div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="comment">/* BLKATTR Bit Fields */</span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                0x1FFFu</span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               0</span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKSIZE_SHIFT))&amp;SDHC_BLKATTR_BLKSIZE_MASK)</span></div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 0xFFFF0000u</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                16</span></div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKCNT_SHIFT))&amp;SDHC_BLKATTR_BLKCNT_MASK)</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="comment">/* CMDARG Bit Fields */</span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 0</span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDARG_CMDARG_SHIFT))&amp;SDHC_CMDARG_CMDARG_MASK)</span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="comment">/* XFERTYP Bit Fields */</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  0x1u</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 0</span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   0x2u</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  1</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 0x4u</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                2</span></div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 0x10u</span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                4</span></div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 0x20u</span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                5</span></div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 0x30000u</span></div><div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                16</span></div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_RSPTYP_SHIFT))&amp;SDHC_XFERTYP_RSPTYP_MASK)</span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  0x80000u</span></div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 19</span></div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  0x100000u</span></div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 20</span></div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  0x200000u</span></div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 21</span></div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 0xC00000u</span></div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                22</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDTYP_SHIFT))&amp;SDHC_XFERTYP_CMDTYP_MASK)</span></div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 0x3F000000u</span></div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                24</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDINX_SHIFT))&amp;SDHC_XFERTYP_CMDINX_MASK)</span></div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;<span class="comment">/* CMDRSP Bit Fields */</span></div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                0</span></div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP0_SHIFT))&amp;SDHC_CMDRSP_CMDRSP0_MASK)</span></div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                0</span></div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP1_SHIFT))&amp;SDHC_CMDRSP_CMDRSP1_MASK)</span></div><div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                0</span></div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP2_SHIFT))&amp;SDHC_CMDRSP_CMDRSP2_MASK)</span></div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                0</span></div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP3_SHIFT))&amp;SDHC_CMDRSP_CMDRSP3_MASK)</span></div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="comment">/* DATPORT Bit Fields */</span></div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               0</span></div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DATPORT_DATCONT_SHIFT))&amp;SDHC_DATPORT_DATCONT_MASK)</span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="comment">/* PRSSTAT Bit Fields */</span></div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   0x1u</span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  0</span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  0x2u</span></div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 1</span></div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    0x4u</span></div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   2</span></div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  0x8u</span></div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 3</span></div><div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 0x10u</span></div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                4</span></div><div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 0x20u</span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                5</span></div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 0x40u</span></div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                6</span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  0x80u</span></div><div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 7</span></div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    0x100u</span></div><div class="line"><a name="l11259"></a><span class="lineno">11259</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   8</span></div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    0x200u</span></div><div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   9</span></div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   0x400u</span></div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  10</span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   0x800u</span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  11</span></div><div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   0x10000u</span></div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  16</span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   0x800000u</span></div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  23</span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   0xFF000000u</span></div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  24</span></div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PRSSTAT_DLSL_SHIFT))&amp;SDHC_PRSSTAT_DLSL_MASK)</span></div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="comment">/* PROCTL Bit Fields */</span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    0x1u</span></div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   0</span></div><div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     0x6u</span></div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    1</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DTW_SHIFT))&amp;SDHC_PROCTL_DTW_MASK)</span></div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    0x8u</span></div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   3</span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   0x30u</span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  4</span></div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_EMODE_SHIFT))&amp;SDHC_PROCTL_EMODE_MASK)</span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    0x40u</span></div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   6</span></div><div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    0x80u</span></div><div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   7</span></div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    0x300u</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   8</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DMAS_SHIFT))&amp;SDHC_PROCTL_DMAS_MASK)</span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 0x10000u</span></div><div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                16</span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    0x20000u</span></div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   17</span></div><div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   0x40000u</span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  18</span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    0x80000u</span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   19</span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  0x1000000u</span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 24</span></div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  0x2000000u</span></div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 25</span></div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   0x4000000u</span></div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  26</span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="comment">/* SYSCTL Bit Fields */</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   0x1u</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  0</span></div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   0x2u</span></div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  1</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   0x4u</span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  2</span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 0x8u</span></div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                3</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     0xF0u</span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    4</span></div><div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DVS_SHIFT))&amp;SDHC_SYSCTL_DVS_MASK)</span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 0xFF00u</span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                8</span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_SDCLKFS_SHIFT))&amp;SDHC_SYSCTL_SDCLKFS_MASK)</span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   0xF0000u</span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  16</span></div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DTOCV_SHIFT))&amp;SDHC_SYSCTL_DTOCV_MASK)</span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    0x1000000u</span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   24</span></div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    0x2000000u</span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   25</span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    0x4000000u</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   26</span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   0x8000000u</span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  27</span></div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;<span class="comment">/* IRQSTAT Bit Fields */</span></div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     0x1u</span></div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    0</span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     0x2u</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    1</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    0x4u</span></div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   2</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   0x8u</span></div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  3</span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    0x10u</span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   4</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    0x20u</span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   5</span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   0x40u</span></div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  6</span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    0x80u</span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   7</span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   0x100u</span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  8</span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   0x10000u</span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  16</span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    0x20000u</span></div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   17</span></div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   0x40000u</span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  18</span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    0x80000u</span></div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   19</span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   0x100000u</span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  20</span></div><div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    0x200000u</span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   21</span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   0x400000u</span></div><div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  22</span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  0x1000000u</span></div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 24</span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   0x10000000u</span></div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  28</span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="comment">/* IRQSTATEN Bit Fields */</span></div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                0x1u</span></div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               0</span></div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                0x2u</span></div><div class="line"><a name="l11372"></a><span class="lineno">11372</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               1</span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               0x4u</span></div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              2</span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              0x8u</span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             3</span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               0x10u</span></div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              4</span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               0x20u</span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              5</span></div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               0x40u</span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              6</span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               0x80u</span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              7</span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              0x100u</span></div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             8</span></div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              0x10000u</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             16</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               0x20000u</span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              17</span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              0x40000u</span></div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             18</span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               0x80000u</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              19</span></div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              0x100000u</span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             20</span></div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               0x200000u</span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              21</span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              0x400000u</span></div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             22</span></div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             0x1000000u</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            24</span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              0x10000000u</span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             28</span></div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;<span class="comment">/* IRQSIGEN Bit Fields */</span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 0x1u</span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                0</span></div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 0x2u</span></div><div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                1</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                0x4u</span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               2</span></div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               0x8u</span></div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              3</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                0x10u</span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               4</span></div><div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                0x20u</span></div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               5</span></div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               0x40u</span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              6</span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                0x80u</span></div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               7</span></div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               0x100u</span></div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              8</span></div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               0x10000u</span></div><div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              16</span></div><div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                0x20000u</span></div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               17</span></div><div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               0x40000u</span></div><div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              18</span></div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                0x80000u</span></div><div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               19</span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               0x100000u</span></div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              20</span></div><div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                0x200000u</span></div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               21</span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               0x400000u</span></div><div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              22</span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              0x1000000u</span></div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             24</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               0x10000000u</span></div><div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              28</span></div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="comment">/* AC12ERR Bit Fields */</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 0x1u</span></div><div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                0</span></div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                0x2u</span></div><div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               1</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                0x4u</span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               2</span></div><div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 0x8u</span></div><div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                3</span></div><div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 0x10u</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                4</span></div><div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              0x80u</span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             7</span></div><div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="comment">/* HTCAPBLT Bit Fields */</span></div><div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   0x70000u</span></div><div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  16</span></div><div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HTCAPBLT_MBL_SHIFT))&amp;SDHC_HTCAPBLT_MBL_MASK)</span></div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 0x100000u</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                20</span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   0x200000u</span></div><div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  21</span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  0x400000u</span></div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 22</span></div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   0x800000u</span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  23</span></div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  0x1000000u</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 24</span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="comment">/* WML Bit Fields */</span></div><div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_MASK                      0xFFu</span></div><div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     0</span></div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_RDWML_SHIFT))&amp;SDHC_WML_RDWML_MASK)</span></div><div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_MASK                      0xFF0000u</span></div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     16</span></div><div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRWML_SHIFT))&amp;SDHC_WML_WRWML_MASK)</span></div><div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;<span class="comment">/* FEVT Bit Fields */</span></div><div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    0x1u</span></div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   0</span></div><div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   0x2u</span></div><div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  1</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    0x4u</span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   2</span></div><div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   0x8u</span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  3</span></div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    0x10u</span></div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   4</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 0x80u</span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                7</span></div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      0x10000u</span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     16</span></div><div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       0x20000u</span></div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      17</span></div><div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      0x40000u</span></div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     18</span></div><div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       0x80000u</span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      19</span></div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      0x100000u</span></div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     20</span></div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       0x200000u</span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      21</span></div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      0x400000u</span></div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     22</span></div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     0x1000000u</span></div><div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    24</span></div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      0x10000000u</span></div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     28</span></div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      0x80000000u</span></div><div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     31</span></div><div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;<span class="comment">/* ADMAES Bit Fields */</span></div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  0x3u</span></div><div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 0</span></div><div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADMAES_ADMAES_SHIFT))&amp;SDHC_ADMAES_ADMAES_MASK)</span></div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 0x4u</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                2</span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 0x8u</span></div><div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                3</span></div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="comment">/* ADSADDR Bit Fields */</span></div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                0xFFFFFFFCu</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               2</span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADSADDR_ADSADDR_SHIFT))&amp;SDHC_ADSADDR_ADSADDR_MASK)</span></div><div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;<span class="comment">/* VENDOR Bit Fields */</span></div><div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                0x1u</span></div><div class="line"><a name="l11523"></a><span class="lineno">11523</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               0</span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 0x2u</span></div><div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                1</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                0xFF0000u</span></div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               16</span></div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_VENDOR_INTSTVAL_SHIFT))&amp;SDHC_VENDOR_INTSTVAL_MASK)</span></div><div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;<span class="comment">/* MMCBOOT Bit Fields */</span></div><div class="line"><a name="l11530"></a><span class="lineno">11530</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               0xFu</span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              0</span></div><div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_DTOCVACK_SHIFT))&amp;SDHC_MMCBOOT_DTOCVACK_MASK)</span></div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                0x10u</span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               4</span></div><div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               0x20u</span></div><div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              5</span></div><div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 0x40u</span></div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                6</span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             0x80u</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            7</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             0xFFFF0000u</span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            16</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&amp;SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;<span class="comment">/* HOSTVER Bit Fields */</span></div><div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    0xFFu</span></div><div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   0</span></div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_SVN_SHIFT))&amp;SDHC_HOSTVER_SVN_MASK)</span></div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    0xFF00u</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   8</span></div><div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_VVN_SHIFT))&amp;SDHC_HOSTVER_VVN_MASK)</span></div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160; <span class="comment">/* end of group SDHC_Register_Masks */</span></div><div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;</div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;</div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="comment">/* SDHC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="group__SDHC__Peripheral__Access__Layer.html#gae62cd2bf9b9c484123918db65cc4834b">11559</a></span>&#160;<span class="preprocessor">#define SDHC_BASE                                (0x400B1000u)</span></div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;</div><div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="group__SDHC__Peripheral__Access__Layer.html#gadfa975565f8f38eb596ca3ed92df30c8">11561</a></span>&#160;<span class="preprocessor">#define SDHC                                     ((SDHC_Type *)SDHC_BASE)</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define SDHC_BASE_PTR                            (SDHC)</span></div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;</div><div class="line"><a name="l11564"></a><span class="lineno"><a class="line" href="group__SDHC__Peripheral__Access__Layer.html#gac247c4777a4c8704d90501a085108593">11564</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_ADDRS                          { SDHC_BASE }</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;</div><div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="group__SDHC__Peripheral__Access__Layer.html#gaba68469bfde58472af9853b68fee61de">11566</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_PTRS                           { SDHC }</span></div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;</div><div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="group__SDHC__Peripheral__Access__Layer.html#gac8a2a352713668bfc1ee4dc28bb16783">11568</a></span>&#160;<span class="preprocessor">#define SDHC_IRQS                                { SDHC_IRQn }</span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;</div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;</div><div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;<span class="comment">/* SDHC - Register instance definitions */</span></div><div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;<span class="comment">/* SDHC */</span></div><div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;<span class="preprocessor">#define SDHC_DSADDR                              SDHC_DSADDR_REG(SDHC)</span></div><div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR                             SDHC_BLKATTR_REG(SDHC)</span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;<span class="preprocessor">#define SDHC_CMDARG                              SDHC_CMDARG_REG(SDHC)</span></div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP                             SDHC_XFERTYP_REG(SDHC)</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP0                             SDHC_CMDRSP_REG(SDHC,0)</span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP1                             SDHC_CMDRSP_REG(SDHC,1)</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP2                             SDHC_CMDRSP_REG(SDHC,2)</span></div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP3                             SDHC_CMDRSP_REG(SDHC,3)</span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="preprocessor">#define SDHC_DATPORT                             SDHC_DATPORT_REG(SDHC)</span></div><div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT                             SDHC_PRSSTAT_REG(SDHC)</span></div><div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="preprocessor">#define SDHC_PROCTL                              SDHC_PROCTL_REG(SDHC)</span></div><div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL                              SDHC_SYSCTL_REG(SDHC)</span></div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT                             SDHC_IRQSTAT_REG(SDHC)</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN                           SDHC_IRQSTATEN_REG(SDHC)</span></div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN                            SDHC_IRQSIGEN_REG(SDHC)</span></div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR                             SDHC_AC12ERR_REG(SDHC)</span></div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT                            SDHC_HTCAPBLT_REG(SDHC)</span></div><div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;<span class="preprocessor">#define SDHC_WML                                 SDHC_WML_REG(SDHC)</span></div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;<span class="preprocessor">#define SDHC_FEVT                                SDHC_FEVT_REG(SDHC)</span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define SDHC_ADMAES                              SDHC_ADMAES_REG(SDHC)</span></div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR                             SDHC_ADSADDR_REG(SDHC)</span></div><div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">#define SDHC_VENDOR                              SDHC_VENDOR_REG(SDHC)</span></div><div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT                             SDHC_MMCBOOT_REG(SDHC)</span></div><div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER                             SDHC_HOSTVER_REG(SDHC)</span></div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;</div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="comment">/* SDHC - Register array accessors */</span></div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP(index)                       SDHC_CMDRSP_REG(SDHC,index)</span></div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160;</div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160; <span class="comment">/* end of group SDHC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;</div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;</div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;</div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1;                             </div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1CFG;                          </div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT2;                             </div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT4;                             </div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT5;                             </div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT7;                             </div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SDID;                              </div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC1;                             </div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC2;                             </div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC3;                             </div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC4;                             </div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC5;                             </div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC6;                             </div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC7;                             </div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV1;                           </div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV2;                           </div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCFG1;                             </div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FCFG2;                             </div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDH;                              </div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDMH;                             </div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDML;                             </div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDL;                              </div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;} <a class="code" href="structSIM__Type.html">SIM_Type</a>, *<a class="code" href="structSIM__Type.html">SIM_MemMapPtr</a>;</div><div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;</div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;</div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div><div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="preprocessor">#define SIM_SCGC1_REG(base)                      ((base)-&gt;SCGC1)</span></div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="preprocessor">#define SIM_SCGC2_REG(base)                      ((base)-&gt;SCGC2)</span></div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="preprocessor">#define SIM_SCGC3_REG(base)                      ((base)-&gt;SCGC3)</span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_REG(base)                    ((base)-&gt;CLKDIV2)</span></div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">#define SIM_UIDH_REG(base)                       ((base)-&gt;UIDH)</span></div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;</div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;</div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;</div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div><div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div><div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      0x300u</span></div><div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     8</span></div><div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_FBSL_SHIFT))&amp;SIM_SOPT2_FBSL_MASK)</span></div><div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_MASK                   0x800u</span></div><div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_SHIFT                  11</span></div><div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x30000u</span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_PLLFLLSEL_SHIFT))&amp;SIM_SOPT2_PLLFLLSEL_MASK)</span></div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RMIISRC_MASK                   0x80000u</span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RMIISRC_SHIFT                  19</span></div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_MASK                   0x300000u</span></div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_SHIFT                  20</span></div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TIMESRC_SHIFT))&amp;SIM_SOPT2_TIMESRC_MASK)</span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_MASK                   0x30000000u</span></div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_SHIFT                  28</span></div><div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_SDHCSRC_SHIFT))&amp;SIM_SOPT2_SDHCSRC_MASK)</span></div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  0x4u</span></div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 2</span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_MASK                  0x1000u</span></div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_SHIFT                 12</span></div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div><div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div><div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_MASK                0x8000000u</span></div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_SHIFT               27</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               0x10000000u</span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              28</span></div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               0x20000000u</span></div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              29</span></div><div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_MASK               0x40000000u</span></div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_SHIFT              30</span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_MASK               0x80000000u</span></div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_SHIFT              31</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div><div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                0xF00u</span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               8</span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC1TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC1TRGSEL_MASK)</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             0x1000u</span></div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            12</span></div><div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              0x8000u</span></div><div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             15</span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div><div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMILYID_MASK                   0xF0000000u</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMILYID_SHIFT                  28</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMILYID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMILYID_SHIFT))&amp;SIM_SDID_FAMILYID_MASK)</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="comment">/* SCGC1 Bit Fields */</span></div><div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="preprocessor">#define SIM_SCGC1_I2C2_MASK                      0x40u</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="preprocessor">#define SIM_SCGC1_I2C2_SHIFT                     6</span></div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     0x400u</span></div><div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    10</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     0x800u</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    11</span></div><div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="comment">/* SCGC2 Bit Fields */</span></div><div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_MASK                      0x1u</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_SHIFT                     0</span></div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      0x1000u</span></div><div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     12</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      0x2000u</span></div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     13</span></div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="comment">/* SCGC3 Bit Fields */</span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_MASK                      0x1u</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_SHIFT                     0</span></div><div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_MASK                      0x1000u</span></div><div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_SHIFT                     12</span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_MASK                      0x20000u</span></div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_SHIFT                     17</span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      0x1000000u</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     24</span></div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM3_MASK                      0x2000000u</span></div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM3_SHIFT                     25</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      0x8000000u</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     27</span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div><div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div><div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div><div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div><div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l11900"></a><span class="lineno">11900</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div><div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div><div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  0x10u</span></div><div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 4</span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RNGA_MASK                      0x200u</span></div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RNGA_SHIFT                     9</span></div><div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      0x1000u</span></div><div class="line"><a name="l11911"></a><span class="lineno">11911</span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     12</span></div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      0x2000u</span></div><div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13</span></div><div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div><div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l11924"></a><span class="lineno">11924</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div><div class="line"><a name="l11925"></a><span class="lineno">11925</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div><div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div><div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div><div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_MASK                      0x4000000u</span></div><div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_SHIFT                     26</span></div><div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   0x1u</span></div><div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  0</span></div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div><div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       0x4u</span></div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      2</span></div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 0xF00000u</span></div><div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                20</span></div><div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV3_SHIFT))&amp;SIM_CLKDIV1_OUTDIV3_MASK)</span></div><div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div><div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div><div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;<span class="comment">/* CLKDIV2 Bit Fields */</span></div><div class="line"><a name="l11957"></a><span class="lineno">11957</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 0x1u</span></div><div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0</span></div><div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  0xEu</span></div><div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1</span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK)</span></div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l11965"></a><span class="lineno">11965</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div><div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div><div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div><div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x7F0000u</span></div><div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div><div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div><div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div><div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;</div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;</div><div class="line"><a name="l12010"></a><span class="lineno">12010</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l12012"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#gace1d6947a3e5c9530f00f8c22adcd700">12012</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;</div><div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">12014</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             (SIM)</span></div><div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;</div><div class="line"><a name="l12017"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#gad0dfdd9f125421e6e0387da3fce02a5d">12017</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;</div><div class="line"><a name="l12019"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">12019</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;</div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;</div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM)</span></div><div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM)</span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM)</span></div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM)</span></div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM)</span></div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM)</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM)</span></div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define SIM_SCGC1                                SIM_SCGC1_REG(SIM)</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor">#define SIM_SCGC2                                SIM_SCGC2_REG(SIM)</span></div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="preprocessor">#define SIM_SCGC3                                SIM_SCGC3_REG(SIM)</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM)</span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM)</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM)</span></div><div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM)</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM)</span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2                              SIM_CLKDIV2_REG(SIM)</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM)</span></div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM)</span></div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="preprocessor">#define SIM_UIDH                                 SIM_UIDH_REG(SIM)</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM)</span></div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM)</span></div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM)</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;</div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;</div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;</div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;</div><div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMPROT;                             </div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMCTRL;                             </div><div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t VLLSCTRL;                           </div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PMSTAT;                             </div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;} <a class="code" href="structSMC__Type.html">SMC_Type</a>, *<a class="code" href="structSMC__Type.html">SMC_MemMapPtr</a>;</div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;</div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;</div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_REG(base)                   ((base)-&gt;VLLSCTRL)</span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div><div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;</div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;</div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;</div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    0x80u</span></div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   7</span></div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;<span class="comment">/* VLLSCTRL Bit Fields */</span></div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_VLLSM_SHIFT))&amp;SMC_VLLSCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;</div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;</div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l12149"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">12149</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;</div><div class="line"><a name="l12151"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga6667e81e5b32250febd3d46511d9309d">12151</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             (SMC)</span></div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;</div><div class="line"><a name="l12154"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga1378b926401c2f7a44f4238a027ff8c2">12154</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;</div><div class="line"><a name="l12156"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#gae583f3f0917ee513adcac36dd042a5f3">12156</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;</div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;</div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;<span class="comment">/* SMC */</span></div><div class="line"><a name="l12170"></a><span class="lineno">12170</span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC)</span></div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC)</span></div><div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL                             SMC_VLLSCTRL_REG(SMC)</span></div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC)</span></div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;</div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;</div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;</div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;</div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;                               </div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l12199"></a><span class="lineno">12199</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2];                           </div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1];                     </div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;  };</div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;                                </div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER;                              </div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR;                             </div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE;                       </div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;  };</div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t POPR;                              </div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR0;                             </div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR1;                             </div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR2;                             </div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR3;                             </div><div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;       uint8_t RESERVED_2[48];</div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR0;                             </div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR1;                             </div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR2;                             </div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR3;                             </div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;} <a class="code" href="structSPI__Type.html">SPI_Type</a>, *<a class="code" href="structSPI__Type.html">SPI_MemMapPtr</a>;</div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;</div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;</div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160;<span class="preprocessor">#define SPI_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="preprocessor">#define SPI_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;<span class="preprocessor">#define SPI_CTAR_REG(base,index2)                ((base)-&gt;CTAR[index2])</span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_REG(base,index2)          ((base)-&gt;CTAR_SLAVE[index2])</span></div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="preprocessor">#define SPI_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="preprocessor">#define SPI_RSER_REG(base)                       ((base)-&gt;RSER)</span></div><div class="line"><a name="l12239"></a><span class="lineno">12239</span>&#160;<span class="preprocessor">#define SPI_PUSHR_REG(base)                      ((base)-&gt;PUSHR)</span></div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_REG(base)                ((base)-&gt;PUSHR_SLAVE)</span></div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor">#define SPI_POPR_REG(base)                       ((base)-&gt;POPR)</span></div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="preprocessor">#define SPI_TXFR0_REG(base)                      ((base)-&gt;TXFR0)</span></div><div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;<span class="preprocessor">#define SPI_TXFR1_REG(base)                      ((base)-&gt;TXFR1)</span></div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="preprocessor">#define SPI_TXFR2_REG(base)                      ((base)-&gt;TXFR2)</span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define SPI_TXFR3_REG(base)                      ((base)-&gt;TXFR3)</span></div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="preprocessor">#define SPI_RXFR0_REG(base)                      ((base)-&gt;RXFR0)</span></div><div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;<span class="preprocessor">#define SPI_RXFR1_REG(base)                      ((base)-&gt;RXFR1)</span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="preprocessor">#define SPI_RXFR2_REG(base)                      ((base)-&gt;RXFR2)</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;<span class="preprocessor">#define SPI_RXFR3_REG(base)                      ((base)-&gt;RXFR3)</span></div><div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;</div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;</div><div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;</div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div><div class="line"><a name="l12268"></a><span class="lineno">12268</span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div><div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div><div class="line"><a name="l12274"></a><span class="lineno">12274</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div><div class="line"><a name="l12275"></a><span class="lineno">12275</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div><div class="line"><a name="l12276"></a><span class="lineno">12276</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div><div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div><div class="line"><a name="l12278"></a><span class="lineno">12278</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div><div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div><div class="line"><a name="l12283"></a><span class="lineno">12283</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x3F0000u</span></div><div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div><div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div><div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       0x2000000u</span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      25</span></div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div><div class="line"><a name="l12293"></a><span class="lineno">12293</span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div><div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div><div class="line"><a name="l12296"></a><span class="lineno">12296</span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div><div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div><div class="line"><a name="l12298"></a><span class="lineno">12298</span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div><div class="line"><a name="l12299"></a><span class="lineno">12299</span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div><div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="comment">/* CTAR Bit Fields */</span></div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div><div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div><div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div><div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div><div class="line"><a name="l12317"></a><span class="lineno">12317</span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div><div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div><div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div><div class="line"><a name="l12320"></a><span class="lineno">12320</span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div><div class="line"><a name="l12322"></a><span class="lineno">12322</span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div><div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div><div class="line"><a name="l12325"></a><span class="lineno">12325</span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div><div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div><div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div><div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div><div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div><div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div><div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div><div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;<span class="comment">/* CTAR_SLAVE Bit Fields */</span></div><div class="line"><a name="l12342"></a><span class="lineno">12342</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div><div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div><div class="line"><a name="l12345"></a><span class="lineno">12345</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div><div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div><div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div><div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div><div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div><div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div><div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div><div class="line"><a name="l12371"></a><span class="lineno">12371</span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div><div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div><div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div><div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div><div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div><div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div><div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div><div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div><div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;<span class="comment">/* PUSHR Bit Fields */</span></div><div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div><div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div><div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div><div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div><div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div><div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div><div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div><div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div><div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div><div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;<span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div><div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div><div class="line"><a name="l12412"></a><span class="lineno">12412</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;<span class="comment">/* POPR Bit Fields */</span></div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div><div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div><div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;<span class="comment">/* TXFR0 Bit Fields */</span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;<span class="comment">/* TXFR1 Bit Fields */</span></div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;<span class="comment">/* TXFR2 Bit Fields */</span></div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div><div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="comment">/* TXFR3 Bit Fields */</span></div><div class="line"><a name="l12439"></a><span class="lineno">12439</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;<span class="comment">/* RXFR0 Bit Fields */</span></div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div><div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;<span class="comment">/* RXFR1 Bit Fields */</span></div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="comment">/* RXFR2 Bit Fields */</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;<span class="comment">/* RXFR3 Bit Fields */</span></div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;</div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;</div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l12469"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gadeaa49ab944c7dcae2a868b0450232c8">12469</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;</div><div class="line"><a name="l12471"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gaf26e39c91b262cc480085abcc450d3d5">12471</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            (SPI0)</span></div><div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;</div><div class="line"><a name="l12474"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">12474</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div><div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;</div><div class="line"><a name="l12476"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gad483be344a28ac800be8f03654a9612f">12476</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            (SPI1)</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;</div><div class="line"><a name="l12479"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gac3e357b4c25106ed375fb1affab6bb86">12479</a></span>&#160;<span class="preprocessor">#define SPI2_BASE                                (0x400AC000u)</span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;</div><div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">12481</a></span>&#160;<span class="preprocessor">#define SPI2                                     ((SPI_Type *)SPI2_BASE)</span></div><div class="line"><a name="l12482"></a><span class="lineno">12482</span>&#160;<span class="preprocessor">#define SPI2_BASE_PTR                            (SPI2)</span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;</div><div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41">12484</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE, SPI2_BASE }</span></div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;</div><div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#ga3a16fecfe27c2052ab60e014be3f66f6">12486</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1, SPI2 }</span></div><div class="line"><a name="l12487"></a><span class="lineno">12487</span>&#160;</div><div class="line"><a name="l12488"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#ga30fd955e8b934f6ea091b7476a020d59">12488</a></span>&#160;<span class="preprocessor">#define SPI_IRQS                                 { SPI0_IRQn, SPI1_IRQn, SPI2_IRQn }</span></div><div class="line"><a name="l12489"></a><span class="lineno">12489</span>&#160;</div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12493"></a><span class="lineno">12493</span>&#160;</div><div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l12502"></a><span class="lineno">12502</span>&#160;<span class="preprocessor">#define SPI0_MCR                                 SPI_MCR_REG(SPI0)</span></div><div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;<span class="preprocessor">#define SPI0_TCR                                 SPI_TCR_REG(SPI0)</span></div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;<span class="preprocessor">#define SPI0_CTAR0                               SPI_CTAR_REG(SPI0,0)</span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="preprocessor">#define SPI0_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI0,0)</span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;<span class="preprocessor">#define SPI0_CTAR1                               SPI_CTAR_REG(SPI0,1)</span></div><div class="line"><a name="l12507"></a><span class="lineno">12507</span>&#160;<span class="preprocessor">#define SPI0_SR                                  SPI_SR_REG(SPI0)</span></div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;<span class="preprocessor">#define SPI0_RSER                                SPI_RSER_REG(SPI0)</span></div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define SPI0_PUSHR                               SPI_PUSHR_REG(SPI0)</span></div><div class="line"><a name="l12510"></a><span class="lineno">12510</span>&#160;<span class="preprocessor">#define SPI0_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI0)</span></div><div class="line"><a name="l12511"></a><span class="lineno">12511</span>&#160;<span class="preprocessor">#define SPI0_POPR                                SPI_POPR_REG(SPI0)</span></div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;<span class="preprocessor">#define SPI0_TXFR0                               SPI_TXFR0_REG(SPI0)</span></div><div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;<span class="preprocessor">#define SPI0_TXFR1                               SPI_TXFR1_REG(SPI0)</span></div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;<span class="preprocessor">#define SPI0_TXFR2                               SPI_TXFR2_REG(SPI0)</span></div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;<span class="preprocessor">#define SPI0_TXFR3                               SPI_TXFR3_REG(SPI0)</span></div><div class="line"><a name="l12516"></a><span class="lineno">12516</span>&#160;<span class="preprocessor">#define SPI0_RXFR0                               SPI_RXFR0_REG(SPI0)</span></div><div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160;<span class="preprocessor">#define SPI0_RXFR1                               SPI_RXFR1_REG(SPI0)</span></div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;<span class="preprocessor">#define SPI0_RXFR2                               SPI_RXFR2_REG(SPI0)</span></div><div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;<span class="preprocessor">#define SPI0_RXFR3                               SPI_RXFR3_REG(SPI0)</span></div><div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;<span class="comment">/* SPI1 */</span></div><div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;<span class="preprocessor">#define SPI1_MCR                                 SPI_MCR_REG(SPI1)</span></div><div class="line"><a name="l12522"></a><span class="lineno">12522</span>&#160;<span class="preprocessor">#define SPI1_TCR                                 SPI_TCR_REG(SPI1)</span></div><div class="line"><a name="l12523"></a><span class="lineno">12523</span>&#160;<span class="preprocessor">#define SPI1_CTAR0                               SPI_CTAR_REG(SPI1,0)</span></div><div class="line"><a name="l12524"></a><span class="lineno">12524</span>&#160;<span class="preprocessor">#define SPI1_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI1,0)</span></div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;<span class="preprocessor">#define SPI1_CTAR1                               SPI_CTAR_REG(SPI1,1)</span></div><div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;<span class="preprocessor">#define SPI1_SR                                  SPI_SR_REG(SPI1)</span></div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;<span class="preprocessor">#define SPI1_RSER                                SPI_RSER_REG(SPI1)</span></div><div class="line"><a name="l12528"></a><span class="lineno">12528</span>&#160;<span class="preprocessor">#define SPI1_PUSHR                               SPI_PUSHR_REG(SPI1)</span></div><div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="preprocessor">#define SPI1_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI1)</span></div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define SPI1_POPR                                SPI_POPR_REG(SPI1)</span></div><div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;<span class="preprocessor">#define SPI1_TXFR0                               SPI_TXFR0_REG(SPI1)</span></div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;<span class="preprocessor">#define SPI1_TXFR1                               SPI_TXFR1_REG(SPI1)</span></div><div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;<span class="preprocessor">#define SPI1_TXFR2                               SPI_TXFR2_REG(SPI1)</span></div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="preprocessor">#define SPI1_TXFR3                               SPI_TXFR3_REG(SPI1)</span></div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="preprocessor">#define SPI1_RXFR0                               SPI_RXFR0_REG(SPI1)</span></div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;<span class="preprocessor">#define SPI1_RXFR1                               SPI_RXFR1_REG(SPI1)</span></div><div class="line"><a name="l12537"></a><span class="lineno">12537</span>&#160;<span class="preprocessor">#define SPI1_RXFR2                               SPI_RXFR2_REG(SPI1)</span></div><div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;<span class="preprocessor">#define SPI1_RXFR3                               SPI_RXFR3_REG(SPI1)</span></div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;<span class="comment">/* SPI2 */</span></div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="preprocessor">#define SPI2_MCR                                 SPI_MCR_REG(SPI2)</span></div><div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;<span class="preprocessor">#define SPI2_TCR                                 SPI_TCR_REG(SPI2)</span></div><div class="line"><a name="l12542"></a><span class="lineno">12542</span>&#160;<span class="preprocessor">#define SPI2_CTAR0                               SPI_CTAR_REG(SPI2,0)</span></div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;<span class="preprocessor">#define SPI2_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI2,0)</span></div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="preprocessor">#define SPI2_CTAR1                               SPI_CTAR_REG(SPI2,1)</span></div><div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;<span class="preprocessor">#define SPI2_SR                                  SPI_SR_REG(SPI2)</span></div><div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;<span class="preprocessor">#define SPI2_RSER                                SPI_RSER_REG(SPI2)</span></div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;<span class="preprocessor">#define SPI2_PUSHR                               SPI_PUSHR_REG(SPI2)</span></div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;<span class="preprocessor">#define SPI2_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI2)</span></div><div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;<span class="preprocessor">#define SPI2_POPR                                SPI_POPR_REG(SPI2)</span></div><div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;<span class="preprocessor">#define SPI2_TXFR0                               SPI_TXFR0_REG(SPI2)</span></div><div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;<span class="preprocessor">#define SPI2_TXFR1                               SPI_TXFR1_REG(SPI2)</span></div><div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;<span class="preprocessor">#define SPI2_TXFR2                               SPI_TXFR2_REG(SPI2)</span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor">#define SPI2_TXFR3                               SPI_TXFR3_REG(SPI2)</span></div><div class="line"><a name="l12554"></a><span class="lineno">12554</span>&#160;<span class="preprocessor">#define SPI2_RXFR0                               SPI_RXFR0_REG(SPI2)</span></div><div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;<span class="preprocessor">#define SPI2_RXFR1                               SPI_RXFR1_REG(SPI2)</span></div><div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="preprocessor">#define SPI2_RXFR2                               SPI_RXFR2_REG(SPI2)</span></div><div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;<span class="preprocessor">#define SPI2_RXFR3                               SPI_RXFR3_REG(SPI2)</span></div><div class="line"><a name="l12558"></a><span class="lineno">12558</span>&#160;</div><div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;<span class="comment">/* SPI - Register array accessors */</span></div><div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;<span class="preprocessor">#define SPI0_CTAR(index2)                        SPI_CTAR_REG(SPI0,index2)</span></div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="preprocessor">#define SPI1_CTAR(index2)                        SPI_CTAR_REG(SPI1,index2)</span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;<span class="preprocessor">#define SPI2_CTAR(index2)                        SPI_CTAR_REG(SPI2,index2)</span></div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="preprocessor">#define SPI0_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI0,index2)</span></div><div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="preprocessor">#define SPI1_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI1,index2)</span></div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="preprocessor">#define SPI2_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI2,index2)</span></div><div class="line"><a name="l12566"></a><span class="lineno">12566</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l12570"></a><span class="lineno">12570</span>&#160;</div><div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;</div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;</div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;</div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDH;                                </div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDL;                                </div><div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t S1;                                 </div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S2;                                 </div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA1;                                </div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA2;                                </div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ED;                                 </div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MODEM;                              </div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IR;                                 </div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PFIFO;                              </div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CFIFO;                              </div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SFIFO;                              </div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TWFIFO;                             </div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t TCFIFO;                             </div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RWFIFO;                             </div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t RCFIFO;                             </div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7816;                              </div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IE7816;                             </div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IS7816;                             </div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T0;                           </div><div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T1;                           </div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;  };</div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WN7816;                             </div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WF7816;                             </div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ET7816;                             </div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TL7816;                             </div><div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;} <a class="code" href="structUART__Type.html">UART_Type</a>, *<a class="code" href="structUART__Type.html">UART_MemMapPtr</a>;</div><div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;</div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;</div><div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160;<span class="comment">/* UART - Register accessors */</span></div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div><div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div><div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div><div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;<span class="preprocessor">#define UART_MA1_REG(base)                       ((base)-&gt;MA1)</span></div><div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;<span class="preprocessor">#define UART_MA2_REG(base)                       ((base)-&gt;MA2)</span></div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor">#define UART_C5_REG(base)                        ((base)-&gt;C5)</span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="preprocessor">#define UART_ED_REG(base)                        ((base)-&gt;ED)</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define UART_MODEM_REG(base)                     ((base)-&gt;MODEM)</span></div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="preprocessor">#define UART_IR_REG(base)                        ((base)-&gt;IR)</span></div><div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;<span class="preprocessor">#define UART_PFIFO_REG(base)                     ((base)-&gt;PFIFO)</span></div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define UART_CFIFO_REG(base)                     ((base)-&gt;CFIFO)</span></div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;<span class="preprocessor">#define UART_SFIFO_REG(base)                     ((base)-&gt;SFIFO)</span></div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;<span class="preprocessor">#define UART_TWFIFO_REG(base)                    ((base)-&gt;TWFIFO)</span></div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="preprocessor">#define UART_TCFIFO_REG(base)                    ((base)-&gt;TCFIFO)</span></div><div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;<span class="preprocessor">#define UART_RWFIFO_REG(base)                    ((base)-&gt;RWFIFO)</span></div><div class="line"><a name="l12657"></a><span class="lineno">12657</span>&#160;<span class="preprocessor">#define UART_RCFIFO_REG(base)                    ((base)-&gt;RCFIFO)</span></div><div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="preprocessor">#define UART_C7816_REG(base)                     ((base)-&gt;C7816)</span></div><div class="line"><a name="l12659"></a><span class="lineno">12659</span>&#160;<span class="preprocessor">#define UART_IE7816_REG(base)                    ((base)-&gt;IE7816)</span></div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor">#define UART_IS7816_REG(base)                    ((base)-&gt;IS7816)</span></div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define UART_WP7816T0_REG(base)                  ((base)-&gt;WP7816T0)</span></div><div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;<span class="preprocessor">#define UART_WP7816T1_REG(base)                  ((base)-&gt;WP7816T1)</span></div><div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="preprocessor">#define UART_WN7816_REG(base)                    ((base)-&gt;WN7816)</span></div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor">#define UART_WF7816_REG(base)                    ((base)-&gt;WF7816)</span></div><div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;<span class="preprocessor">#define UART_ET7816_REG(base)                    ((base)-&gt;ET7816)</span></div><div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;<span class="preprocessor">#define UART_TL7816_REG(base)                    ((base)-&gt;TL7816)</span></div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;</div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;</div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;</div><div class="line"><a name="l12682"></a><span class="lineno">12682</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l12683"></a><span class="lineno">12683</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l12685"></a><span class="lineno">12685</span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_MASK                       0x20u</span></div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      5</span></div><div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l12695"></a><span class="lineno">12695</span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l12696"></a><span class="lineno">12696</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l12702"></a><span class="lineno">12702</span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l12717"></a><span class="lineno">12717</span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l12730"></a><span class="lineno">12730</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div><div class="line"><a name="l12759"></a><span class="lineno">12759</span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div><div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l12762"></a><span class="lineno">12762</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l12763"></a><span class="lineno">12763</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l12765"></a><span class="lineno">12765</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l12774"></a><span class="lineno">12774</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div><div class="line"><a name="l12784"></a><span class="lineno">12784</span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div><div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div><div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div><div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div><div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div><div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div><div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div><div class="line"><a name="l12797"></a><span class="lineno">12797</span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div><div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;<span class="preprocessor">#define UART_C5_LBKDDMAS_MASK                    0x8u</span></div><div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;<span class="preprocessor">#define UART_C5_LBKDDMAS_SHIFT                   3</span></div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor">#define UART_C5_ILDMAS_MASK                      0x10u</span></div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="preprocessor">#define UART_C5_ILDMAS_SHIFT                     4</span></div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;<span class="preprocessor">#define UART_C5_TCDMAS_MASK                      0x40u</span></div><div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;<span class="preprocessor">#define UART_C5_TCDMAS_SHIFT                     6</span></div><div class="line"><a name="l12812"></a><span class="lineno">12812</span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l12813"></a><span class="lineno">12813</span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l12814"></a><span class="lineno">12814</span>&#160;<span class="comment">/* ED Bit Fields */</span></div><div class="line"><a name="l12815"></a><span class="lineno">12815</span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div><div class="line"><a name="l12817"></a><span class="lineno">12817</span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;<span class="comment">/* MODEM Bit Fields */</span></div><div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div><div class="line"><a name="l12821"></a><span class="lineno">12821</span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div><div class="line"><a name="l12822"></a><span class="lineno">12822</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div><div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div><div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div><div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;<span class="comment">/* IR Bit Fields */</span></div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div><div class="line"><a name="l12831"></a><span class="lineno">12831</span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div><div class="line"><a name="l12834"></a><span class="lineno">12834</span>&#160;<span class="comment">/* PFIFO Bit Fields */</span></div><div class="line"><a name="l12835"></a><span class="lineno">12835</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div><div class="line"><a name="l12838"></a><span class="lineno">12838</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div><div class="line"><a name="l12841"></a><span class="lineno">12841</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div><div class="line"><a name="l12842"></a><span class="lineno">12842</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;<span class="comment">/* CFIFO Bit Fields */</span></div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div><div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div><div class="line"><a name="l12848"></a><span class="lineno">12848</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div><div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    0x4u</span></div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   2</span></div><div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div><div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div><div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div><div class="line"><a name="l12856"></a><span class="lineno">12856</span>&#160;<span class="comment">/* SFIFO Bit Fields */</span></div><div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div><div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div><div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     0x4u</span></div><div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    2</span></div><div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div><div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div><div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div><div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;<span class="comment">/* TWFIFO Bit Fields */</span></div><div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div><div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div><div class="line"><a name="l12871"></a><span class="lineno">12871</span>&#160;<span class="comment">/* TCFIFO Bit Fields */</span></div><div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l12873"></a><span class="lineno">12873</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div><div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div><div class="line"><a name="l12875"></a><span class="lineno">12875</span>&#160;<span class="comment">/* RWFIFO Bit Fields */</span></div><div class="line"><a name="l12876"></a><span class="lineno">12876</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l12877"></a><span class="lineno">12877</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div><div class="line"><a name="l12878"></a><span class="lineno">12878</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;<span class="comment">/* RCFIFO Bit Fields */</span></div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div><div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div><div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;<span class="comment">/* C7816 Bit Fields */</span></div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div><div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div><div class="line"><a name="l12889"></a><span class="lineno">12889</span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div><div class="line"><a name="l12890"></a><span class="lineno">12890</span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div><div class="line"><a name="l12891"></a><span class="lineno">12891</span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div><div class="line"><a name="l12892"></a><span class="lineno">12892</span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div><div class="line"><a name="l12893"></a><span class="lineno">12893</span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div><div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;<span class="comment">/* IE7816 Bit Fields */</span></div><div class="line"><a name="l12895"></a><span class="lineno">12895</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div><div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div><div class="line"><a name="l12897"></a><span class="lineno">12897</span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div><div class="line"><a name="l12898"></a><span class="lineno">12898</span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div><div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div><div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div><div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div><div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div><div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div><div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div><div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div><div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div><div class="line"><a name="l12909"></a><span class="lineno">12909</span>&#160;<span class="comment">/* IS7816 Bit Fields */</span></div><div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div><div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div><div class="line"><a name="l12912"></a><span class="lineno">12912</span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div><div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div><div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div><div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div><div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div><div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div><div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div><div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div><div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div><div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div><div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div><div class="line"><a name="l12923"></a><span class="lineno">12923</span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="comment">/* WP7816T0 Bit Fields */</span></div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_MASK                    0xFFu</span></div><div class="line"><a name="l12926"></a><span class="lineno">12926</span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_SHIFT                   0</span></div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T0_WI_SHIFT))&amp;UART_WP7816T0_WI_MASK)</span></div><div class="line"><a name="l12928"></a><span class="lineno">12928</span>&#160;<span class="comment">/* WP7816T1 Bit Fields */</span></div><div class="line"><a name="l12929"></a><span class="lineno">12929</span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_MASK                   0xFu</span></div><div class="line"><a name="l12930"></a><span class="lineno">12930</span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_SHIFT                  0</span></div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_BWI_SHIFT))&amp;UART_WP7816T1_BWI_MASK)</span></div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_MASK                   0xF0u</span></div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_SHIFT                  4</span></div><div class="line"><a name="l12934"></a><span class="lineno">12934</span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_CWI_SHIFT))&amp;UART_WP7816T1_CWI_MASK)</span></div><div class="line"><a name="l12935"></a><span class="lineno">12935</span>&#160;<span class="comment">/* WN7816 Bit Fields */</span></div><div class="line"><a name="l12936"></a><span class="lineno">12936</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div><div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;<span class="comment">/* WF7816 Bit Fields */</span></div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div><div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div><div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160;<span class="comment">/* ET7816 Bit Fields */</span></div><div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div><div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div><div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div><div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div><div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;<span class="comment">/* TL7816 Bit Fields */</span></div><div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;</div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;</div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l12962"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga7a07348b4332ff6b88abf6092347deba">12962</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;</div><div class="line"><a name="l12964"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga0508661f121639ffdee7de2353a0def2">12964</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART_Type *)UART0_BASE)</span></div><div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           (UART0)</span></div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;</div><div class="line"><a name="l12967"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga383bf0c4670c3a7fa72df80f66331a46">12967</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;</div><div class="line"><a name="l12969"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">12969</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div><div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           (UART1)</span></div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;</div><div class="line"><a name="l12972"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#gac9998d643534960b684d45a60b998421">12972</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;</div><div class="line"><a name="l12974"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">12974</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           (UART2)</span></div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;</div><div class="line"><a name="l12977"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">12977</a></span>&#160;<span class="preprocessor">#define UART3_BASE                               (0x4006D000u)</span></div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;</div><div class="line"><a name="l12979"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga961726a611b38bcaf61f3d598b0a59ec">12979</a></span>&#160;<span class="preprocessor">#define UART3                                    ((UART_Type *)UART3_BASE)</span></div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor">#define UART3_BASE_PTR                           (UART3)</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;</div><div class="line"><a name="l12982"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">12982</a></span>&#160;<span class="preprocessor">#define UART4_BASE                               (0x400EA000u)</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;</div><div class="line"><a name="l12984"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga7c035f6f443c999fc043b2b7fb598800">12984</a></span>&#160;<span class="preprocessor">#define UART4                                    ((UART_Type *)UART4_BASE)</span></div><div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;<span class="preprocessor">#define UART4_BASE_PTR                           (UART4)</span></div><div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;</div><div class="line"><a name="l12987"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#gaa155689c0e206e6994951dc3cf31052a">12987</a></span>&#160;<span class="preprocessor">#define UART5_BASE                               (0x400EB000u)</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;</div><div class="line"><a name="l12989"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">12989</a></span>&#160;<span class="preprocessor">#define UART5                                    ((UART_Type *)UART5_BASE)</span></div><div class="line"><a name="l12990"></a><span class="lineno">12990</span>&#160;<span class="preprocessor">#define UART5_BASE_PTR                           (UART5)</span></div><div class="line"><a name="l12991"></a><span class="lineno">12991</span>&#160;</div><div class="line"><a name="l12992"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#gacc6561447356c229be264fa294e6cb79">12992</a></span>&#160;<span class="preprocessor">#define UART_BASE_ADDRS                          { UART0_BASE, UART1_BASE, UART2_BASE, UART3_BASE, UART4_BASE, UART5_BASE }</span></div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;</div><div class="line"><a name="l12994"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga7b34a38b9492a1e1007b2f66383aef17">12994</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART0, UART1, UART2, UART3, UART4, UART5 }</span></div><div class="line"><a name="l12995"></a><span class="lineno">12995</span>&#160;</div><div class="line"><a name="l12996"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga84932f7830684ae87059a8343f90095b">12996</a></span>&#160;<span class="preprocessor">#define UART_RX_TX_IRQS                          { UART0_RX_TX_IRQn, UART1_RX_TX_IRQn, UART2_RX_TX_IRQn, UART3_RX_TX_IRQn, UART4_RX_TX_IRQn, UART5_RX_TX_IRQn }</span></div><div class="line"><a name="l12997"></a><span class="lineno">12997</span>&#160;<span class="preprocessor">#define UART_ERR_IRQS                            { UART0_ERR_IRQn, UART1_ERR_IRQn, UART2_ERR_IRQn, UART3_ERR_IRQn, UART4_ERR_IRQn, UART5_ERR_IRQn }</span></div><div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;<span class="preprocessor">#define UART_LON_IRQS                            { UART0_LON_IRQn, 0, 0, 0, 0, 0 }</span></div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;</div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13001"></a><span class="lineno">13001</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;</div><div class="line"><a name="l13010"></a><span class="lineno">13010</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div><div class="line"><a name="l13011"></a><span class="lineno">13011</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l13012"></a><span class="lineno">13012</span>&#160;<span class="preprocessor">#define UART0_BDH                                UART_BDH_REG(UART0)</span></div><div class="line"><a name="l13013"></a><span class="lineno">13013</span>&#160;<span class="preprocessor">#define UART0_BDL                                UART_BDL_REG(UART0)</span></div><div class="line"><a name="l13014"></a><span class="lineno">13014</span>&#160;<span class="preprocessor">#define UART0_C1                                 UART_C1_REG(UART0)</span></div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;<span class="preprocessor">#define UART0_C2                                 UART_C2_REG(UART0)</span></div><div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160;<span class="preprocessor">#define UART0_S1                                 UART_S1_REG(UART0)</span></div><div class="line"><a name="l13017"></a><span class="lineno">13017</span>&#160;<span class="preprocessor">#define UART0_S2                                 UART_S2_REG(UART0)</span></div><div class="line"><a name="l13018"></a><span class="lineno">13018</span>&#160;<span class="preprocessor">#define UART0_C3                                 UART_C3_REG(UART0)</span></div><div class="line"><a name="l13019"></a><span class="lineno">13019</span>&#160;<span class="preprocessor">#define UART0_D                                  UART_D_REG(UART0)</span></div><div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="preprocessor">#define UART0_MA1                                UART_MA1_REG(UART0)</span></div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;<span class="preprocessor">#define UART0_MA2                                UART_MA2_REG(UART0)</span></div><div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;<span class="preprocessor">#define UART0_C4                                 UART_C4_REG(UART0)</span></div><div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;<span class="preprocessor">#define UART0_C5                                 UART_C5_REG(UART0)</span></div><div class="line"><a name="l13024"></a><span class="lineno">13024</span>&#160;<span class="preprocessor">#define UART0_ED                                 UART_ED_REG(UART0)</span></div><div class="line"><a name="l13025"></a><span class="lineno">13025</span>&#160;<span class="preprocessor">#define UART0_MODEM                              UART_MODEM_REG(UART0)</span></div><div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;<span class="preprocessor">#define UART0_IR                                 UART_IR_REG(UART0)</span></div><div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;<span class="preprocessor">#define UART0_PFIFO                              UART_PFIFO_REG(UART0)</span></div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor">#define UART0_CFIFO                              UART_CFIFO_REG(UART0)</span></div><div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;<span class="preprocessor">#define UART0_SFIFO                              UART_SFIFO_REG(UART0)</span></div><div class="line"><a name="l13030"></a><span class="lineno">13030</span>&#160;<span class="preprocessor">#define UART0_TWFIFO                             UART_TWFIFO_REG(UART0)</span></div><div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;<span class="preprocessor">#define UART0_TCFIFO                             UART_TCFIFO_REG(UART0)</span></div><div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;<span class="preprocessor">#define UART0_RWFIFO                             UART_RWFIFO_REG(UART0)</span></div><div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160;<span class="preprocessor">#define UART0_RCFIFO                             UART_RCFIFO_REG(UART0)</span></div><div class="line"><a name="l13034"></a><span class="lineno">13034</span>&#160;<span class="preprocessor">#define UART0_C7816                              UART_C7816_REG(UART0)</span></div><div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;<span class="preprocessor">#define UART0_IE7816                             UART_IE7816_REG(UART0)</span></div><div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;<span class="preprocessor">#define UART0_IS7816                             UART_IS7816_REG(UART0)</span></div><div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;<span class="preprocessor">#define UART0_WP7816T0                           UART_WP7816T0_REG(UART0)</span></div><div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;<span class="preprocessor">#define UART0_WP7816T1                           UART_WP7816T1_REG(UART0)</span></div><div class="line"><a name="l13039"></a><span class="lineno">13039</span>&#160;<span class="preprocessor">#define UART0_WN7816                             UART_WN7816_REG(UART0)</span></div><div class="line"><a name="l13040"></a><span class="lineno">13040</span>&#160;<span class="preprocessor">#define UART0_WF7816                             UART_WF7816_REG(UART0)</span></div><div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;<span class="preprocessor">#define UART0_ET7816                             UART_ET7816_REG(UART0)</span></div><div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;<span class="preprocessor">#define UART0_TL7816                             UART_TL7816_REG(UART0)</span></div><div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;<span class="comment">/* UART1 */</span></div><div class="line"><a name="l13044"></a><span class="lineno">13044</span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1)</span></div><div class="line"><a name="l13045"></a><span class="lineno">13045</span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1)</span></div><div class="line"><a name="l13046"></a><span class="lineno">13046</span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1)</span></div><div class="line"><a name="l13047"></a><span class="lineno">13047</span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1)</span></div><div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1)</span></div><div class="line"><a name="l13049"></a><span class="lineno">13049</span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1)</span></div><div class="line"><a name="l13050"></a><span class="lineno">13050</span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1)</span></div><div class="line"><a name="l13051"></a><span class="lineno">13051</span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1)</span></div><div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;<span class="preprocessor">#define UART1_MA1                                UART_MA1_REG(UART1)</span></div><div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;<span class="preprocessor">#define UART1_MA2                                UART_MA2_REG(UART1)</span></div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1)</span></div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="preprocessor">#define UART1_C5                                 UART_C5_REG(UART1)</span></div><div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;<span class="preprocessor">#define UART1_ED                                 UART_ED_REG(UART1)</span></div><div class="line"><a name="l13057"></a><span class="lineno">13057</span>&#160;<span class="preprocessor">#define UART1_MODEM                              UART_MODEM_REG(UART1)</span></div><div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;<span class="preprocessor">#define UART1_IR                                 UART_IR_REG(UART1)</span></div><div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;<span class="preprocessor">#define UART1_PFIFO                              UART_PFIFO_REG(UART1)</span></div><div class="line"><a name="l13060"></a><span class="lineno">13060</span>&#160;<span class="preprocessor">#define UART1_CFIFO                              UART_CFIFO_REG(UART1)</span></div><div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;<span class="preprocessor">#define UART1_SFIFO                              UART_SFIFO_REG(UART1)</span></div><div class="line"><a name="l13062"></a><span class="lineno">13062</span>&#160;<span class="preprocessor">#define UART1_TWFIFO                             UART_TWFIFO_REG(UART1)</span></div><div class="line"><a name="l13063"></a><span class="lineno">13063</span>&#160;<span class="preprocessor">#define UART1_TCFIFO                             UART_TCFIFO_REG(UART1)</span></div><div class="line"><a name="l13064"></a><span class="lineno">13064</span>&#160;<span class="preprocessor">#define UART1_RWFIFO                             UART_RWFIFO_REG(UART1)</span></div><div class="line"><a name="l13065"></a><span class="lineno">13065</span>&#160;<span class="preprocessor">#define UART1_RCFIFO                             UART_RCFIFO_REG(UART1)</span></div><div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<span class="comment">/* UART2 */</span></div><div class="line"><a name="l13067"></a><span class="lineno">13067</span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2)</span></div><div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2)</span></div><div class="line"><a name="l13069"></a><span class="lineno">13069</span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2)</span></div><div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2)</span></div><div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2)</span></div><div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2)</span></div><div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2)</span></div><div class="line"><a name="l13074"></a><span class="lineno">13074</span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2)</span></div><div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;<span class="preprocessor">#define UART2_MA1                                UART_MA1_REG(UART2)</span></div><div class="line"><a name="l13076"></a><span class="lineno">13076</span>&#160;<span class="preprocessor">#define UART2_MA2                                UART_MA2_REG(UART2)</span></div><div class="line"><a name="l13077"></a><span class="lineno">13077</span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2)</span></div><div class="line"><a name="l13078"></a><span class="lineno">13078</span>&#160;<span class="preprocessor">#define UART2_C5                                 UART_C5_REG(UART2)</span></div><div class="line"><a name="l13079"></a><span class="lineno">13079</span>&#160;<span class="preprocessor">#define UART2_ED                                 UART_ED_REG(UART2)</span></div><div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;<span class="preprocessor">#define UART2_MODEM                              UART_MODEM_REG(UART2)</span></div><div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;<span class="preprocessor">#define UART2_IR                                 UART_IR_REG(UART2)</span></div><div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;<span class="preprocessor">#define UART2_PFIFO                              UART_PFIFO_REG(UART2)</span></div><div class="line"><a name="l13083"></a><span class="lineno">13083</span>&#160;<span class="preprocessor">#define UART2_CFIFO                              UART_CFIFO_REG(UART2)</span></div><div class="line"><a name="l13084"></a><span class="lineno">13084</span>&#160;<span class="preprocessor">#define UART2_SFIFO                              UART_SFIFO_REG(UART2)</span></div><div class="line"><a name="l13085"></a><span class="lineno">13085</span>&#160;<span class="preprocessor">#define UART2_TWFIFO                             UART_TWFIFO_REG(UART2)</span></div><div class="line"><a name="l13086"></a><span class="lineno">13086</span>&#160;<span class="preprocessor">#define UART2_TCFIFO                             UART_TCFIFO_REG(UART2)</span></div><div class="line"><a name="l13087"></a><span class="lineno">13087</span>&#160;<span class="preprocessor">#define UART2_RWFIFO                             UART_RWFIFO_REG(UART2)</span></div><div class="line"><a name="l13088"></a><span class="lineno">13088</span>&#160;<span class="preprocessor">#define UART2_RCFIFO                             UART_RCFIFO_REG(UART2)</span></div><div class="line"><a name="l13089"></a><span class="lineno">13089</span>&#160;<span class="comment">/* UART3 */</span></div><div class="line"><a name="l13090"></a><span class="lineno">13090</span>&#160;<span class="preprocessor">#define UART3_BDH                                UART_BDH_REG(UART3)</span></div><div class="line"><a name="l13091"></a><span class="lineno">13091</span>&#160;<span class="preprocessor">#define UART3_BDL                                UART_BDL_REG(UART3)</span></div><div class="line"><a name="l13092"></a><span class="lineno">13092</span>&#160;<span class="preprocessor">#define UART3_C1                                 UART_C1_REG(UART3)</span></div><div class="line"><a name="l13093"></a><span class="lineno">13093</span>&#160;<span class="preprocessor">#define UART3_C2                                 UART_C2_REG(UART3)</span></div><div class="line"><a name="l13094"></a><span class="lineno">13094</span>&#160;<span class="preprocessor">#define UART3_S1                                 UART_S1_REG(UART3)</span></div><div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;<span class="preprocessor">#define UART3_S2                                 UART_S2_REG(UART3)</span></div><div class="line"><a name="l13096"></a><span class="lineno">13096</span>&#160;<span class="preprocessor">#define UART3_C3                                 UART_C3_REG(UART3)</span></div><div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;<span class="preprocessor">#define UART3_D                                  UART_D_REG(UART3)</span></div><div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;<span class="preprocessor">#define UART3_MA1                                UART_MA1_REG(UART3)</span></div><div class="line"><a name="l13099"></a><span class="lineno">13099</span>&#160;<span class="preprocessor">#define UART3_MA2                                UART_MA2_REG(UART3)</span></div><div class="line"><a name="l13100"></a><span class="lineno">13100</span>&#160;<span class="preprocessor">#define UART3_C4                                 UART_C4_REG(UART3)</span></div><div class="line"><a name="l13101"></a><span class="lineno">13101</span>&#160;<span class="preprocessor">#define UART3_C5                                 UART_C5_REG(UART3)</span></div><div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="preprocessor">#define UART3_ED                                 UART_ED_REG(UART3)</span></div><div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;<span class="preprocessor">#define UART3_MODEM                              UART_MODEM_REG(UART3)</span></div><div class="line"><a name="l13104"></a><span class="lineno">13104</span>&#160;<span class="preprocessor">#define UART3_IR                                 UART_IR_REG(UART3)</span></div><div class="line"><a name="l13105"></a><span class="lineno">13105</span>&#160;<span class="preprocessor">#define UART3_PFIFO                              UART_PFIFO_REG(UART3)</span></div><div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;<span class="preprocessor">#define UART3_CFIFO                              UART_CFIFO_REG(UART3)</span></div><div class="line"><a name="l13107"></a><span class="lineno">13107</span>&#160;<span class="preprocessor">#define UART3_SFIFO                              UART_SFIFO_REG(UART3)</span></div><div class="line"><a name="l13108"></a><span class="lineno">13108</span>&#160;<span class="preprocessor">#define UART3_TWFIFO                             UART_TWFIFO_REG(UART3)</span></div><div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor">#define UART3_TCFIFO                             UART_TCFIFO_REG(UART3)</span></div><div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;<span class="preprocessor">#define UART3_RWFIFO                             UART_RWFIFO_REG(UART3)</span></div><div class="line"><a name="l13111"></a><span class="lineno">13111</span>&#160;<span class="preprocessor">#define UART3_RCFIFO                             UART_RCFIFO_REG(UART3)</span></div><div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;<span class="comment">/* UART4 */</span></div><div class="line"><a name="l13113"></a><span class="lineno">13113</span>&#160;<span class="preprocessor">#define UART4_BDH                                UART_BDH_REG(UART4)</span></div><div class="line"><a name="l13114"></a><span class="lineno">13114</span>&#160;<span class="preprocessor">#define UART4_BDL                                UART_BDL_REG(UART4)</span></div><div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;<span class="preprocessor">#define UART4_C1                                 UART_C1_REG(UART4)</span></div><div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;<span class="preprocessor">#define UART4_C2                                 UART_C2_REG(UART4)</span></div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;<span class="preprocessor">#define UART4_S1                                 UART_S1_REG(UART4)</span></div><div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;<span class="preprocessor">#define UART4_S2                                 UART_S2_REG(UART4)</span></div><div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;<span class="preprocessor">#define UART4_C3                                 UART_C3_REG(UART4)</span></div><div class="line"><a name="l13120"></a><span class="lineno">13120</span>&#160;<span class="preprocessor">#define UART4_D                                  UART_D_REG(UART4)</span></div><div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;<span class="preprocessor">#define UART4_MA1                                UART_MA1_REG(UART4)</span></div><div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;<span class="preprocessor">#define UART4_MA2                                UART_MA2_REG(UART4)</span></div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="preprocessor">#define UART4_C4                                 UART_C4_REG(UART4)</span></div><div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;<span class="preprocessor">#define UART4_C5                                 UART_C5_REG(UART4)</span></div><div class="line"><a name="l13125"></a><span class="lineno">13125</span>&#160;<span class="preprocessor">#define UART4_ED                                 UART_ED_REG(UART4)</span></div><div class="line"><a name="l13126"></a><span class="lineno">13126</span>&#160;<span class="preprocessor">#define UART4_MODEM                              UART_MODEM_REG(UART4)</span></div><div class="line"><a name="l13127"></a><span class="lineno">13127</span>&#160;<span class="preprocessor">#define UART4_IR                                 UART_IR_REG(UART4)</span></div><div class="line"><a name="l13128"></a><span class="lineno">13128</span>&#160;<span class="preprocessor">#define UART4_PFIFO                              UART_PFIFO_REG(UART4)</span></div><div class="line"><a name="l13129"></a><span class="lineno">13129</span>&#160;<span class="preprocessor">#define UART4_CFIFO                              UART_CFIFO_REG(UART4)</span></div><div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;<span class="preprocessor">#define UART4_SFIFO                              UART_SFIFO_REG(UART4)</span></div><div class="line"><a name="l13131"></a><span class="lineno">13131</span>&#160;<span class="preprocessor">#define UART4_TWFIFO                             UART_TWFIFO_REG(UART4)</span></div><div class="line"><a name="l13132"></a><span class="lineno">13132</span>&#160;<span class="preprocessor">#define UART4_TCFIFO                             UART_TCFIFO_REG(UART4)</span></div><div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;<span class="preprocessor">#define UART4_RWFIFO                             UART_RWFIFO_REG(UART4)</span></div><div class="line"><a name="l13134"></a><span class="lineno">13134</span>&#160;<span class="preprocessor">#define UART4_RCFIFO                             UART_RCFIFO_REG(UART4)</span></div><div class="line"><a name="l13135"></a><span class="lineno">13135</span>&#160;<span class="comment">/* UART5 */</span></div><div class="line"><a name="l13136"></a><span class="lineno">13136</span>&#160;<span class="preprocessor">#define UART5_BDH                                UART_BDH_REG(UART5)</span></div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor">#define UART5_BDL                                UART_BDL_REG(UART5)</span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;<span class="preprocessor">#define UART5_C1                                 UART_C1_REG(UART5)</span></div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;<span class="preprocessor">#define UART5_C2                                 UART_C2_REG(UART5)</span></div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="preprocessor">#define UART5_S1                                 UART_S1_REG(UART5)</span></div><div class="line"><a name="l13141"></a><span class="lineno">13141</span>&#160;<span class="preprocessor">#define UART5_S2                                 UART_S2_REG(UART5)</span></div><div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;<span class="preprocessor">#define UART5_C3                                 UART_C3_REG(UART5)</span></div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;<span class="preprocessor">#define UART5_D                                  UART_D_REG(UART5)</span></div><div class="line"><a name="l13144"></a><span class="lineno">13144</span>&#160;<span class="preprocessor">#define UART5_MA1                                UART_MA1_REG(UART5)</span></div><div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;<span class="preprocessor">#define UART5_MA2                                UART_MA2_REG(UART5)</span></div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="preprocessor">#define UART5_C4                                 UART_C4_REG(UART5)</span></div><div class="line"><a name="l13147"></a><span class="lineno">13147</span>&#160;<span class="preprocessor">#define UART5_C5                                 UART_C5_REG(UART5)</span></div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;<span class="preprocessor">#define UART5_ED                                 UART_ED_REG(UART5)</span></div><div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;<span class="preprocessor">#define UART5_MODEM                              UART_MODEM_REG(UART5)</span></div><div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;<span class="preprocessor">#define UART5_IR                                 UART_IR_REG(UART5)</span></div><div class="line"><a name="l13151"></a><span class="lineno">13151</span>&#160;<span class="preprocessor">#define UART5_PFIFO                              UART_PFIFO_REG(UART5)</span></div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="preprocessor">#define UART5_CFIFO                              UART_CFIFO_REG(UART5)</span></div><div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;<span class="preprocessor">#define UART5_SFIFO                              UART_SFIFO_REG(UART5)</span></div><div class="line"><a name="l13154"></a><span class="lineno">13154</span>&#160;<span class="preprocessor">#define UART5_TWFIFO                             UART_TWFIFO_REG(UART5)</span></div><div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;<span class="preprocessor">#define UART5_TCFIFO                             UART_TCFIFO_REG(UART5)</span></div><div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;<span class="preprocessor">#define UART5_RWFIFO                             UART_RWFIFO_REG(UART5)</span></div><div class="line"><a name="l13157"></a><span class="lineno">13157</span>&#160;<span class="preprocessor">#define UART5_RCFIFO                             UART_RCFIFO_REG(UART5)</span></div><div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;</div><div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;</div><div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;</div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13170"></a><span class="lineno">13170</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;</div><div class="line"><a name="l13179"></a><span class="lineno">13179</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13180"></a><span class="lineno">13180</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PERID;                              </div><div class="line"><a name="l13181"></a><span class="lineno">13181</span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t IDCOMP;                             </div><div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t REV;                                </div><div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ADDINFO;                            </div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;       uint8_t RESERVED_3[3];</div><div class="line"><a name="l13188"></a><span class="lineno">13188</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGISTAT;                           </div><div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l13190"></a><span class="lineno">13190</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGICR;                             </div><div class="line"><a name="l13191"></a><span class="lineno">13191</span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGSTAT;                            </div><div class="line"><a name="l13193"></a><span class="lineno">13193</span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGCTL;                             </div><div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;       uint8_t RESERVED_7[99];</div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ISTAT;                              </div><div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t INTEN;                              </div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERRSTAT;                            </div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERREN;                              </div><div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t STAT;                               </div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTL;                                </div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;       uint8_t RESERVED_13[3];</div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ADDR;                               </div><div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE1;                           </div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;       uint8_t RESERVED_15[3];</div><div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUML;                            </div><div class="line"><a name="l13213"></a><span class="lineno">13213</span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUMH;                            </div><div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TOKEN;                              </div><div class="line"><a name="l13217"></a><span class="lineno">13217</span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SOFTHLD;                            </div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;       uint8_t RESERVED_19[3];</div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE2;                           </div><div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;       uint8_t RESERVED_20[3];</div><div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE3;                           </div><div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;       uint8_t RESERVED_21[11];</div><div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ENDPT;                              </div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBCTRL;                            </div><div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;       uint8_t RESERVED_22[3];</div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t OBSERVE;                            </div><div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;       uint8_t RESERVED_23[3];</div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CONTROL;                            </div><div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;       uint8_t RESERVED_24[3];</div><div class="line"><a name="l13234"></a><span class="lineno">13234</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBTRC0;                            </div><div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;       uint8_t RESERVED_25[7];</div><div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBFRMADJUST;                       </div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;       uint8_t RESERVED_26[43];</div><div class="line"><a name="l13238"></a><span class="lineno">13238</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CLK_RECOVER_CTRL;                   </div><div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;       uint8_t RESERVED_27[3];</div><div class="line"><a name="l13240"></a><span class="lineno">13240</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CLK_RECOVER_IRC_EN;                 </div><div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;       uint8_t RESERVED_28[23];</div><div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CLK_RECOVER_INT_STATUS;             </div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;} <a class="code" href="structUSB__Type.html">USB_Type</a>, *<a class="code" href="structUSB__Type.html">USB_MemMapPtr</a>;</div><div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;</div><div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;</div><div class="line"><a name="l13255"></a><span class="lineno">13255</span>&#160;<span class="comment">/* USB - Register accessors */</span></div><div class="line"><a name="l13256"></a><span class="lineno">13256</span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div><div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div><div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div><div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div><div class="line"><a name="l13261"></a><span class="lineno">13261</span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div><div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div><div class="line"><a name="l13263"></a><span class="lineno">13263</span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div><div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div><div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div><div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div><div class="line"><a name="l13267"></a><span class="lineno">13267</span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div><div class="line"><a name="l13268"></a><span class="lineno">13268</span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div><div class="line"><a name="l13269"></a><span class="lineno">13269</span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l13270"></a><span class="lineno">13270</span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div><div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div><div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div><div class="line"><a name="l13273"></a><span class="lineno">13273</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div><div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div><div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div><div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div><div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div><div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div><div class="line"><a name="l13281"></a><span class="lineno">13281</span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l13282"></a><span class="lineno">13282</span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div><div class="line"><a name="l13283"></a><span class="lineno">13283</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div><div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_REG(base)           ((base)-&gt;CLK_RECOVER_CTRL)</span></div><div class="line"><a name="l13285"></a><span class="lineno">13285</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG(base)         ((base)-&gt;CLK_RECOVER_IRC_EN)</span></div><div class="line"><a name="l13286"></a><span class="lineno">13286</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_REG(base)     ((base)-&gt;CLK_RECOVER_INT_STATUS)</span></div><div class="line"><a name="l13287"></a><span class="lineno">13287</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;</div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;</div><div class="line"><a name="l13293"></a><span class="lineno">13293</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13294"></a><span class="lineno">13294</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;</div><div class="line"><a name="l13302"></a><span class="lineno">13302</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l13304"></a><span class="lineno">13304</span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l13307"></a><span class="lineno">13307</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l13308"></a><span class="lineno">13308</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l13309"></a><span class="lineno">13309</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l13313"></a><span class="lineno">13313</span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l13314"></a><span class="lineno">13314</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l13321"></a><span class="lineno">13321</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l13322"></a><span class="lineno">13322</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l13323"></a><span class="lineno">13323</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l13327"></a><span class="lineno">13327</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l13328"></a><span class="lineno">13328</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l13330"></a><span class="lineno">13330</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l13332"></a><span class="lineno">13332</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l13334"></a><span class="lineno">13334</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l13337"></a><span class="lineno">13337</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l13338"></a><span class="lineno">13338</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l13339"></a><span class="lineno">13339</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l13340"></a><span class="lineno">13340</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l13342"></a><span class="lineno">13342</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l13346"></a><span class="lineno">13346</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l13347"></a><span class="lineno">13347</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l13348"></a><span class="lineno">13348</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l13349"></a><span class="lineno">13349</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l13350"></a><span class="lineno">13350</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l13351"></a><span class="lineno">13351</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l13352"></a><span class="lineno">13352</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l13354"></a><span class="lineno">13354</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l13355"></a><span class="lineno">13355</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l13357"></a><span class="lineno">13357</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l13360"></a><span class="lineno">13360</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l13361"></a><span class="lineno">13361</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l13362"></a><span class="lineno">13362</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l13363"></a><span class="lineno">13363</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l13364"></a><span class="lineno">13364</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l13366"></a><span class="lineno">13366</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l13367"></a><span class="lineno">13367</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l13368"></a><span class="lineno">13368</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l13369"></a><span class="lineno">13369</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l13370"></a><span class="lineno">13370</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l13371"></a><span class="lineno">13371</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l13372"></a><span class="lineno">13372</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l13374"></a><span class="lineno">13374</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l13375"></a><span class="lineno">13375</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l13377"></a><span class="lineno">13377</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l13380"></a><span class="lineno">13380</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l13381"></a><span class="lineno">13381</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l13382"></a><span class="lineno">13382</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l13384"></a><span class="lineno">13384</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l13385"></a><span class="lineno">13385</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l13386"></a><span class="lineno">13386</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l13387"></a><span class="lineno">13387</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l13388"></a><span class="lineno">13388</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l13390"></a><span class="lineno">13390</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l13391"></a><span class="lineno">13391</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l13392"></a><span class="lineno">13392</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l13393"></a><span class="lineno">13393</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l13395"></a><span class="lineno">13395</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l13396"></a><span class="lineno">13396</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l13397"></a><span class="lineno">13397</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l13398"></a><span class="lineno">13398</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l13399"></a><span class="lineno">13399</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l13400"></a><span class="lineno">13400</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l13401"></a><span class="lineno">13401</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l13402"></a><span class="lineno">13402</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l13404"></a><span class="lineno">13404</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l13405"></a><span class="lineno">13405</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l13408"></a><span class="lineno">13408</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l13409"></a><span class="lineno">13409</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l13410"></a><span class="lineno">13410</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l13411"></a><span class="lineno">13411</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l13412"></a><span class="lineno">13412</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l13413"></a><span class="lineno">13413</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l13414"></a><span class="lineno">13414</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l13415"></a><span class="lineno">13415</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l13416"></a><span class="lineno">13416</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l13417"></a><span class="lineno">13417</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l13420"></a><span class="lineno">13420</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l13426"></a><span class="lineno">13426</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l13427"></a><span class="lineno">13427</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l13428"></a><span class="lineno">13428</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l13429"></a><span class="lineno">13429</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l13431"></a><span class="lineno">13431</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l13432"></a><span class="lineno">13432</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l13434"></a><span class="lineno">13434</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l13435"></a><span class="lineno">13435</span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l13436"></a><span class="lineno">13436</span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l13438"></a><span class="lineno">13438</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l13441"></a><span class="lineno">13441</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l13442"></a><span class="lineno">13442</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l13443"></a><span class="lineno">13443</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l13444"></a><span class="lineno">13444</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l13445"></a><span class="lineno">13445</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l13446"></a><span class="lineno">13446</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l13448"></a><span class="lineno">13448</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l13449"></a><span class="lineno">13449</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l13450"></a><span class="lineno">13450</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l13451"></a><span class="lineno">13451</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l13452"></a><span class="lineno">13452</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l13453"></a><span class="lineno">13453</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l13456"></a><span class="lineno">13456</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l13457"></a><span class="lineno">13457</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l13459"></a><span class="lineno">13459</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l13460"></a><span class="lineno">13460</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l13461"></a><span class="lineno">13461</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l13463"></a><span class="lineno">13463</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l13464"></a><span class="lineno">13464</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l13465"></a><span class="lineno">13465</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l13466"></a><span class="lineno">13466</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l13467"></a><span class="lineno">13467</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l13470"></a><span class="lineno">13470</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l13473"></a><span class="lineno">13473</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l13474"></a><span class="lineno">13474</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l13477"></a><span class="lineno">13477</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l13478"></a><span class="lineno">13478</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l13479"></a><span class="lineno">13479</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l13481"></a><span class="lineno">13481</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l13482"></a><span class="lineno">13482</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l13483"></a><span class="lineno">13483</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l13484"></a><span class="lineno">13484</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l13487"></a><span class="lineno">13487</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l13488"></a><span class="lineno">13488</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l13490"></a><span class="lineno">13490</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l13491"></a><span class="lineno">13491</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l13492"></a><span class="lineno">13492</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l13496"></a><span class="lineno">13496</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l13497"></a><span class="lineno">13497</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l13500"></a><span class="lineno">13500</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l13501"></a><span class="lineno">13501</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l13502"></a><span class="lineno">13502</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l13511"></a><span class="lineno">13511</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l13515"></a><span class="lineno">13515</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l13518"></a><span class="lineno">13518</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l13520"></a><span class="lineno">13520</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l13522"></a><span class="lineno">13522</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l13523"></a><span class="lineno">13523</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l13525"></a><span class="lineno">13525</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK    0x4u</span></div><div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT   2</span></div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l13535"></a><span class="lineno">13535</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div><div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div><div class="line"><a name="l13537"></a><span class="lineno">13537</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div><div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l13539"></a><span class="lineno">13539</span>&#160;<span class="comment">/* CLK_RECOVER_CTRL Bit Fields */</span></div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK 0x20u</span></div><div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT 5</span></div><div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK 0x40u</span></div><div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT 6</span></div><div class="line"><a name="l13544"></a><span class="lineno">13544</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK 0x80u</span></div><div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT 7</span></div><div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;<span class="comment">/* CLK_RECOVER_IRC_EN Bit Fields */</span></div><div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN_MASK       0x1u</span></div><div class="line"><a name="l13548"></a><span class="lineno">13548</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT      0</span></div><div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK       0x2u</span></div><div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT      1</span></div><div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;<span class="comment">/* CLK_RECOVER_INT_STATUS Bit Fields */</span></div><div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK 0x10u</span></div><div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT 4</span></div><div class="line"><a name="l13554"></a><span class="lineno">13554</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;</div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;</div><div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l13562"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gaa47acf4992407a85e79d911ca1055d17">13562</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;</div><div class="line"><a name="l13564"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gaea56c015ce8ad0cc88464060fde6d87c">13564</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            (USB0)</span></div><div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;</div><div class="line"><a name="l13567"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gac3fe38a7a5a01a7da6dfcc4a06f4f721">13567</a></span>&#160;<span class="preprocessor">#define USB_BASE_ADDRS                           { USB0_BASE }</span></div><div class="line"><a name="l13568"></a><span class="lineno">13568</span>&#160;</div><div class="line"><a name="l13569"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gabb481a231c7c57907377d7ee985f826c">13569</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0 }</span></div><div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;</div><div class="line"><a name="l13571"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#ga17e92a5c4b8217467adbbc5ab517c72f">13571</a></span>&#160;<span class="preprocessor">#define USB_IRQS                                 { USB0_IRQn }</span></div><div class="line"><a name="l13572"></a><span class="lineno">13572</span>&#160;</div><div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13574"></a><span class="lineno">13574</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13576"></a><span class="lineno">13576</span>&#160;</div><div class="line"><a name="l13583"></a><span class="lineno">13583</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div><div class="line"><a name="l13584"></a><span class="lineno">13584</span>&#160;<span class="comment">/* USB0 */</span></div><div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0)</span></div><div class="line"><a name="l13586"></a><span class="lineno">13586</span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0)</span></div><div class="line"><a name="l13587"></a><span class="lineno">13587</span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0)</span></div><div class="line"><a name="l13588"></a><span class="lineno">13588</span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0)</span></div><div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0)</span></div><div class="line"><a name="l13590"></a><span class="lineno">13590</span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0)</span></div><div class="line"><a name="l13591"></a><span class="lineno">13591</span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0)</span></div><div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0)</span></div><div class="line"><a name="l13593"></a><span class="lineno">13593</span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0)</span></div><div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0)</span></div><div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0)</span></div><div class="line"><a name="l13596"></a><span class="lineno">13596</span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0)</span></div><div class="line"><a name="l13597"></a><span class="lineno">13597</span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0)</span></div><div class="line"><a name="l13598"></a><span class="lineno">13598</span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0)</span></div><div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0)</span></div><div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0)</span></div><div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0)</span></div><div class="line"><a name="l13602"></a><span class="lineno">13602</span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0)</span></div><div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0)</span></div><div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0)</span></div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0)</span></div><div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0)</span></div><div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0,0)</span></div><div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0,1)</span></div><div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0,2)</span></div><div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0,3)</span></div><div class="line"><a name="l13611"></a><span class="lineno">13611</span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0,4)</span></div><div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0,5)</span></div><div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0,6)</span></div><div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0,7)</span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0,8)</span></div><div class="line"><a name="l13616"></a><span class="lineno">13616</span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0,9)</span></div><div class="line"><a name="l13617"></a><span class="lineno">13617</span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0,10)</span></div><div class="line"><a name="l13618"></a><span class="lineno">13618</span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0,11)</span></div><div class="line"><a name="l13619"></a><span class="lineno">13619</span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0,12)</span></div><div class="line"><a name="l13620"></a><span class="lineno">13620</span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0,13)</span></div><div class="line"><a name="l13621"></a><span class="lineno">13621</span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0,14)</span></div><div class="line"><a name="l13622"></a><span class="lineno">13622</span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0,15)</span></div><div class="line"><a name="l13623"></a><span class="lineno">13623</span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0)</span></div><div class="line"><a name="l13624"></a><span class="lineno">13624</span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0)</span></div><div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0)</span></div><div class="line"><a name="l13626"></a><span class="lineno">13626</span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0)</span></div><div class="line"><a name="l13627"></a><span class="lineno">13627</span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0)</span></div><div class="line"><a name="l13628"></a><span class="lineno">13628</span>&#160;<span class="preprocessor">#define USB0_CLK_RECOVER_CTRL                    USB_CLK_RECOVER_CTRL_REG(USB0)</span></div><div class="line"><a name="l13629"></a><span class="lineno">13629</span>&#160;<span class="preprocessor">#define USB0_CLK_RECOVER_IRC_EN                  USB_CLK_RECOVER_IRC_EN_REG(USB0)</span></div><div class="line"><a name="l13630"></a><span class="lineno">13630</span>&#160;<span class="preprocessor">#define USB0_CLK_RECOVER_INT_STATUS              USB_CLK_RECOVER_INT_STATUS_REG(USB0)</span></div><div class="line"><a name="l13631"></a><span class="lineno">13631</span>&#160;</div><div class="line"><a name="l13632"></a><span class="lineno">13632</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div><div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0,index)</span></div><div class="line"><a name="l13634"></a><span class="lineno">13634</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l13638"></a><span class="lineno">13638</span>&#160;</div><div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13643"></a><span class="lineno">13643</span>&#160;</div><div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;</div><div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13646"></a><span class="lineno">13646</span>&#160;<span class="comment">   -- USBDCD Peripheral Access Layer</span></div><div class="line"><a name="l13647"></a><span class="lineno">13647</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;</div><div class="line"><a name="l13655"></a><span class="lineno">13655</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONTROL;                           </div><div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLOCK;                             </div><div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;  <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STATUS;                            </div><div class="line"><a name="l13659"></a><span class="lineno">13659</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER0;                            </div><div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER1;                            </div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x18 */</span></div><div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER2_BC11;                       </div><div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER2_BC12;                       </div><div class="line"><a name="l13665"></a><span class="lineno">13665</span>&#160;  };</div><div class="line"><a name="l13666"></a><span class="lineno">13666</span>&#160;} <a class="code" href="structUSBDCD__Type.html">USBDCD_Type</a>, *<a class="code" href="structUSBDCD__Type.html">USBDCD_MemMapPtr</a>;</div><div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;</div><div class="line"><a name="l13668"></a><span class="lineno">13668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13669"></a><span class="lineno">13669</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;</div><div class="line"><a name="l13678"></a><span class="lineno">13678</span>&#160;<span class="comment">/* USBDCD - Register accessors */</span></div><div class="line"><a name="l13679"></a><span class="lineno">13679</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_REG(base)                 ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l13680"></a><span class="lineno">13680</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_REG(base)                   ((base)-&gt;CLOCK)</span></div><div class="line"><a name="l13681"></a><span class="lineno">13681</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_REG(base)                  ((base)-&gt;STATUS)</span></div><div class="line"><a name="l13682"></a><span class="lineno">13682</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_REG(base)                  ((base)-&gt;TIMER0)</span></div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_REG(base)                  ((base)-&gt;TIMER1)</span></div><div class="line"><a name="l13684"></a><span class="lineno">13684</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_REG(base)             ((base)-&gt;TIMER2_BC11)</span></div><div class="line"><a name="l13685"></a><span class="lineno">13685</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_REG(base)             ((base)-&gt;TIMER2_BC12)</span></div><div class="line"><a name="l13686"></a><span class="lineno">13686</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l13690"></a><span class="lineno">13690</span>&#160;</div><div class="line"><a name="l13691"></a><span class="lineno">13691</span>&#160;</div><div class="line"><a name="l13692"></a><span class="lineno">13692</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13693"></a><span class="lineno">13693</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div><div class="line"><a name="l13694"></a><span class="lineno">13694</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;</div><div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l13702"></a><span class="lineno">13702</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div><div class="line"><a name="l13703"></a><span class="lineno">13703</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div><div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div><div class="line"><a name="l13705"></a><span class="lineno">13705</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div><div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div><div class="line"><a name="l13707"></a><span class="lineno">13707</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div><div class="line"><a name="l13708"></a><span class="lineno">13708</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_BC12_MASK                 0x20000u</span></div><div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_BC12_SHIFT                17</span></div><div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div><div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div><div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div><div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div><div class="line"><a name="l13714"></a><span class="lineno">13714</span>&#160;<span class="comment">/* CLOCK Bit Fields */</span></div><div class="line"><a name="l13715"></a><span class="lineno">13715</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div><div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div><div class="line"><a name="l13717"></a><span class="lineno">13717</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div><div class="line"><a name="l13718"></a><span class="lineno">13718</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div><div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div><div class="line"><a name="l13720"></a><span class="lineno">13720</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l13721"></a><span class="lineno">13721</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div><div class="line"><a name="l13722"></a><span class="lineno">13722</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div><div class="line"><a name="l13723"></a><span class="lineno">13723</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div><div class="line"><a name="l13724"></a><span class="lineno">13724</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div><div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div><div class="line"><a name="l13726"></a><span class="lineno">13726</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div><div class="line"><a name="l13727"></a><span class="lineno">13727</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div><div class="line"><a name="l13728"></a><span class="lineno">13728</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div><div class="line"><a name="l13729"></a><span class="lineno">13729</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div><div class="line"><a name="l13730"></a><span class="lineno">13730</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div><div class="line"><a name="l13731"></a><span class="lineno">13731</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div><div class="line"><a name="l13732"></a><span class="lineno">13732</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div><div class="line"><a name="l13733"></a><span class="lineno">13733</span>&#160;<span class="comment">/* TIMER0 Bit Fields */</span></div><div class="line"><a name="l13734"></a><span class="lineno">13734</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div><div class="line"><a name="l13735"></a><span class="lineno">13735</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div><div class="line"><a name="l13736"></a><span class="lineno">13736</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div><div class="line"><a name="l13739"></a><span class="lineno">13739</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div><div class="line"><a name="l13740"></a><span class="lineno">13740</span>&#160;<span class="comment">/* TIMER1 Bit Fields */</span></div><div class="line"><a name="l13741"></a><span class="lineno">13741</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div><div class="line"><a name="l13742"></a><span class="lineno">13742</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div><div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div><div class="line"><a name="l13744"></a><span class="lineno">13744</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div><div class="line"><a name="l13745"></a><span class="lineno">13745</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div><div class="line"><a name="l13746"></a><span class="lineno">13746</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div><div class="line"><a name="l13747"></a><span class="lineno">13747</span>&#160;<span class="comment">/* TIMER2_BC11 Bit Fields */</span></div><div class="line"><a name="l13748"></a><span class="lineno">13748</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM_MASK         0xFu</span></div><div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM_SHIFT        0</span></div><div class="line"><a name="l13750"></a><span class="lineno">13750</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC11_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_BC11_CHECK_DM_MASK)</span></div><div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK      0x3FF0000u</span></div><div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT     16</span></div><div class="line"><a name="l13753"></a><span class="lineno">13753</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK)</span></div><div class="line"><a name="l13754"></a><span class="lineno">13754</span>&#160;<span class="comment">/* TIMER2_BC12 Bit Fields */</span></div><div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK       0x3FFu</span></div><div class="line"><a name="l13756"></a><span class="lineno">13756</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT      0</span></div><div class="line"><a name="l13757"></a><span class="lineno">13757</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT))&amp;USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK)</span></div><div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK  0x3FF0000u</span></div><div class="line"><a name="l13759"></a><span class="lineno">13759</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT 16</span></div><div class="line"><a name="l13760"></a><span class="lineno">13760</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(x)    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT))&amp;USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)</span></div><div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160; <span class="comment">/* end of group USBDCD_Register_Masks */</span></div><div class="line"><a name="l13765"></a><span class="lineno">13765</span>&#160;</div><div class="line"><a name="l13766"></a><span class="lineno">13766</span>&#160;</div><div class="line"><a name="l13767"></a><span class="lineno">13767</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div><div class="line"><a name="l13769"></a><span class="lineno"><a class="line" href="group__USBDCD__Peripheral__Access__Layer.html#ga56567d124166bfc332eefcbeb3c8bfb7">13769</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE                              (0x40035000u)</span></div><div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;</div><div class="line"><a name="l13771"></a><span class="lineno"><a class="line" href="group__USBDCD__Peripheral__Access__Layer.html#gacd05c07582eca3f464f8c7436ed56ec1">13771</a></span>&#160;<span class="preprocessor">#define USBDCD                                   ((USBDCD_Type *)USBDCD_BASE)</span></div><div class="line"><a name="l13772"></a><span class="lineno">13772</span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTR                          (USBDCD)</span></div><div class="line"><a name="l13773"></a><span class="lineno">13773</span>&#160;</div><div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="group__USBDCD__Peripheral__Access__Layer.html#ga025e2ac90159213302b6b5801a3c8d22">13774</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_ADDRS                        { USBDCD_BASE }</span></div><div class="line"><a name="l13775"></a><span class="lineno">13775</span>&#160;</div><div class="line"><a name="l13776"></a><span class="lineno"><a class="line" href="group__USBDCD__Peripheral__Access__Layer.html#ga343ff2427307e24846cef614df7cea8a">13776</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTRS                         { USBDCD }</span></div><div class="line"><a name="l13777"></a><span class="lineno">13777</span>&#160;</div><div class="line"><a name="l13778"></a><span class="lineno"><a class="line" href="group__USBDCD__Peripheral__Access__Layer.html#ga052db5d600e4b53eb3e2ea7ef8281b6e">13778</a></span>&#160;<span class="preprocessor">#define USBDCD_IRQS                              { USBDCD_IRQn }</span></div><div class="line"><a name="l13779"></a><span class="lineno">13779</span>&#160;</div><div class="line"><a name="l13780"></a><span class="lineno">13780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13781"></a><span class="lineno">13781</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13783"></a><span class="lineno">13783</span>&#160;</div><div class="line"><a name="l13790"></a><span class="lineno">13790</span>&#160;<span class="comment">/* USBDCD - Register instance definitions */</span></div><div class="line"><a name="l13791"></a><span class="lineno">13791</span>&#160;<span class="comment">/* USBDCD */</span></div><div class="line"><a name="l13792"></a><span class="lineno">13792</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL                           USBDCD_CONTROL_REG(USBDCD)</span></div><div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK                             USBDCD_CLOCK_REG(USBDCD)</span></div><div class="line"><a name="l13794"></a><span class="lineno">13794</span>&#160;<span class="preprocessor">#define USBDCD_STATUS                            USBDCD_STATUS_REG(USBDCD)</span></div><div class="line"><a name="l13795"></a><span class="lineno">13795</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0                            USBDCD_TIMER0_REG(USBDCD)</span></div><div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1                            USBDCD_TIMER1_REG(USBDCD)</span></div><div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11                       USBDCD_TIMER2_BC11_REG(USBDCD)</span></div><div class="line"><a name="l13798"></a><span class="lineno">13798</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12                       USBDCD_TIMER2_BC12_REG(USBDCD)</span></div><div class="line"><a name="l13799"></a><span class="lineno">13799</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;</div><div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160; <span class="comment">/* end of group USBDCD_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;</div><div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;</div><div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;<span class="comment">   -- VREF Peripheral Access Layer</span></div><div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13813"></a><span class="lineno">13813</span>&#160;</div><div class="line"><a name="l13820"></a><span class="lineno">13820</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13821"></a><span class="lineno">13821</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TRM;                                </div><div class="line"><a name="l13822"></a><span class="lineno">13822</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC;                                 </div><div class="line"><a name="l13823"></a><span class="lineno">13823</span>&#160;} <a class="code" href="structVREF__Type.html">VREF_Type</a>, *<a class="code" href="structVREF__Type.html">VREF_MemMapPtr</a>;</div><div class="line"><a name="l13824"></a><span class="lineno">13824</span>&#160;</div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div><div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13828"></a><span class="lineno">13828</span>&#160;</div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="comment">/* VREF - Register accessors */</span></div><div class="line"><a name="l13836"></a><span class="lineno">13836</span>&#160;<span class="preprocessor">#define VREF_TRM_REG(base)                       ((base)-&gt;TRM)</span></div><div class="line"><a name="l13837"></a><span class="lineno">13837</span>&#160;<span class="preprocessor">#define VREF_SC_REG(base)                        ((base)-&gt;SC)</span></div><div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div><div class="line"><a name="l13842"></a><span class="lineno">13842</span>&#160;</div><div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160;</div><div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13845"></a><span class="lineno">13845</span>&#160;<span class="comment">   -- VREF Register Masks</span></div><div class="line"><a name="l13846"></a><span class="lineno">13846</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;</div><div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="comment">/* TRM Bit Fields */</span></div><div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       0x3Fu</span></div><div class="line"><a name="l13855"></a><span class="lineno">13855</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0</span></div><div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK)</span></div><div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     0x40u</span></div><div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    6</span></div><div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     0x3u</span></div><div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0</span></div><div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK)</span></div><div class="line"><a name="l13863"></a><span class="lineno">13863</span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      0x4u</span></div><div class="line"><a name="l13864"></a><span class="lineno">13864</span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2</span></div><div class="line"><a name="l13865"></a><span class="lineno">13865</span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     0x20u</span></div><div class="line"><a name="l13866"></a><span class="lineno">13866</span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    5</span></div><div class="line"><a name="l13867"></a><span class="lineno">13867</span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       0x40u</span></div><div class="line"><a name="l13868"></a><span class="lineno">13868</span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6</span></div><div class="line"><a name="l13869"></a><span class="lineno">13869</span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      0x80u</span></div><div class="line"><a name="l13870"></a><span class="lineno">13870</span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7</span></div><div class="line"><a name="l13871"></a><span class="lineno">13871</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div><div class="line"><a name="l13875"></a><span class="lineno">13875</span>&#160;</div><div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160;</div><div class="line"><a name="l13877"></a><span class="lineno">13877</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div><div class="line"><a name="l13879"></a><span class="lineno"><a class="line" href="group__VREF__Peripheral__Access__Layer.html#ga4a13ce72546505561e4a780677ec0375">13879</a></span>&#160;<span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div><div class="line"><a name="l13880"></a><span class="lineno">13880</span>&#160;</div><div class="line"><a name="l13881"></a><span class="lineno"><a class="line" href="group__VREF__Peripheral__Access__Layer.html#ga2c9e85d22a9ba37ea589b1747af46307">13881</a></span>&#160;<span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div><div class="line"><a name="l13882"></a><span class="lineno">13882</span>&#160;<span class="preprocessor">#define VREF_BASE_PTR                            (VREF)</span></div><div class="line"><a name="l13883"></a><span class="lineno">13883</span>&#160;</div><div class="line"><a name="l13884"></a><span class="lineno"><a class="line" href="group__VREF__Peripheral__Access__Layer.html#gac0ccacace16937d7109589180bb2650b">13884</a></span>&#160;<span class="preprocessor">#define VREF_BASE_ADDRS                          { VREF_BASE }</span></div><div class="line"><a name="l13885"></a><span class="lineno">13885</span>&#160;</div><div class="line"><a name="l13886"></a><span class="lineno"><a class="line" href="group__VREF__Peripheral__Access__Layer.html#ga3eb17aee5de4a519ee18fe763e43865b">13886</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTRS                           { VREF }</span></div><div class="line"><a name="l13887"></a><span class="lineno">13887</span>&#160;</div><div class="line"><a name="l13888"></a><span class="lineno">13888</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13889"></a><span class="lineno">13889</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div><div class="line"><a name="l13890"></a><span class="lineno">13890</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13891"></a><span class="lineno">13891</span>&#160;</div><div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;<span class="comment">/* VREF - Register instance definitions */</span></div><div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;<span class="comment">/* VREF */</span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor">#define VREF_TRM                                 VREF_TRM_REG(VREF)</span></div><div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;<span class="preprocessor">#define VREF_SC                                  VREF_SC_REG(VREF)</span></div><div class="line"><a name="l13902"></a><span class="lineno">13902</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div><div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;</div><div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160; <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13911"></a><span class="lineno">13911</span>&#160;</div><div class="line"><a name="l13912"></a><span class="lineno">13912</span>&#160;</div><div class="line"><a name="l13913"></a><span class="lineno">13913</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13914"></a><span class="lineno">13914</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div><div class="line"><a name="l13915"></a><span class="lineno">13915</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160;</div><div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLH;                           </div><div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLL;                           </div><div class="line"><a name="l13926"></a><span class="lineno">13926</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALH;                            </div><div class="line"><a name="l13927"></a><span class="lineno">13927</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALL;                            </div><div class="line"><a name="l13928"></a><span class="lineno">13928</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINH;                              </div><div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINL;                              </div><div class="line"><a name="l13930"></a><span class="lineno">13930</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t REFRESH;                           </div><div class="line"><a name="l13931"></a><span class="lineno">13931</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t UNLOCK;                            </div><div class="line"><a name="l13932"></a><span class="lineno">13932</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTH;                           </div><div class="line"><a name="l13933"></a><span class="lineno">13933</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTL;                           </div><div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RSTCNT;                            </div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;  <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRESC;                             </div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;} <a class="code" href="structWDOG__Type.html">WDOG_Type</a>, *<a class="code" href="structWDOG__Type.html">WDOG_MemMapPtr</a>;</div><div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;</div><div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l13940"></a><span class="lineno">13940</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;</div><div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;<span class="comment">/* WDOG - Register accessors */</span></div><div class="line"><a name="l13949"></a><span class="lineno">13949</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_REG(base)                   ((base)-&gt;STCTRLH)</span></div><div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_REG(base)                   ((base)-&gt;STCTRLL)</span></div><div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_REG(base)                    ((base)-&gt;TOVALH)</span></div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_REG(base)                    ((base)-&gt;TOVALL)</span></div><div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;<span class="preprocessor">#define WDOG_WINH_REG(base)                      ((base)-&gt;WINH)</span></div><div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;<span class="preprocessor">#define WDOG_WINL_REG(base)                      ((base)-&gt;WINL)</span></div><div class="line"><a name="l13955"></a><span class="lineno">13955</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_REG(base)                   ((base)-&gt;REFRESH)</span></div><div class="line"><a name="l13956"></a><span class="lineno">13956</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_REG(base)                    ((base)-&gt;UNLOCK)</span></div><div class="line"><a name="l13957"></a><span class="lineno">13957</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_REG(base)                   ((base)-&gt;TMROUTH)</span></div><div class="line"><a name="l13958"></a><span class="lineno">13958</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_REG(base)                   ((base)-&gt;TMROUTL)</span></div><div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_REG(base)                    ((base)-&gt;RSTCNT)</span></div><div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;<span class="preprocessor">#define WDOG_PRESC_REG(base)                     ((base)-&gt;PRESC)</span></div><div class="line"><a name="l13961"></a><span class="lineno">13961</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l13965"></a><span class="lineno">13965</span>&#160;</div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;</div><div class="line"><a name="l13967"></a><span class="lineno">13967</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div><div class="line"><a name="l13969"></a><span class="lineno">13969</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;</div><div class="line"><a name="l13976"></a><span class="lineno">13976</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div><div class="line"><a name="l13977"></a><span class="lineno">13977</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div><div class="line"><a name="l13978"></a><span class="lineno">13978</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div><div class="line"><a name="l13979"></a><span class="lineno">13979</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div><div class="line"><a name="l13980"></a><span class="lineno">13980</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div><div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div><div class="line"><a name="l13982"></a><span class="lineno">13982</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div><div class="line"><a name="l13983"></a><span class="lineno">13983</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div><div class="line"><a name="l13984"></a><span class="lineno">13984</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div><div class="line"><a name="l13985"></a><span class="lineno">13985</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div><div class="line"><a name="l13986"></a><span class="lineno">13986</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div><div class="line"><a name="l13987"></a><span class="lineno">13987</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div><div class="line"><a name="l13988"></a><span class="lineno">13988</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div><div class="line"><a name="l13989"></a><span class="lineno">13989</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div><div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div><div class="line"><a name="l13991"></a><span class="lineno">13991</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div><div class="line"><a name="l13992"></a><span class="lineno">13992</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div><div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div><div class="line"><a name="l13994"></a><span class="lineno">13994</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div><div class="line"><a name="l13995"></a><span class="lineno">13995</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div><div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div><div class="line"><a name="l13997"></a><span class="lineno">13997</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div><div class="line"><a name="l13998"></a><span class="lineno">13998</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div><div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div><div class="line"><a name="l14000"></a><span class="lineno">14000</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div><div class="line"><a name="l14001"></a><span class="lineno">14001</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div><div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;<span class="comment">/* STCTRLL Bit Fields */</span></div><div class="line"><a name="l14003"></a><span class="lineno">14003</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div><div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div><div class="line"><a name="l14005"></a><span class="lineno">14005</span>&#160;<span class="comment">/* TOVALH Bit Fields */</span></div><div class="line"><a name="l14006"></a><span class="lineno">14006</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div><div class="line"><a name="l14007"></a><span class="lineno">14007</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div><div class="line"><a name="l14008"></a><span class="lineno">14008</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div><div class="line"><a name="l14009"></a><span class="lineno">14009</span>&#160;<span class="comment">/* TOVALL Bit Fields */</span></div><div class="line"><a name="l14010"></a><span class="lineno">14010</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div><div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div><div class="line"><a name="l14012"></a><span class="lineno">14012</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div><div class="line"><a name="l14013"></a><span class="lineno">14013</span>&#160;<span class="comment">/* WINH Bit Fields */</span></div><div class="line"><a name="l14014"></a><span class="lineno">14014</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div><div class="line"><a name="l14015"></a><span class="lineno">14015</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div><div class="line"><a name="l14016"></a><span class="lineno">14016</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div><div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="comment">/* WINL Bit Fields */</span></div><div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div><div class="line"><a name="l14019"></a><span class="lineno">14019</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div><div class="line"><a name="l14020"></a><span class="lineno">14020</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div><div class="line"><a name="l14021"></a><span class="lineno">14021</span>&#160;<span class="comment">/* REFRESH Bit Fields */</span></div><div class="line"><a name="l14022"></a><span class="lineno">14022</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div><div class="line"><a name="l14023"></a><span class="lineno">14023</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div><div class="line"><a name="l14024"></a><span class="lineno">14024</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div><div class="line"><a name="l14025"></a><span class="lineno">14025</span>&#160;<span class="comment">/* UNLOCK Bit Fields */</span></div><div class="line"><a name="l14026"></a><span class="lineno">14026</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div><div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div><div class="line"><a name="l14028"></a><span class="lineno">14028</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;<span class="comment">/* TMROUTH Bit Fields */</span></div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div><div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div><div class="line"><a name="l14032"></a><span class="lineno">14032</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div><div class="line"><a name="l14033"></a><span class="lineno">14033</span>&#160;<span class="comment">/* TMROUTL Bit Fields */</span></div><div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div><div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div><div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div><div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;<span class="comment">/* RSTCNT Bit Fields */</span></div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div><div class="line"><a name="l14039"></a><span class="lineno">14039</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div><div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div><div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;<span class="comment">/* PRESC Bit Fields */</span></div><div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div><div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div><div class="line"><a name="l14044"></a><span class="lineno">14044</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div><div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div><div class="line"><a name="l14049"></a><span class="lineno">14049</span>&#160;</div><div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160;</div><div class="line"><a name="l14051"></a><span class="lineno">14051</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l14053"></a><span class="lineno"><a class="line" href="group__WDOG__Peripheral__Access__Layer.html#ga0c092d77d4599871d1ebda1a3a28e887">14053</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div><div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;</div><div class="line"><a name="l14055"></a><span class="lineno"><a class="line" href="group__WDOG__Peripheral__Access__Layer.html#gab938901a5fa5443253fc293ebd0399e3">14055</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div><div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;<span class="preprocessor">#define WDOG_BASE_PTR                            (WDOG)</span></div><div class="line"><a name="l14057"></a><span class="lineno">14057</span>&#160;</div><div class="line"><a name="l14058"></a><span class="lineno"><a class="line" href="group__WDOG__Peripheral__Access__Layer.html#gaa48c10a6a132d044b0d2a7b495b303da">14058</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;</div><div class="line"><a name="l14060"></a><span class="lineno"><a class="line" href="group__WDOG__Peripheral__Access__Layer.html#ga8d50dba3756857eed1783b3d726d40d8">14060</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div><div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;</div><div class="line"><a name="l14062"></a><span class="lineno"><a class="line" href="group__WDOG__Peripheral__Access__Layer.html#gad44cf9ab5d5c2116869c5570758d4eeb">14062</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS                                { Watchdog_IRQn }</span></div><div class="line"><a name="l14063"></a><span class="lineno">14063</span>&#160;</div><div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;</div><div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;<span class="comment">/* WDOG - Register instance definitions */</span></div><div class="line"><a name="l14075"></a><span class="lineno">14075</span>&#160;<span class="comment">/* WDOG */</span></div><div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH                             WDOG_STCTRLH_REG(WDOG)</span></div><div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL                             WDOG_STCTRLL_REG(WDOG)</span></div><div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;<span class="preprocessor">#define WDOG_TOVALH                              WDOG_TOVALH_REG(WDOG)</span></div><div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="preprocessor">#define WDOG_TOVALL                              WDOG_TOVALL_REG(WDOG)</span></div><div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="preprocessor">#define WDOG_WINH                                WDOG_WINH_REG(WDOG)</span></div><div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;<span class="preprocessor">#define WDOG_WINL                                WDOG_WINL_REG(WDOG)</span></div><div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;<span class="preprocessor">#define WDOG_REFRESH                             WDOG_REFRESH_REG(WDOG)</span></div><div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK                              WDOG_UNLOCK_REG(WDOG)</span></div><div class="line"><a name="l14084"></a><span class="lineno">14084</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH                             WDOG_TMROUTH_REG(WDOG)</span></div><div class="line"><a name="l14085"></a><span class="lineno">14085</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL                             WDOG_TMROUTL_REG(WDOG)</span></div><div class="line"><a name="l14086"></a><span class="lineno">14086</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT                              WDOG_RSTCNT_REG(WDOG)</span></div><div class="line"><a name="l14087"></a><span class="lineno">14087</span>&#160;<span class="preprocessor">#define WDOG_PRESC                               WDOG_PRESC_REG(WDOG)</span></div><div class="line"><a name="l14088"></a><span class="lineno">14088</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160;</div><div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;</div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;</div><div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l14101"></a><span class="lineno">14101</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l14102"></a><span class="lineno">14102</span>&#160;</div><div class="line"><a name="l14103"></a><span class="lineno">14103</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l14104"></a><span class="lineno">14104</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l14105"></a><span class="lineno">14105</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l14108"></a><span class="lineno">14108</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l14111"></a><span class="lineno">14111</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l14112"></a><span class="lineno">14112</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l14113"></a><span class="lineno">14113</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l14114"></a><span class="lineno">14114</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;</div><div class="line"><a name="l14119"></a><span class="lineno">14119</span>&#160;</div><div class="line"><a name="l14120"></a><span class="lineno">14120</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l14122"></a><span class="lineno">14122</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14123"></a><span class="lineno">14123</span>&#160;</div><div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;<span class="preprocessor">#define DMA_EARS_REG(base)                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;<span class="preprocessor">#define DMA_EARS                                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14133"></a><span class="lineno">14133</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14134"></a><span class="lineno">14134</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14136"></a><span class="lineno">14136</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14137"></a><span class="lineno">14137</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14140"></a><span class="lineno">14140</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14142"></a><span class="lineno">14142</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14143"></a><span class="lineno">14143</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14144"></a><span class="lineno">14144</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14146"></a><span class="lineno">14146</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14147"></a><span class="lineno">14147</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14148"></a><span class="lineno">14148</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14151"></a><span class="lineno">14151</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14152"></a><span class="lineno">14152</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14153"></a><span class="lineno">14153</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14154"></a><span class="lineno">14154</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14155"></a><span class="lineno">14155</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14160"></a><span class="lineno">14160</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14161"></a><span class="lineno">14161</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14164"></a><span class="lineno">14164</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14165"></a><span class="lineno">14165</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_REG(base)                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0_REG(base)            This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14167"></a><span class="lineno">14167</span>&#160;<span class="preprocessor">#define ENET_RMON_R_DROP_REG(base)               ENET_IEEE_R_DROP_REG(base)</span></div><div class="line"><a name="l14168"></a><span class="lineno">14168</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAME_OK_REG(base)           ENET_IEEE_R_FRAME_OK_REG(base)</span></div><div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14170"></a><span class="lineno">14170</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14172"></a><span class="lineno">14172</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       MCG_C2_EREFS_MASK</span></div><div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      MCG_C2_EREFS_SHIFT</span></div><div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         MCG_C2_HGO_MASK</span></div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        MCG_C2_HGO_SHIFT</span></div><div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       MCG_C2_RANGE_MASK</span></div><div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      MCG_C2_RANGE_SHIFT</span></div><div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         MCG_C2_RANGE(x)</span></div><div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160;<span class="preprocessor">#define MCG_C9                                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14182"></a><span class="lineno">14182</span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;<span class="preprocessor">#define MCM_PLACR                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="preprocessor">#define ADC_BASES                    ADC_BASE_PTRS</span></div><div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;<span class="preprocessor">#define AIPS_BASES                   AIPS_BASE_PTRS</span></div><div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;<span class="preprocessor">#define AXBS_BASES                   AXBS_BASE_PTRS</span></div><div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160;<span class="preprocessor">#define CAN_BASES                    CAN_BASE_PTRS</span></div><div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;<span class="preprocessor">#define CAU_BASES                    CAU_BASE_PTRS</span></div><div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="preprocessor">#define CMP_BASES                    CMP_BASE_PTRS</span></div><div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;<span class="preprocessor">#define CMT_BASES                    CMT_BASE_PTRS</span></div><div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;<span class="preprocessor">#define CRC_BASES                    CRC_BASE_PTRS</span></div><div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor">#define DAC_BASES                    DAC_BASE_PTRS</span></div><div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160;<span class="preprocessor">#define DMA_BASES                    DMA_BASE_PTRS</span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;<span class="preprocessor">#define DMAMUX_BASES                 DMAMUX_BASE_PTRS</span></div><div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;<span class="preprocessor">#define ENET_BASES                   ENET_BASE_PTRS</span></div><div class="line"><a name="l14198"></a><span class="lineno">14198</span>&#160;<span class="preprocessor">#define EWM_BASES                    EWM_BASE_PTRS</span></div><div class="line"><a name="l14199"></a><span class="lineno">14199</span>&#160;<span class="preprocessor">#define FB_BASES                     FB_BASE_PTRS</span></div><div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160;<span class="preprocessor">#define FMC_BASES                    FMC_BASE_PTRS</span></div><div class="line"><a name="l14201"></a><span class="lineno">14201</span>&#160;<span class="preprocessor">#define FTFE_BASES                   FTFE_BASE_PTRS</span></div><div class="line"><a name="l14202"></a><span class="lineno">14202</span>&#160;<span class="preprocessor">#define FTM_BASES                    FTM_BASE_PTRS</span></div><div class="line"><a name="l14203"></a><span class="lineno">14203</span>&#160;<span class="preprocessor">#define GPIO_BASES                   GPIO_BASE_PTRS</span></div><div class="line"><a name="l14204"></a><span class="lineno">14204</span>&#160;<span class="preprocessor">#define I2C_BASES                    I2C_BASE_PTRS</span></div><div class="line"><a name="l14205"></a><span class="lineno">14205</span>&#160;<span class="preprocessor">#define I2S_BASES                    I2S_BASE_PTRS</span></div><div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;<span class="preprocessor">#define LLWU_BASES                   LLWU_BASE_PTRS</span></div><div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160;<span class="preprocessor">#define LPTMR_BASES                  LPTMR_BASE_PTRS</span></div><div class="line"><a name="l14208"></a><span class="lineno">14208</span>&#160;<span class="preprocessor">#define MCG_BASES                    MCG_BASE_PTRS</span></div><div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;<span class="preprocessor">#define MCM_ISR_REG(base)            MCM_ISCR_REG(base)</span></div><div class="line"><a name="l14210"></a><span class="lineno">14210</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_MASK            MCM_ISCR_FIOC_MASK</span></div><div class="line"><a name="l14211"></a><span class="lineno">14211</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_SHIFT           MCM_ISCR_FIOC_SHIFT</span></div><div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_MASK            MCM_ISCR_FDZC_MASK</span></div><div class="line"><a name="l14213"></a><span class="lineno">14213</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_SHIFT           MCM_ISCR_FDZC_SHIFT</span></div><div class="line"><a name="l14214"></a><span class="lineno">14214</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_MASK            MCM_ISCR_FOFC_MASK</span></div><div class="line"><a name="l14215"></a><span class="lineno">14215</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_SHIFT           MCM_ISCR_FOFC_SHIFT</span></div><div class="line"><a name="l14216"></a><span class="lineno">14216</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_MASK            MCM_ISCR_FUFC_MASK</span></div><div class="line"><a name="l14217"></a><span class="lineno">14217</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_SHIFT           MCM_ISCR_FUFC_SHIFT</span></div><div class="line"><a name="l14218"></a><span class="lineno">14218</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_MASK            MCM_ISCR_FIXC_MASK</span></div><div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_SHIFT           MCM_ISCR_FIXC_SHIFT</span></div><div class="line"><a name="l14220"></a><span class="lineno">14220</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_MASK            MCM_ISCR_FIDC_MASK</span></div><div class="line"><a name="l14221"></a><span class="lineno">14221</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_SHIFT           MCM_ISCR_FIDC_SHIFT</span></div><div class="line"><a name="l14222"></a><span class="lineno">14222</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_MASK           MCM_ISCR_FIOCE_MASK</span></div><div class="line"><a name="l14223"></a><span class="lineno">14223</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_SHIFT          MCM_ISCR_FIOCE_SHIFT</span></div><div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_MASK           MCM_ISCR_FDZCE_MASK</span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_SHIFT          MCM_ISCR_FDZCE_SHIFT</span></div><div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_MASK           MCM_ISCR_FOFCE_MASK</span></div><div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_SHIFT          MCM_ISCR_FOFCE_SHIFT</span></div><div class="line"><a name="l14228"></a><span class="lineno">14228</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_MASK           MCM_ISCR_FUFCE_MASK</span></div><div class="line"><a name="l14229"></a><span class="lineno">14229</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_SHIFT          MCM_ISCR_FUFCE_SHIFT</span></div><div class="line"><a name="l14230"></a><span class="lineno">14230</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_MASK           MCM_ISCR_FIXCE_MASK</span></div><div class="line"><a name="l14231"></a><span class="lineno">14231</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_SHIFT          MCM_ISCR_FIXCE_SHIFT</span></div><div class="line"><a name="l14232"></a><span class="lineno">14232</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_MASK           MCM_ISCR_FIDCE_MASK</span></div><div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_SHIFT          MCM_ISCR_FIDCE_SHIFT</span></div><div class="line"><a name="l14234"></a><span class="lineno">14234</span>&#160;<span class="preprocessor">#define MCM_BASES                    MCM_BASE_PTRS</span></div><div class="line"><a name="l14235"></a><span class="lineno">14235</span>&#160;<span class="preprocessor">#define MPU_BASES                    MPU_BASE_PTRS</span></div><div class="line"><a name="l14236"></a><span class="lineno">14236</span>&#160;<span class="preprocessor">#define NV_BASES                     NV_BASE_PTRS</span></div><div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;<span class="preprocessor">#define OSC_BASES                    OSC_BASE_PTRS</span></div><div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="preprocessor">#define PDB_BASES                    PDB_BASE_PTRS</span></div><div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="preprocessor">#define PIT_BASES                    PIT_BASE_PTRS</span></div><div class="line"><a name="l14240"></a><span class="lineno">14240</span>&#160;<span class="preprocessor">#define PMC_BASES                    PMC_BASE_PTRS</span></div><div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;<span class="preprocessor">#define PORT_BASES                   PORT_BASE_PTRS</span></div><div class="line"><a name="l14242"></a><span class="lineno">14242</span>&#160;<span class="preprocessor">#define RCM_BASES                    RCM_BASE_PTRS</span></div><div class="line"><a name="l14243"></a><span class="lineno">14243</span>&#160;<span class="preprocessor">#define RFSYS_BASES                  RFSYS_BASE_PTRS</span></div><div class="line"><a name="l14244"></a><span class="lineno">14244</span>&#160;<span class="preprocessor">#define RFVBAT_BASES                 RFVBAT_BASE_PTRS</span></div><div class="line"><a name="l14245"></a><span class="lineno">14245</span>&#160;<span class="preprocessor">#define RNG_BASES                    RNG_BASE_PTRS</span></div><div class="line"><a name="l14246"></a><span class="lineno">14246</span>&#160;<span class="preprocessor">#define RTC_BASES                    RTC_BASE_PTRS</span></div><div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;<span class="preprocessor">#define SDHC_BASES                   SDHC_BASE_PTRS</span></div><div class="line"><a name="l14248"></a><span class="lineno">14248</span>&#160;<span class="preprocessor">#define SIM_BASES                    SIM_BASE_PTRS</span></div><div class="line"><a name="l14249"></a><span class="lineno">14249</span>&#160;<span class="preprocessor">#define SMC_BASES                    SMC_BASE_PTRS</span></div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">#define SPI_BASES                    SPI_BASE_PTRS</span></div><div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)</span></div><div class="line"><a name="l14252"></a><span class="lineno">14252</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)</span></div><div class="line"><a name="l14253"></a><span class="lineno">14253</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK  UART_WP7816T0_WI_MASK</span></div><div class="line"><a name="l14254"></a><span class="lineno">14254</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT</span></div><div class="line"><a name="l14255"></a><span class="lineno">14255</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)    UART_WP7816T0_WI(x)</span></div><div class="line"><a name="l14256"></a><span class="lineno">14256</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK</span></div><div class="line"><a name="l14257"></a><span class="lineno">14257</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT</span></div><div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)   UART_WP7816T1_BWI(x)</span></div><div class="line"><a name="l14259"></a><span class="lineno">14259</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK</span></div><div class="line"><a name="l14260"></a><span class="lineno">14260</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT</span></div><div class="line"><a name="l14261"></a><span class="lineno">14261</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)   UART_WP7816T1_CWI(x)</span></div><div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="preprocessor">#define UART_BASES                   UART_BASE_PTRS</span></div><div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="preprocessor">#define USB_BASES                    USB_BASE_PTRS</span></div><div class="line"><a name="l14264"></a><span class="lineno">14264</span>&#160;<span class="preprocessor">#define USBDCD_BASES                 USBDCD_BASE_PTRS</span></div><div class="line"><a name="l14265"></a><span class="lineno">14265</span>&#160;<span class="preprocessor">#define VREF_BASES                   VREF_BASE_PTRS</span></div><div class="line"><a name="l14266"></a><span class="lineno">14266</span>&#160;<span class="preprocessor">#define WDOG_BASES                   WDOG_BASE_PTRS</span></div><div class="line"><a name="l14267"></a><span class="lineno">14267</span>&#160;<span class="preprocessor">#define DMA_EARS_REG(base)                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14268"></a><span class="lineno">14268</span>&#160;<span class="preprocessor">#define DMA_EARS                                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14269"></a><span class="lineno">14269</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14270"></a><span class="lineno">14270</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14271"></a><span class="lineno">14271</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14272"></a><span class="lineno">14272</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14273"></a><span class="lineno">14273</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14279"></a><span class="lineno">14279</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14280"></a><span class="lineno">14280</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14282"></a><span class="lineno">14282</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14283"></a><span class="lineno">14283</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14287"></a><span class="lineno">14287</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14288"></a><span class="lineno">14288</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14289"></a><span class="lineno">14289</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14291"></a><span class="lineno">14291</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14292"></a><span class="lineno">14292</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14293"></a><span class="lineno">14293</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14294"></a><span class="lineno">14294</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14295"></a><span class="lineno">14295</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14297"></a><span class="lineno">14297</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14298"></a><span class="lineno">14298</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14299"></a><span class="lineno">14299</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14300"></a><span class="lineno">14300</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_REG(base)                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0_REG(base)            This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14305"></a><span class="lineno">14305</span>&#160;<span class="preprocessor">#define ENET_RMON_R_DROP_REG(base)               ENET_IEEE_R_DROP_REG(base)</span></div><div class="line"><a name="l14306"></a><span class="lineno">14306</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAME_OK_REG(base)           ENET_IEEE_R_FRAME_OK_REG(base)</span></div><div class="line"><a name="l14307"></a><span class="lineno">14307</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14309"></a><span class="lineno">14309</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14312"></a><span class="lineno">14312</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       MCG_C2_EREFS_MASK</span></div><div class="line"><a name="l14313"></a><span class="lineno">14313</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      MCG_C2_EREFS_SHIFT</span></div><div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         MCG_C2_HGO_MASK</span></div><div class="line"><a name="l14315"></a><span class="lineno">14315</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        MCG_C2_HGO_SHIFT</span></div><div class="line"><a name="l14316"></a><span class="lineno">14316</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       MCG_C2_RANGE_MASK</span></div><div class="line"><a name="l14317"></a><span class="lineno">14317</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      MCG_C2_RANGE_SHIFT</span></div><div class="line"><a name="l14318"></a><span class="lineno">14318</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         MCG_C2_RANGE(x)</span></div><div class="line"><a name="l14319"></a><span class="lineno">14319</span>&#160;<span class="preprocessor">#define MCG_C9                                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14320"></a><span class="lineno">14320</span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14321"></a><span class="lineno">14321</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14322"></a><span class="lineno">14322</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14323"></a><span class="lineno">14323</span>&#160;<span class="preprocessor">#define MCM_PLACR                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160;<span class="preprocessor">#define ADC_BASES                    ADC_BASE_PTRS</span></div><div class="line"><a name="l14325"></a><span class="lineno">14325</span>&#160;<span class="preprocessor">#define AIPS_BASES                   AIPS_BASE_PTRS</span></div><div class="line"><a name="l14326"></a><span class="lineno">14326</span>&#160;<span class="preprocessor">#define AXBS_BASES                   AXBS_BASE_PTRS</span></div><div class="line"><a name="l14327"></a><span class="lineno">14327</span>&#160;<span class="preprocessor">#define CAN_BASES                    CAN_BASE_PTRS</span></div><div class="line"><a name="l14328"></a><span class="lineno">14328</span>&#160;<span class="preprocessor">#define CAU_BASES                    CAU_BASE_PTRS</span></div><div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160;<span class="preprocessor">#define CMP_BASES                    CMP_BASE_PTRS</span></div><div class="line"><a name="l14330"></a><span class="lineno">14330</span>&#160;<span class="preprocessor">#define CMT_BASES                    CMT_BASE_PTRS</span></div><div class="line"><a name="l14331"></a><span class="lineno">14331</span>&#160;<span class="preprocessor">#define CRC_BASES                    CRC_BASE_PTRS</span></div><div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;<span class="preprocessor">#define DAC_BASES                    DAC_BASE_PTRS</span></div><div class="line"><a name="l14333"></a><span class="lineno">14333</span>&#160;<span class="preprocessor">#define DMA_BASES                    DMA_BASE_PTRS</span></div><div class="line"><a name="l14334"></a><span class="lineno">14334</span>&#160;<span class="preprocessor">#define DMAMUX_BASES                 DMAMUX_BASE_PTRS</span></div><div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;<span class="preprocessor">#define ENET_BASES                   ENET_BASE_PTRS</span></div><div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;<span class="preprocessor">#define EWM_BASES                    EWM_BASE_PTRS</span></div><div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;<span class="preprocessor">#define FB_BASES                     FB_BASE_PTRS</span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;<span class="preprocessor">#define FMC_BASES                    FMC_BASE_PTRS</span></div><div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;<span class="preprocessor">#define FTFE_BASES                   FTFE_BASE_PTRS</span></div><div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;<span class="preprocessor">#define FTM_BASES                    FTM_BASE_PTRS</span></div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#define GPIO_BASES                   GPIO_BASE_PTRS</span></div><div class="line"><a name="l14342"></a><span class="lineno">14342</span>&#160;<span class="preprocessor">#define I2C_BASES                    I2C_BASE_PTRS</span></div><div class="line"><a name="l14343"></a><span class="lineno">14343</span>&#160;<span class="preprocessor">#define I2S_BASES                    I2S_BASE_PTRS</span></div><div class="line"><a name="l14344"></a><span class="lineno">14344</span>&#160;<span class="preprocessor">#define LLWU_BASES                   LLWU_BASE_PTRS</span></div><div class="line"><a name="l14345"></a><span class="lineno">14345</span>&#160;<span class="preprocessor">#define LPTMR_BASES                  LPTMR_BASE_PTRS</span></div><div class="line"><a name="l14346"></a><span class="lineno">14346</span>&#160;<span class="preprocessor">#define MCG_BASES                    MCG_BASE_PTRS</span></div><div class="line"><a name="l14347"></a><span class="lineno">14347</span>&#160;<span class="preprocessor">#define MCM_ISR_REG(base)            MCM_ISCR_REG(base)</span></div><div class="line"><a name="l14348"></a><span class="lineno">14348</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_MASK            MCM_ISCR_FIOC_MASK</span></div><div class="line"><a name="l14349"></a><span class="lineno">14349</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_SHIFT           MCM_ISCR_FIOC_SHIFT</span></div><div class="line"><a name="l14350"></a><span class="lineno">14350</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_MASK            MCM_ISCR_FDZC_MASK</span></div><div class="line"><a name="l14351"></a><span class="lineno">14351</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_SHIFT           MCM_ISCR_FDZC_SHIFT</span></div><div class="line"><a name="l14352"></a><span class="lineno">14352</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_MASK            MCM_ISCR_FOFC_MASK</span></div><div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_SHIFT           MCM_ISCR_FOFC_SHIFT</span></div><div class="line"><a name="l14354"></a><span class="lineno">14354</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_MASK            MCM_ISCR_FUFC_MASK</span></div><div class="line"><a name="l14355"></a><span class="lineno">14355</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_SHIFT           MCM_ISCR_FUFC_SHIFT</span></div><div class="line"><a name="l14356"></a><span class="lineno">14356</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_MASK            MCM_ISCR_FIXC_MASK</span></div><div class="line"><a name="l14357"></a><span class="lineno">14357</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_SHIFT           MCM_ISCR_FIXC_SHIFT</span></div><div class="line"><a name="l14358"></a><span class="lineno">14358</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_MASK            MCM_ISCR_FIDC_MASK</span></div><div class="line"><a name="l14359"></a><span class="lineno">14359</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_SHIFT           MCM_ISCR_FIDC_SHIFT</span></div><div class="line"><a name="l14360"></a><span class="lineno">14360</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_MASK           MCM_ISCR_FIOCE_MASK</span></div><div class="line"><a name="l14361"></a><span class="lineno">14361</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_SHIFT          MCM_ISCR_FIOCE_SHIFT</span></div><div class="line"><a name="l14362"></a><span class="lineno">14362</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_MASK           MCM_ISCR_FDZCE_MASK</span></div><div class="line"><a name="l14363"></a><span class="lineno">14363</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_SHIFT          MCM_ISCR_FDZCE_SHIFT</span></div><div class="line"><a name="l14364"></a><span class="lineno">14364</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_MASK           MCM_ISCR_FOFCE_MASK</span></div><div class="line"><a name="l14365"></a><span class="lineno">14365</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_SHIFT          MCM_ISCR_FOFCE_SHIFT</span></div><div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_MASK           MCM_ISCR_FUFCE_MASK</span></div><div class="line"><a name="l14367"></a><span class="lineno">14367</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_SHIFT          MCM_ISCR_FUFCE_SHIFT</span></div><div class="line"><a name="l14368"></a><span class="lineno">14368</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_MASK           MCM_ISCR_FIXCE_MASK</span></div><div class="line"><a name="l14369"></a><span class="lineno">14369</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_SHIFT          MCM_ISCR_FIXCE_SHIFT</span></div><div class="line"><a name="l14370"></a><span class="lineno">14370</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_MASK           MCM_ISCR_FIDCE_MASK</span></div><div class="line"><a name="l14371"></a><span class="lineno">14371</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_SHIFT          MCM_ISCR_FIDCE_SHIFT</span></div><div class="line"><a name="l14372"></a><span class="lineno">14372</span>&#160;<span class="preprocessor">#define MCM_BASES                    MCM_BASE_PTRS</span></div><div class="line"><a name="l14373"></a><span class="lineno">14373</span>&#160;<span class="preprocessor">#define MPU_BASES                    MPU_BASE_PTRS</span></div><div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="preprocessor">#define NV_BASES                     NV_BASE_PTRS</span></div><div class="line"><a name="l14375"></a><span class="lineno">14375</span>&#160;<span class="preprocessor">#define OSC_BASES                    OSC_BASE_PTRS</span></div><div class="line"><a name="l14376"></a><span class="lineno">14376</span>&#160;<span class="preprocessor">#define PDB_BASES                    PDB_BASE_PTRS</span></div><div class="line"><a name="l14377"></a><span class="lineno">14377</span>&#160;<span class="preprocessor">#define PIT_BASES                    PIT_BASE_PTRS</span></div><div class="line"><a name="l14378"></a><span class="lineno">14378</span>&#160;<span class="preprocessor">#define PMC_BASES                    PMC_BASE_PTRS</span></div><div class="line"><a name="l14379"></a><span class="lineno">14379</span>&#160;<span class="preprocessor">#define PORT_BASES                   PORT_BASE_PTRS</span></div><div class="line"><a name="l14380"></a><span class="lineno">14380</span>&#160;<span class="preprocessor">#define RCM_BASES                    RCM_BASE_PTRS</span></div><div class="line"><a name="l14381"></a><span class="lineno">14381</span>&#160;<span class="preprocessor">#define RFSYS_BASES                  RFSYS_BASE_PTRS</span></div><div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;<span class="preprocessor">#define RFVBAT_BASES                 RFVBAT_BASE_PTRS</span></div><div class="line"><a name="l14383"></a><span class="lineno">14383</span>&#160;<span class="preprocessor">#define RNG_BASES                    RNG_BASE_PTRS</span></div><div class="line"><a name="l14384"></a><span class="lineno">14384</span>&#160;<span class="preprocessor">#define RTC_BASES                    RTC_BASE_PTRS</span></div><div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;<span class="preprocessor">#define SDHC_BASES                   SDHC_BASE_PTRS</span></div><div class="line"><a name="l14386"></a><span class="lineno">14386</span>&#160;<span class="preprocessor">#define SIM_BASES                    SIM_BASE_PTRS</span></div><div class="line"><a name="l14387"></a><span class="lineno">14387</span>&#160;<span class="preprocessor">#define SMC_BASES                    SMC_BASE_PTRS</span></div><div class="line"><a name="l14388"></a><span class="lineno">14388</span>&#160;<span class="preprocessor">#define SPI_BASES                    SPI_BASE_PTRS</span></div><div class="line"><a name="l14389"></a><span class="lineno">14389</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)</span></div><div class="line"><a name="l14390"></a><span class="lineno">14390</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)</span></div><div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK  UART_WP7816T0_WI_MASK</span></div><div class="line"><a name="l14392"></a><span class="lineno">14392</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT</span></div><div class="line"><a name="l14393"></a><span class="lineno">14393</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)    UART_WP7816T0_WI(x)</span></div><div class="line"><a name="l14394"></a><span class="lineno">14394</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK</span></div><div class="line"><a name="l14395"></a><span class="lineno">14395</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT</span></div><div class="line"><a name="l14396"></a><span class="lineno">14396</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)   UART_WP7816T1_BWI(x)</span></div><div class="line"><a name="l14397"></a><span class="lineno">14397</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK</span></div><div class="line"><a name="l14398"></a><span class="lineno">14398</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT</span></div><div class="line"><a name="l14399"></a><span class="lineno">14399</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)   UART_WP7816T1_CWI(x)</span></div><div class="line"><a name="l14400"></a><span class="lineno">14400</span>&#160;<span class="preprocessor">#define UART_BASES                   UART_BASE_PTRS</span></div><div class="line"><a name="l14401"></a><span class="lineno">14401</span>&#160;<span class="preprocessor">#define USB_BASES                    USB_BASE_PTRS</span></div><div class="line"><a name="l14402"></a><span class="lineno">14402</span>&#160;<span class="preprocessor">#define USBDCD_BASES                 USBDCD_BASE_PTRS</span></div><div class="line"><a name="l14403"></a><span class="lineno">14403</span>&#160;<span class="preprocessor">#define VREF_BASES                   VREF_BASE_PTRS</span></div><div class="line"><a name="l14404"></a><span class="lineno">14404</span>&#160;<span class="preprocessor">#define WDOG_BASES                   WDOG_BASE_PTRS</span></div><div class="line"><a name="l14405"></a><span class="lineno">14405</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l14409"></a><span class="lineno">14409</span>&#160;</div><div class="line"><a name="l14410"></a><span class="lineno">14410</span>&#160;</div><div class="line"><a name="l14411"></a><span class="lineno">14411</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MK64F12_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14412"></a><span class="lineno">14412</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l14413"></a><span class="lineno">14413</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0200u)</span></div><div class="line"><a name="l14414"></a><span class="lineno">14414</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l14415"></a><span class="lineno">14415</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l14416"></a><span class="lineno">14416</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14417"></a><span class="lineno">14417</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0200u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14418"></a><span class="lineno">14418</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MK64F12_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14419"></a><span class="lineno">14419</span>&#160;</div><div class="line"><a name="l14420"></a><span class="lineno">14420</span>&#160;<span class="comment">/* MK64F12.h, eof. */</span></div><div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:191</div></div>
<div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="structCAN__Type_html"><div class="ttname"><a href="structCAN__Type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:1846</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:230</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:247</div></div>
<div class="ttc" id="structRFVBAT__Type_html"><div class="ttname"><a href="structRFVBAT__Type.html">RFVBAT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10651</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:196</div></div>
<div class="ttc" id="structDMAMUX__Type_html"><div class="ttname"><a href="structDMAMUX__Type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:4771</div></div>
<div class="ttc" id="structLLWU__Type_html"><div class="ttname"><a href="structLLWU__Type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8165</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:244</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:202</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:167</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:189</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:218</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:221</div></div>
<div class="ttc" id="structRTC__Type_html"><div class="ttname"><a href="structRTC__Type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10885</div></div>
<div class="ttc" id="structDMA__Type_html"><div class="ttname"><a href="structDMA__Type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3781</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:206</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:208</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:239</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:255</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:219</div></div>
<div class="ttc" id="structUSB__Type_html"><div class="ttname"><a href="structUSB__Type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:13179</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="structCAU__Type_html"><div class="ttname"><a href="structCAU__Type.html">CAU_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:2335</div></div>
<div class="ttc" id="structADC__Type_html"><div class="ttname"><a href="structADC__Type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:330</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:204</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:241</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:228</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:186</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:179</div></div>
<div class="ttc" id="structPORT__Type_html"><div class="ttname"><a href="structPORT__Type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10051</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:200</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:232</div></div>
<div class="ttc" id="structPIT__Type_html"><div class="ttname"><a href="structPIT__Type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9790</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:216</div></div>
<div class="ttc" id="structRFSYS__Type_html"><div class="ttname"><a href="structRFSYS__Type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10546</div></div>
<div class="ttc" id="structPDB__Type_html"><div class="ttname"><a href="structPDB__Type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9570</div></div>
<div class="ttc" id="structMCM__Type_html"><div class="ttname"><a href="structMCM__Type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8778</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:256</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:187</div></div>
<div class="ttc" id="structOSC__Type_html"><div class="ttname"><a href="structOSC__Type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9475</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:207</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:166</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:225</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:235</div></div>
<div class="ttc" id="structSDHC__Type_html"><div class="ttname"><a href="structSDHC__Type.html">SDHC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:11109</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:197</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:194</div></div>
<div class="ttc" id="structVREF__Type_html"><div class="ttname"><a href="structVREF__Type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:13820</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:238</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:242</div></div>
<div class="ttc" id="structSIM__Type_html"><div class="ttname"><a href="structSIM__Type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:11630</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:243</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:253</div></div>
<div class="ttc" id="structAXBS__Type_html"><div class="ttname"><a href="structAXBS__Type.html">AXBS_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:1664</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:246</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:193</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:237</div></div>
<div class="ttc" id="structMCG__Type_html"><div class="ttname"><a href="structMCG__Type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8548</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:226</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:215</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:234</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:214</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:213</div></div>
<div class="ttc" id="structCRC__Type_html"><div class="ttname"><a href="structCRC__Type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3314</div></div>
<div class="ttc" id="structI2C__Type_html"><div class="ttname"><a href="structI2C__Type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7517</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:252</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:188</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">FTFE_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:195</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:185</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:171</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:182</div></div>
<div class="ttc" id="structWDOG__Type_html"><div class="ttname"><a href="structWDOG__Type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:13923</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:240</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:168</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:217</div></div>
<div class="ttc" id="structSPI__Type_html"><div class="ttname"><a href="structSPI__Type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:12195</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:258</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:220</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:231</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:172</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:209</div></div>
<div class="ttc" id="structENET__Type_html"><div class="ttname"><a href="structENET__Type.html">ENET_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:4879</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:199</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:223</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:229</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:174</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:245</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:236</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:203</div></div>
<div class="ttc" id="structUSBDCD__Type_html"><div class="ttname"><a href="structUSBDCD__Type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:13655</div></div>
<div class="ttc" id="structEWM__Type_html"><div class="ttname"><a href="structEWM__Type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:5819</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:260</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:190</div></div>
<div class="ttc" id="structRNG__Type_html"><div class="ttname"><a href="structRNG__Type.html">RNG_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10756</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:210</div></div>
<div class="ttc" id="structCMP__Type_html"><div class="ttname"><a href="structCMP__Type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:2956</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:224</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:192</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:254</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:205</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:233</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:198</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:227</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:184</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:180</div></div>
<div class="ttc" id="structAIPS__Type_html"><div class="ttname"><a href="structAIPS__Type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:670</div></div>
<div class="ttc" id="structDAC__Type_html"><div class="ttname"><a href="structDAC__Type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3552</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:212</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:183</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:178</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:173</div></div>
<div class="ttc" id="structRCM__Type_html"><div class="ttname"><a href="structRCM__Type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:10409</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:169</div></div>
<div class="ttc" id="structLPTMR__Type_html"><div class="ttname"><a href="structLPTMR__Type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8422</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:259</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:201</div></div>
<div class="ttc" id="structFB__Type_html"><div class="ttname"><a href="structFB__Type.html">FB_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:5933</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:250</div></div>
<div class="ttc" id="structCMT__Type_html"><div class="ttname"><a href="structCMT__Type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:3135</div></div>
<div class="ttc" id="structMPU__Type_html"><div class="ttname"><a href="structMPU__Type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:8957</div></div>
<div class="ttc" id="structUART__Type_html"><div class="ttname"><a href="structUART__Type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:12587</div></div>
<div class="ttc" id="structI2S__Type_html"><div class="ttname"><a href="structI2S__Type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7778</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:262</div></div>
<div class="ttc" id="structGPIO__Type_html"><div class="ttname"><a href="structGPIO__Type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:7348</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:249</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:181</div></div>
<div class="ttc" id="structPMC__Type_html"><div class="ttname"><a href="structPMC__Type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9930</div></div>
<div class="ttc" id="structSMC__Type_html"><div class="ttname"><a href="structSMC__Type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:12076</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:177</div></div>
<div class="ttc" id="structFTM__Type_html"><div class="ttname"><a href="structFTM__Type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:6652</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">FTM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:248</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:251</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:222</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:261</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:170</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:211</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:257</div></div>
<div class="ttc" id="structFTFE__Type_html"><div class="ttname"><a href="structFTFE__Type.html">FTFE_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:6386</div></div>
<div class="ttc" id="structNV__Type_html"><div class="ttname"><a href="structNV__Type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:9274</div></div>
<div class="ttc" id="structFMC__Type_html"><div class="ttname"><a href="structFMC__Type.html">FMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK64F12.h:6108</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
