{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710231295060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710231295060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:14:54 2024 " "Processing started: Tue Mar 12 15:14:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710231295060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710231295060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTLDesign -c RTLDesign --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTLDesign -c RTLDesign --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710231295061 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710231295542 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RTLDesign.v " "Can't analyze file -- file RTLDesign.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1710231295627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtldesign.sv 5 5 " "Found 5 design units, including 5 entities, in source file rtldesign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTLDesign " "Found entity 1: RTLDesign" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710231295649 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710231295649 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710231295649 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_8 " "Found entity 4: register_8" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710231295649 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_10 " "Found entity 5: register_10" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710231295649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710231295649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co RTLDesign.sv(27) " "Verilog HDL Implicit Net warning at RTLDesign.sv(27): created implicit net for \"co\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lt RTLDesign.sv(33) " "Verilog HDL Implicit Net warning at RTLDesign.sv(33): created implicit net for \"lt\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eq RTLDesign.sv(33) " "Verilog HDL Implicit Net warning at RTLDesign.sv(33): created implicit net for \"eq\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gt RTLDesign.sv(34) " "Verilog HDL Implicit Net warning at RTLDesign.sv(34): created implicit net for \"gt\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "addr packed RTLDesign.sv(7) " "Verilog HDL Port Declaration warning at RTLDesign.sv(7): data type declaration for \"addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "addr RTLDesign.sv(3) " "HDL info at RTLDesign.sv(3): see declaration for object \"addr\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max packed RTLDesign.sv(5) " "Verilog HDL Port Declaration warning at RTLDesign.sv(5): data type declaration for \"max\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max RTLDesign.sv(3) " "HDL info at RTLDesign.sv(3): see declaration for object \"max\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "min packed RTLDesign.sv(5) " "Verilog HDL Port Declaration warning at RTLDesign.sv(5): data type declaration for \"min\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "min RTLDesign.sv(3) " "HDL info at RTLDesign.sv(3): see declaration for object \"min\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed RTLDesign.sv(6) " "Verilog HDL Port Declaration warning at RTLDesign.sv(6): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data RTLDesign.sv(2) " "HDL info at RTLDesign.sv(2): see declaration for object \"data\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295651 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "I packed RTLDesign.sv(99) " "Verilog HDL Port Declaration warning at RTLDesign.sv(99): data type declaration for \"I\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 99 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "I RTLDesign.sv(96) " "HDL info at RTLDesign.sv(96): see declaration for object \"I\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 96 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed RTLDesign.sv(100) " "Verilog HDL Port Declaration warning at RTLDesign.sv(100): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 100 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q RTLDesign.sv(97) " "HDL info at RTLDesign.sv(97): see declaration for object \"Q\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 97 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "I packed RTLDesign.sv(82) " "Verilog HDL Port Declaration warning at RTLDesign.sv(82): data type declaration for \"I\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 82 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "I RTLDesign.sv(79) " "HDL info at RTLDesign.sv(79): see declaration for object \"I\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 79 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed RTLDesign.sv(83) " "Verilog HDL Port Declaration warning at RTLDesign.sv(83): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 83 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q RTLDesign.sv(80) " "HDL info at RTLDesign.sv(80): see declaration for object \"Q\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 80 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "a packed RTLDesign.sv(55) " "Verilog HDL Port Declaration warning at RTLDesign.sv(55): data type declaration for \"a\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 55 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "a RTLDesign.sv(52) " "HDL info at RTLDesign.sv(52): see declaration for object \"a\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 52 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "b packed RTLDesign.sv(55) " "Verilog HDL Port Declaration warning at RTLDesign.sv(55): data type declaration for \"b\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 55 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "b RTLDesign.sv(52) " "HDL info at RTLDesign.sv(52): see declaration for object \"b\"" {  } { { "RTLDesign.sv" "" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 52 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710231295652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTLDesign " "Elaborating entity \"RTLDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710231295694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_10 register_10:count_reg " "Elaborating entity \"register_10\" for hierarchy \"register_10:count_reg\"" {  } { { "RTLDesign.sv" "count_reg" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710231295711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "RTLDesign.sv" "adder" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710231295722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8 register_8:value " "Elaborating entity \"register_8\" for hierarchy \"register_8:value\"" {  } { { "RTLDesign.sv" "value" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710231295734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:compmax " "Elaborating entity \"comparator\" for hierarchy \"comparator:compmax\"" {  } { { "RTLDesign.sv" "compmax" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710231295786 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr\[10\] " "Net \"addr\[10\]\" is missing source, defaulting to GND" {  } { { "RTLDesign.sv" "addr\[10\]" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710231295812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrp\[10\] " "Net \"addrp\[10\]\" is missing source, defaulting to GND" {  } { { "RTLDesign.sv" "addrp\[10\]" { Text "D:/Documents/IC design/RTL Design/RTLDesign.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710231295812 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1710231295812 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1710231295848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710231295891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 15:14:55 2024 " "Processing ended: Tue Mar 12 15:14:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710231295891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710231295891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710231295891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710231295891 ""}
