<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver uartlite v3_0: XUartLite_Config Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XUartLite_Config Struct Reference</h1><!-- doxytag: class="XUartLite_Config" -->
<p><code>#include &lt;xuartlite.h&gt;</code></p>

<p><a href="struct_x_uart_lite___config-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_uart_lite___config.html#a51e65b6ee1de5b77409c5fcee0e9343d">DeviceId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_uart_lite___config.html#a297ae502273d64c4de880f65d711286f">RegBaseAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_uart_lite___config.html#ae711744a0420840d9599e234525f1487">BaudRate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_uart_lite___config.html#a581d63c484cae600ecdeb5b05f775a08">UseParity</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_uart_lite___config.html#a4265aa3443fe342e8e6a7858ca96ab37">ParityOdd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_uart_lite___config.html#abde7d4add528443f4bf8ab33aa98fad8">DataBits</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This typedef contains configuration information for the device. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ae711744a0420840d9599e234525f1487"></a><!-- doxytag: member="XUartLite_Config::BaudRate" ref="ae711744a0420840d9599e234525f1487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_uart_lite___config.html#ae711744a0420840d9599e234525f1487">XUartLite_Config::BaudRate</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fixed baud rate </p>

</div>
</div>
<a class="anchor" id="abde7d4add528443f4bf8ab33aa98fad8"></a><!-- doxytag: member="XUartLite_Config::DataBits" ref="abde7d4add528443f4bf8ab33aa98fad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_uart_lite___config.html#abde7d4add528443f4bf8ab33aa98fad8">XUartLite_Config::DataBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fixed data bits </p>

</div>
</div>
<a class="anchor" id="a51e65b6ee1de5b77409c5fcee0e9343d"></a><!-- doxytag: member="XUartLite_Config::DeviceId" ref="a51e65b6ee1de5b77409c5fcee0e9343d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_uart_lite___config.html#a51e65b6ee1de5b77409c5fcee0e9343d">XUartLite_Config::DeviceId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unique ID of device </p>

</div>
</div>
<a class="anchor" id="a4265aa3443fe342e8e6a7858ca96ab37"></a><!-- doxytag: member="XUartLite_Config::ParityOdd" ref="a4265aa3443fe342e8e6a7858ca96ab37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_uart_lite___config.html#a4265aa3443fe342e8e6a7858ca96ab37">XUartLite_Config::ParityOdd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity generated is odd when TRUE, even when FALSE </p>

</div>
</div>
<a class="anchor" id="a297ae502273d64c4de880f65d711286f"></a><!-- doxytag: member="XUartLite_Config::RegBaseAddr" ref="a297ae502273d64c4de880f65d711286f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_uart_lite___config.html#a297ae502273d64c4de880f65d711286f">XUartLite_Config::RegBaseAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register base address </p>

</div>
</div>
<a class="anchor" id="a581d63c484cae600ecdeb5b05f775a08"></a><!-- doxytag: member="XUartLite_Config::UseParity" ref="a581d63c484cae600ecdeb5b05f775a08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_uart_lite___config.html#a581d63c484cae600ecdeb5b05f775a08">XUartLite_Config::UseParity</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity generator enabled when TRUE </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xuartlite_8h.html">xuartlite.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

