###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Jan 30 23:29:09 2020
#  Design:            benes
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix benes_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin out_output_reg[156]/CP 
Endpoint:   out_output_reg[156]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.965
= Slack Time                    8.993
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.994 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.994 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    8.994 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.277 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.448 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.533 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.582 | 
     | u_10_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.641 |    9.634 | 
     | u_20_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.697 |    9.691 | 
     | u_20_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.758 |    9.751 | 
     | u_30_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.802 |    9.795 | 
     | u_30_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.859 |    9.853 | 
     | u_40_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.901 |    9.895 | 
     | u_40_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.965 |    9.959 | 
     | out_output_reg[156]                   | D ^          | DFQD2   | 0.000 |   0.965 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.993 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.993 | 
     | clk__L2_I5          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.993 | 
     | out_output_reg[156] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.993 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_output_reg[140]/CP 
Endpoint:   out_output_reg[140]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.962
= Slack Time                    8.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.996 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.996 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    8.996 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.279 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.451 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.537 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.586 |    9.582 | 
     | u_10_crossbar/U20                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.638 |    9.634 | 
     | u_20_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.686 |    9.682 | 
     | u_20_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.743 |    9.739 | 
     | u_30_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.784 |    9.780 | 
     | u_30_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.838 |    9.834 | 
     | u_40_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.893 |    9.889 | 
     | u_40_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.962 |    9.958 | 
     | out_output_reg[140]                   | D ^          | DFQD2   | 0.000 |   0.962 |    9.958 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.996 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.996 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.996 | 
     | out_output_reg[140] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.996 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_output_reg[111]/CP 
Endpoint:   out_output_reg[111]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.965
= Slack Time                    8.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.996 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.996 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    8.996 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.279 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.451 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.537 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.581 | 
     | u_10_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.636 |    9.633 | 
     | u_21_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.694 |    9.690 | 
     | u_21_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.749 |    9.745 | 
     | u_30_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.788 |    9.784 | 
     | u_30_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.848 |    9.845 | 
     | u_41_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.903 |    9.899 | 
     | u_41_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.965 |    9.961 | 
     | out_output_reg[111]                   | D ^          | DFQD2   | 0.000 |   0.965 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.996 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.996 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.996 | 
     | out_output_reg[111] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.996 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin out_output_reg[93]/CP 
Endpoint:   out_output_reg[93]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.959
= Slack Time                    8.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.998 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.998 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    8.998 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.281 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.453 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.543 |    9.541 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.588 |    9.586 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.648 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.696 |    9.694 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.749 |    9.747 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.795 |    9.793 | 
     | u_32_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.850 |    9.848 | 
     | u_41_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.890 |    9.888 | 
     | u_41_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   0.959 |    9.957 | 
     | out_output_reg[93]                    | D ^          | DFQD2   | 0.000 |   0.959 |    9.957 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.998 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.998 | 
     | clk__L2_I3         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.998 | 
     | out_output_reg[93] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.998 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_output_reg[36]/CP 
Endpoint:   out_output_reg[36]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.959
= Slack Time                    8.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.999 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    8.999 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    8.999 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.282 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.454 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.538 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.588 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.649 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.705 |    9.704 | 
     | u_21_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.751 |    9.750 | 
     | u_31_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.791 |    9.790 | 
     | u_31_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.848 |    9.847 | 
     | u_43_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.894 |    9.893 | 
     | u_43_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.959 |    9.958 | 
     | out_output_reg[36]                    | D ^          | DFQD2   | 0.000 |   0.959 |    9.958 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.999 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.999 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.999 | 
     | out_output_reg[36] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.999 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin out_output_reg[159]/CP 
Endpoint:   out_output_reg[159]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.960
= Slack Time                    9.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.001 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.001 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.001 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.284 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.456 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.542 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.586 |    9.587 | 
     | u_10_crossbar/U10                     | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.629 |    9.630 | 
     | u_20_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.059 |   0.688 |    9.689 | 
     | u_20_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.745 |    9.746 | 
     | u_30_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.786 |    9.786 | 
     | u_30_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.843 |    9.844 | 
     | u_40_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.899 |    9.899 | 
     | u_40_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.960 |    9.961 | 
     | out_output_reg[159]                   | D ^          | DFQD2   | 0.000 |   0.960 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.001 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.001 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.001 | 
     | out_output_reg[159] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.001 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin out_output_reg[105]/CP 
Endpoint:   out_output_reg[105]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.959
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.002 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.002 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.002 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.285 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.457 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.547 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.592 |    9.594 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.647 |    9.649 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.690 |    9.692 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.751 |    9.753 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.795 |    9.797 | 
     | u_30_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.847 |    9.849 | 
     | u_41_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.899 |    9.901 | 
     | u_41_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.959 |    9.961 | 
     | out_output_reg[105]                   | D ^          | DFQD2   | 0.000 |   0.959 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.002 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.002 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.002 | 
     | out_output_reg[105] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.002 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin out_output_reg[119]/CP 
Endpoint:   out_output_reg[119]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.956
= Slack Time                    9.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.005 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.005 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.005 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.288 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.460 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.546 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.586 |    9.591 | 
     | u_10_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.639 |    9.643 | 
     | u_21_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.692 |    9.697 | 
     | u_21_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.749 |    9.754 | 
     | u_30_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.792 |    9.797 | 
     | u_30_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.844 |    9.849 | 
     | u_41_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.896 |    9.901 | 
     | u_41_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.956 |    9.961 | 
     | out_output_reg[119]                   | D ^          | DFQD2   | 0.000 |   0.956 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.005 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.005 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.005 | 
     | out_output_reg[119] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.005 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin out_output_reg[100]/CP 
Endpoint:   out_output_reg[100]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.955
= Slack Time                    9.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.006 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.006 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.006 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.289 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.460 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.547 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.591 | 
     | u_10_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.638 |    9.644 | 
     | u_21_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.682 |    9.688 | 
     | u_21_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.737 |    9.743 | 
     | u_30_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.781 |    9.787 | 
     | u_30_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.837 |    9.843 | 
     | u_41_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.892 |    9.898 | 
     | u_41_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.955 |    9.960 | 
     | out_output_reg[100]                   | D ^          | DFQD2   | 0.000 |   0.955 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.006 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.006 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.006 | 
     | out_output_reg[100] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.006 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin out_output_reg[91]/CP 
Endpoint:   out_output_reg[91]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.954
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.007 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.007 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.007 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.290 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.462 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.547 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.591 | 
     | u_10_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.637 |    9.643 | 
     | u_21_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.694 |    9.700 | 
     | u_21_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.749 |    9.755 | 
     | u_30_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.788 |    9.795 | 
     | u_30_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.849 |    9.855 | 
     | u_41_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.903 |    9.909 | 
     | u_41_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.954 |    9.961 | 
     | out_output_reg[91]                    | D ^          | DFQD2   | 0.000 |   0.954 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.007 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.007 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.007 | 
     | out_output_reg[91] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.007 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin out_output_reg[116]/CP 
Endpoint:   out_output_reg[116]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.954
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.007 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.007 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.007 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.290 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.462 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.546 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.596 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.657 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.705 |    9.712 | 
     | u_21_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.763 |    9.769 | 
     | u_30_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.805 |    9.812 | 
     | u_30_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.857 |    9.864 | 
     | u_41_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.896 |    9.903 | 
     | u_41_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.954 |    9.961 | 
     | out_output_reg[116]                   | D ^          | DFQD2   | 0.000 |   0.954 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.007 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.007 | 
     | clk__L2_I5          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.007 | 
     | out_output_reg[116] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.007 | 
     +------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin out_output_reg[87]/CP 
Endpoint:   out_output_reg[87]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.951
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.007 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.007 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.007 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.290 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.462 | 
     | u_01_crossbar/U27                     | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.552 | 
     | u_12_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.594 |    9.601 | 
     | u_12_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.646 |    9.653 | 
     | u_23_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.038 |   0.685 |    9.692 | 
     | u_23_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.051 |   0.736 |    9.743 | 
     | u_32_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.779 |    9.786 | 
     | u_32_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.841 |    9.849 | 
     | u_41_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.886 |    9.893 | 
     | u_41_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.951 |    9.958 | 
     | out_output_reg[87]                    | D ^          | DFQD2   | 0.000 |   0.951 |    9.958 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.007 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.007 | 
     | clk__L2_I1         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.007 | 
     | out_output_reg[87] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.007 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin out_output_reg[103]/CP 
Endpoint:   out_output_reg[103]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.953
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.007 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.007 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.007 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.290 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.462 | 
     | u_01_crossbar/U7                      | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.549 | 
     | u_10_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.592 | 
     | u_10_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.639 |    9.646 | 
     | u_21_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.681 |    9.689 | 
     | u_21_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.734 |    9.741 | 
     | u_30_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.775 |    9.782 | 
     | u_30_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.831 |    9.838 | 
     | u_41_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.888 |    9.895 | 
     | u_41_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.953 |    9.960 | 
     | out_output_reg[103]                   | D ^          | DFQD2   | 0.000 |   0.953 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.007 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.007 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.007 | 
     | out_output_reg[103] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.007 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin out_output_reg[85]/CP 
Endpoint:   out_output_reg[85]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.952
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.007 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.007 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.007 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.290 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.462 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.552 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.592 |    9.599 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.647 |    9.654 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.690 |    9.697 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.751 |    9.758 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.795 |    9.802 | 
     | u_30_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.847 |    9.854 | 
     | u_41_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.899 |    9.906 | 
     | u_41_crossbar/U33                     | I1 v -> ZN ^ | MUX2ND0 | 0.053 |   0.952 |    9.959 | 
     | out_output_reg[85]                    | D ^          | DFQD2   | 0.000 |   0.952 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.007 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.007 | 
     | clk__L2_I2         | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.007 | 
     | out_output_reg[85] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.007 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin out_output_reg[99]/CP 
Endpoint:   out_output_reg[99]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.951
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.007 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.007 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.007 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.291 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.462 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.549 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.586 |    9.593 | 
     | u_10_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.638 |    9.646 | 
     | u_21_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.692 |    9.700 | 
     | u_21_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.749 |    9.757 | 
     | u_30_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.792 |    9.799 | 
     | u_30_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.844 |    9.851 | 
     | u_41_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.896 |    9.903 | 
     | u_41_crossbar/U48                     | I1 v -> ZN ^ | MUX2ND0 | 0.055 |   0.951 |    9.958 | 
     | out_output_reg[99]                    | D ^          | DFQD2   | 0.000 |   0.951 |    9.958 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.007 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.007 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.007 | 
     | out_output_reg[99] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.007 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin out_output_reg[145]/CP 
Endpoint:   out_output_reg[145]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.952
= Slack Time                    9.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.008 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.008 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.008 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.291 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.463 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.553 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.592 |    9.600 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.647 |    9.655 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.690 |    9.697 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.751 |    9.759 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.795 |    9.802 | 
     | u_30_crossbar/U5                      | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.838 |    9.845 | 
     | u_40_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.889 |    9.897 | 
     | u_40_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.952 |    9.960 | 
     | out_output_reg[145]                   | D ^          | DFQD2   | 0.000 |   0.952 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.008 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.008 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.008 | 
     | out_output_reg[145] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.008 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin out_output_reg[151]/CP 
Endpoint:   out_output_reg[151]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.951
= Slack Time                    9.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.010 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.010 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.010 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.293 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.465 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.551 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.595 | 
     | u_10_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.045 |   0.629 |    9.639 | 
     | u_20_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.686 |    9.696 | 
     | u_20_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.743 |    9.753 | 
     | u_30_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.784 |    9.794 | 
     | u_30_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.838 |    9.848 | 
     | u_40_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.053 |   0.891 |    9.901 | 
     | u_40_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.951 |    9.961 | 
     | out_output_reg[151]                   | D ^          | DFQD2   | 0.000 |   0.951 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.010 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.010 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.010 | 
     | out_output_reg[151] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.010 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin out_output_reg[136]/CP 
Endpoint:   out_output_reg[136]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.950
= Slack Time                    9.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.010 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.010 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.010 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.294 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.465 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.550 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.599 | 
     | u_10_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.641 |    9.651 | 
     | u_20_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.697 |    9.707 | 
     | u_20_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.758 |    9.768 | 
     | u_30_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.802 |    9.812 | 
     | u_30_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.859 |    9.870 | 
     | u_40_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.901 |    9.912 | 
     | u_40_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.950 |    9.960 | 
     | out_output_reg[136]                   | D ^          | DFQD2   | 0.000 |   0.950 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.010 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.010 | 
     | clk__L2_I5          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.010 | 
     | out_output_reg[136] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.010 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin out_output_reg[133]/CP 
Endpoint:   out_output_reg[133]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.948
= Slack Time                    9.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.010 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.010 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.010 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.294 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.465 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.543 |    9.553 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.588 |    9.598 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.660 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.696 |    9.706 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.749 |    9.759 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.795 |    9.805 | 
     | u_32_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.841 |    9.851 | 
     | u_40_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.884 |    9.894 | 
     | u_40_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.948 |    9.959 | 
     | out_output_reg[133]                   | D ^          | DFQD2   | 0.000 |   0.948 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.010 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.010 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.010 | 
     | out_output_reg[133] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.010 | 
     +------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin out_output_reg[139]/CP 
Endpoint:   out_output_reg[139]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.950
= Slack Time                    9.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.011 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.011 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.011 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.294 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.466 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.552 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.586 |    9.597 | 
     | u_10_crossbar/U10                     | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.629 |    9.640 | 
     | u_20_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.059 |   0.688 |    9.699 | 
     | u_20_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.745 |    9.756 | 
     | u_30_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.786 |    9.797 | 
     | u_30_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.843 |    9.855 | 
     | u_40_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.899 |    9.910 | 
     | u_40_crossbar/U48                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.950 |    9.961 | 
     | out_output_reg[139]                   | D ^          | DFQD2   | 0.000 |   0.950 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.011 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.011 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.011 | 
     | out_output_reg[139] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.011 | 
     +------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin out_output_reg[96]/CP 
Endpoint:   out_output_reg[96]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.950
= Slack Time                    9.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.012 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.012 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.012 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.295 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.466 | 
     | u_01_crossbar/U57                     | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.542 |    9.554 | 
     | u_12_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.592 |    9.603 | 
     | u_12_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.646 |    9.657 | 
     | u_23_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.697 |    9.709 | 
     | u_23_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.753 |    9.765 | 
     | u_32_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.793 |    9.805 | 
     | u_32_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.848 |    9.860 | 
     | u_41_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.891 |    9.902 | 
     | u_41_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.059 |   0.950 |    9.961 | 
     | out_output_reg[96]                    | D ^          | DFQD2   | 0.000 |   0.950 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.011 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.011 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.011 | 
     | out_output_reg[96] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.011 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_output_reg[28]/CP 
Endpoint:   out_output_reg[28]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.948
= Slack Time                    9.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.012 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.012 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.012 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.295 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.467 | 
     | u_01_crossbar/U2                      | S ^ -> ZN ^  | MUX2ND0 | 0.082 |   0.537 |    9.549 | 
     | u_10_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.582 |    9.594 | 
     | u_10_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.636 |    9.648 | 
     | u_21_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.678 |    9.690 | 
     | u_21_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.721 |    9.733 | 
     | u_31_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.764 |    9.776 | 
     | u_31_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.826 |    9.838 | 
     | u_43_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.883 |    9.895 | 
     | u_43_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.948 |    9.960 | 
     | out_output_reg[28]                    | D ^          | DFQD2   | 0.000 |   0.948 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.012 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.012 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.012 | 
     | out_output_reg[28] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.012 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_output_reg[157]/CP 
Endpoint:   out_output_reg[157]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.947
= Slack Time                    9.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.012 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.012 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.012 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.296 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.467 | 
     | u_01_crossbar/U12                     | S ^ -> ZN ^  | MUX2ND0 | 0.089 |   0.544 |    9.556 | 
     | u_10_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.589 |    9.601 | 
     | u_10_crossbar/U12                     | I1 v -> ZN ^ | MUX2ND0 | 0.045 |   0.634 |    9.646 | 
     | u_20_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.674 |    9.686 | 
     | u_20_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.734 |    9.747 | 
     | u_30_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.779 |    9.791 | 
     | u_30_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.841 |    9.853 | 
     | u_40_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.884 |    9.896 | 
     | u_40_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.947 |    9.959 | 
     | out_output_reg[157]                   | D ^          | DFQD2   | 0.000 |   0.947 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.012 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.012 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.012 | 
     | out_output_reg[157] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.012 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_output_reg[76]/CP 
Endpoint:   out_output_reg[76]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.948
= Slack Time                    9.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.013 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.013 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.013 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.296 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.468 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.552 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.602 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.663 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.705 |    9.718 | 
     | u_21_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.751 |    9.764 | 
     | u_31_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.791 |    9.804 | 
     | u_31_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.834 |    9.847 | 
     | u_42_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.053 |   0.886 |    9.899 | 
     | u_42_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.948 |    9.961 | 
     | out_output_reg[76]                    | D ^          | DFQD2   | 0.000 |   0.948 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.013 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.013 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.013 | 
     | out_output_reg[76] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.013 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_output_reg[11]/CP 
Endpoint:   out_output_reg[11]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.947
= Slack Time                    9.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.014 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.014 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.014 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.297 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.469 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.085 |   0.540 |    9.554 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.586 |    9.600 | 
     | u_12_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.639 |    9.653 | 
     | u_23_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.694 |    9.709 | 
     | u_23_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.743 |    9.757 | 
     | u_33_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.787 |    9.802 | 
     | u_33_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.845 |    9.859 | 
     | u_43_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.888 |    9.903 | 
     | u_43_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.947 |    9.961 | 
     | out_output_reg[11]                    | D ^          | DFQD2   | 0.000 |   0.947 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.014 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.014 | 
     | clk__L2_I7         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.014 | 
     | out_output_reg[11] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.014 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_output_reg[82]/CP 
Endpoint:   out_output_reg[82]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.945
= Slack Time                    9.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.015 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.015 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.015 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.298 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.470 | 
     | u_01_crossbar/U42                     | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.560 | 
     | u_12_crossbar/U44                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.591 |    9.606 | 
     | u_12_crossbar/U42                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.648 |    9.663 | 
     | u_23_crossbar/U43                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.689 |    9.703 | 
     | u_23_crossbar/U8                      | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.742 |    9.757 | 
     | u_32_crossbar/U44                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.784 |    9.799 | 
     | u_32_crossbar/U42                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.842 |    9.857 | 
     | u_41_crossbar/U44                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.884 |    9.899 | 
     | u_41_crossbar/U42                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.945 |    9.960 | 
     | out_output_reg[82]                    | D ^          | DFQD2   | 0.000 |   0.945 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.015 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.015 | 
     | clk__L2_I2         | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.015 | 
     | out_output_reg[82] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.015 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_output_reg[120]/CP 
Endpoint:   out_output_reg[120]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.943
= Slack Time                    9.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.018 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.018 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.018 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.301 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.473 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.559 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.586 |    9.603 | 
     | u_10_crossbar/U20                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.638 |    9.656 | 
     | u_20_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.686 |    9.703 | 
     | u_20_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.743 |    9.761 | 
     | u_30_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.784 |    9.801 | 
     | u_30_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.838 |    9.856 | 
     | u_40_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.893 |    9.911 | 
     | u_40_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.050 |   0.943 |    9.961 | 
     | out_output_reg[120]                   | D ^          | DFQD2   | 0.000 |   0.943 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.018 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.018 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.018 | 
     | out_output_reg[120] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.018 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_output_reg[80]/CP 
Endpoint:   out_output_reg[80]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.943
= Slack Time                    9.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.018 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.018 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.018 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.301 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.473 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.559 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.604 | 
     | u_10_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.638 |    9.656 | 
     | u_21_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.682 |    9.701 | 
     | u_21_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.737 |    9.756 | 
     | u_30_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.781 |    9.799 | 
     | u_30_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.837 |    9.855 | 
     | u_41_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.892 |    9.910 | 
     | u_41_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.943 |    9.961 | 
     | out_output_reg[80]                    | D ^          | DFQD2   | 0.000 |   0.943 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.018 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.018 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.018 | 
     | out_output_reg[80] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.018 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_output_reg[117]/CP 
Endpoint:   out_output_reg[117]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.941
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.019 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.019 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.019 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.302 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.474 | 
     | u_01_crossbar/U12                     | S ^ -> ZN ^  | MUX2ND0 | 0.089 |   0.544 |    9.562 | 
     | u_10_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.589 |    9.608 | 
     | u_10_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.643 |    9.662 | 
     | u_21_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.687 |    9.706 | 
     | u_21_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.745 |    9.763 | 
     | u_30_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.787 |    9.806 | 
     | u_30_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.839 |    9.857 | 
     | u_41_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.879 |    9.898 | 
     | u_41_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.941 |    9.960 | 
     | out_output_reg[117]                   | D ^          | DFQD2   | 0.000 |   0.941 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.019 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.019 | 
     | clk__L2_I1          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.019 | 
     | out_output_reg[117] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.019 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_output_reg[16]/CP 
Endpoint:   out_output_reg[16]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.942
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.019 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.019 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.019 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.302 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.474 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.558 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.608 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.669 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.705 |    9.724 | 
     | u_21_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.751 |    9.770 | 
     | u_31_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.791 |    9.810 | 
     | u_31_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.848 |    9.867 | 
     | u_43_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.894 |    9.913 | 
     | u_43_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.942 |    9.961 | 
     | out_output_reg[16]                    | D ^          | DFQD2   | 0.000 |   0.942 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.019 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.019 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.019 | 
     | out_output_reg[16] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.019 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_output_reg[131]/CP 
Endpoint:   out_output_reg[131]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.942
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.019 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.019 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.019 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.302 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.474 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.085 |   0.540 |    9.559 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.586 |    9.605 | 
     | u_12_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.044 |   0.630 |    9.649 | 
     | u_22_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.058 |   0.688 |    9.707 | 
     | u_22_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.059 |   0.747 |    9.766 | 
     | u_32_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.788 |    9.807 | 
     | u_32_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.843 |    9.862 | 
     | u_40_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.884 |    9.903 | 
     | u_40_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.942 |    9.961 | 
     | out_output_reg[131]                   | D ^          | DFQD2   | 0.000 |   0.942 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.019 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.019 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.019 | 
     | out_output_reg[131] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.019 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_output_reg[113]/CP 
Endpoint:   out_output_reg[113]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.941
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.019 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.019 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.019 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.302 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.474 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.543 |    9.562 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.588 |    9.607 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.669 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.696 |    9.715 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.749 |    9.768 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.795 |    9.814 | 
     | u_32_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.850 |    9.869 | 
     | u_41_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.890 |    9.909 | 
     | u_41_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.050 |   0.941 |    9.960 | 
     | out_output_reg[113]                   | D ^          | DFQD2   | 0.000 |   0.941 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.019 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.019 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.019 | 
     | out_output_reg[113] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.019 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_output_reg[97]/CP 
Endpoint:   out_output_reg[97]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.940
= Slack Time                    9.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.020 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.020 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.020 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.303 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.475 | 
     | u_01_crossbar/U54                     | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.543 |    9.562 | 
     | u_12_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.587 |    9.607 | 
     | u_12_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.646 |    9.665 | 
     | u_23_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.691 |    9.711 | 
     | u_23_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.744 |    9.764 | 
     | u_32_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.784 |    9.804 | 
     | u_32_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.838 |    9.858 | 
     | u_41_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.878 |    9.898 | 
     | u_41_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.940 |    9.960 | 
     | out_output_reg[97]                    | D ^          | DFQD2   | 0.000 |   0.940 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.020 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.020 | 
     | clk__L2_I1         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.020 | 
     | out_output_reg[97] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.020 | 
     +-----------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_output_reg[125]/CP 
Endpoint:   out_output_reg[125]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.940
= Slack Time                    9.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.021 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.021 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.021 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.304 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.476 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.566 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.592 |    9.613 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.647 |    9.668 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.690 |    9.711 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.751 |    9.772 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.795 |    9.816 | 
     | u_30_crossbar/U5                      | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.838 |    9.859 | 
     | u_40_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.889 |    9.910 | 
     | u_40_crossbar/U33                     | I1 v -> ZN ^ | MUX2ND0 | 0.050 |   0.940 |    9.961 | 
     | out_output_reg[125]                   | D ^          | DFQD2   | 0.000 |   0.940 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.021 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.021 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.021 | 
     | out_output_reg[125] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.021 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_output_reg[8]/CP 
Endpoint:   out_output_reg[8]/D       (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.938
= Slack Time                    9.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.021 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.021 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.021 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.304 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.476 | 
     | u_01_crossbar/U2                      | S ^ -> ZN ^  | MUX2ND0 | 0.082 |   0.537 |    9.558 | 
     | u_10_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.582 |    9.603 | 
     | u_10_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.636 |    9.657 | 
     | u_21_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.678 |    9.699 | 
     | u_21_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.721 |    9.742 | 
     | u_31_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.764 |    9.785 | 
     | u_31_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.826 |    9.847 | 
     | u_43_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.883 |    9.905 | 
     | u_43_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.938 |    9.959 | 
     | out_output_reg[8]                     | D ^          | DFQD2   | 0.000 |   0.938 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                   |            |        |       |  Time   |   Time   | 
     |-------------------+------------+--------+-------+---------+----------| 
     |                   | clk ^      |        |       |   0.000 |   -9.021 | 
     | clk__L1_I0        | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.021 | 
     | clk__L2_I5        | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.021 | 
     | out_output_reg[8] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.021 | 
     +----------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_output_reg[13]/CP 
Endpoint:   out_output_reg[13]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.938
= Slack Time                    9.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.021 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.021 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.021 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.305 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.476 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.543 |    9.564 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.588 |    9.609 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.672 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.696 |    9.717 | 
     | u_23_crossbar/U66                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.742 |    9.764 | 
     | u_33_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.783 |    9.805 | 
     | u_33_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.836 |    9.857 | 
     | u_43_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.875 |    9.896 | 
     | u_43_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.938 |    9.959 | 
     | out_output_reg[13]                    | D ^          | DFQD2   | 0.000 |   0.938 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.021 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.021 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.021 | 
     | out_output_reg[13] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.021 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin out_output_reg[67]/CP 
Endpoint:   out_output_reg[67]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.937
= Slack Time                    9.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.022 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.022 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.022 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.305 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.476 | 
     | u_01_crossbar/U3                      | S ^ -> ZN ^  | MUX2ND0 | 0.083 |   0.538 |    9.560 | 
     | u_10_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.581 |    9.602 | 
     | u_10_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.635 |    9.657 | 
     | u_21_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.676 |    9.697 | 
     | u_21_crossbar/U27                     | I1 v -> ZN ^ | MUX2ND0 | 0.044 |   0.720 |    9.741 | 
     | u_31_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.762 |    9.784 | 
     | u_31_crossbar/U3                      | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.811 |    9.832 | 
     | u_42_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.059 |   0.870 |    9.891 | 
     | u_42_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.937 |    9.959 | 
     | out_output_reg[67]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.022 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.022 | 
     | clk__L2_I6         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.022 | 
     | out_output_reg[67] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.022 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin out_output_reg[102]/CP 
Endpoint:   out_output_reg[102]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.937
= Slack Time                    9.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.022 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.022 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.022 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.305 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.477 | 
     | u_01_crossbar/U8                      | S ^ -> ZN ^  | MUX2ND0 | 0.089 |   0.543 |    9.566 | 
     | u_10_crossbar/U44                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.588 |    9.610 | 
     | u_10_crossbar/U42                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.640 |    9.662 | 
     | u_21_crossbar/U43                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.679 |    9.701 | 
     | u_21_crossbar/U8                      | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.735 |    9.757 | 
     | u_30_crossbar/U44                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.778 |    9.800 | 
     | u_30_crossbar/U42                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.833 |    9.855 | 
     | u_41_crossbar/U43                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.875 |    9.897 | 
     | u_41_crossbar/U8                      | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.937 |    9.959 | 
     | out_output_reg[102]                   | D ^          | DFQD2   | 0.000 |   0.937 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.022 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.022 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.022 | 
     | out_output_reg[102] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.022 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin out_output_reg[88]/CP 
Endpoint:   out_output_reg[88]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.937
= Slack Time                    9.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.022 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.022 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.022 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.306 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.477 | 
     | u_01_crossbar/U24                     | S ^ -> ZN ^  | MUX2ND0 | 0.082 |   0.537 |    9.559 | 
     | u_12_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.583 |    9.605 | 
     | u_12_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.636 |    9.658 | 
     | u_23_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.679 |    9.702 | 
     | u_23_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.732 |    9.754 | 
     | u_32_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.772 |    9.794 | 
     | u_32_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.828 |    9.850 | 
     | u_41_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.872 |    9.895 | 
     | u_41_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.937 |    9.959 | 
     | out_output_reg[88]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.022 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.022 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.022 | 
     | out_output_reg[88] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.022 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin out_output_reg[20]/CP 
Endpoint:   out_output_reg[20]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.936
= Slack Time                    9.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.022 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.022 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.022 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.306 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.477 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.564 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.608 | 
     | u_10_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.638 |    9.661 | 
     | u_21_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.682 |    9.705 | 
     | u_21_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.732 |    9.754 | 
     | u_31_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.775 |    9.797 | 
     | u_31_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.827 |    9.850 | 
     | u_43_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.871 |    9.894 | 
     | u_43_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.936 |    9.958 | 
     | out_output_reg[20]                    | D ^          | DFQD2   | 0.000 |   0.936 |    9.958 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.022 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.022 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.022 | 
     | out_output_reg[20] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.022 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin out_output_reg[83]/CP 
Endpoint:   out_output_reg[83]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.939
= Slack Time                    9.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.023 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.023 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.023 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.306 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.478 | 
     | u_01_crossbar/U7                      | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.564 | 
     | u_10_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.608 | 
     | u_10_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.639 |    9.661 | 
     | u_21_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.681 |    9.704 | 
     | u_21_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.734 |    9.756 | 
     | u_30_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.775 |    9.798 | 
     | u_30_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.831 |    9.853 | 
     | u_41_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.888 |    9.911 | 
     | u_41_crossbar/U39                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.939 |    9.961 | 
     | out_output_reg[83]                    | D ^          | DFQD2   | 0.000 |   0.939 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.023 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.023 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.023 | 
     | out_output_reg[83] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.023 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin out_output_reg[59]/CP 
Endpoint:   out_output_reg[59]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.936
= Slack Time                    9.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.023 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.023 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.023 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.306 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.478 | 
     | u_01_crossbar/U48                     | S ^ -> ZN ^  | MUX2ND0 | 0.085 |   0.540 |    9.563 | 
     | u_12_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.586 |    9.609 | 
     | u_12_crossbar/U10                     | I1 v -> ZN ^ | MUX2ND0 | 0.044 |   0.630 |    9.653 | 
     | u_22_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.685 |    9.708 | 
     | u_22_crossbar/U48                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.733 |    9.756 | 
     | u_33_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.776 |    9.799 | 
     | u_33_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.831 |    9.854 | 
     | u_42_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.873 |    9.896 | 
     | u_42_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.936 |    9.959 | 
     | out_output_reg[59]                    | D ^          | DFQD2   | 0.000 |   0.936 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.023 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.023 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.023 | 
     | out_output_reg[59] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.023 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin out_output_reg[25]/CP 
Endpoint:   out_output_reg[25]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.937
= Slack Time                    9.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.023 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.023 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.023 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.306 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.478 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.568 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.592 |    9.615 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   0.647 |    9.670 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.690 |    9.713 | 
     | u_21_crossbar/U33                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.738 |    9.761 | 
     | u_31_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.781 |    9.804 | 
     | u_31_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.835 |    9.858 | 
     | u_43_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.878 |    9.901 | 
     | u_43_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.937 |    9.960 | 
     | out_output_reg[25]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.023 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.023 | 
     | clk__L2_I2         | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.023 | 
     | out_output_reg[25] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.023 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin out_output_reg[31]/CP 
Endpoint:   out_output_reg[31]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.937
= Slack Time                    9.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.024 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.024 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.307 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.479 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.085 |   0.540 |    9.564 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.586 |    9.610 | 
     | u_12_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.639 |    9.663 | 
     | u_23_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.694 |    9.718 | 
     | u_23_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.743 |    9.767 | 
     | u_33_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.787 |    9.811 | 
     | u_33_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.845 |    9.869 | 
     | u_43_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.888 |    9.912 | 
     | u_43_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.937 |    9.961 | 
     | out_output_reg[31]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.024 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.024 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.024 | 
     | out_output_reg[31] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.024 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin out_output_reg[56]/CP 
Endpoint:   out_output_reg[56]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.937
= Slack Time                    9.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.024 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.024 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.307 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.479 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.539 |    9.563 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.589 |    9.613 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.674 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.705 |    9.729 | 
     | u_21_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.751 |    9.775 | 
     | u_31_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.791 |    9.815 | 
     | u_31_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.043 |   0.834 |    9.857 | 
     | u_42_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.053 |   0.887 |    9.910 | 
     | u_42_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.937 |    9.961 | 
     | out_output_reg[56]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.024 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.024 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.024 | 
     | out_output_reg[56] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.024 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin out_output_reg[60]/CP 
Endpoint:   out_output_reg[60]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.937
= Slack Time                    9.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.024 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.024 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.307 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.479 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.566 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.586 |    9.610 | 
     | u_10_crossbar/U20                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.638 |    9.662 | 
     | u_20_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.686 |    9.710 | 
     | u_20_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.044 |   0.729 |    9.754 | 
     | u_31_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.770 |    9.794 | 
     | u_31_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.830 |    9.854 | 
     | u_42_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.877 |    9.902 | 
     | u_42_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.937 |    9.961 | 
     | out_output_reg[60]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.024 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.024 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.024 | 
     | out_output_reg[60] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.024 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin out_output_reg[39]/CP 
Endpoint:   out_output_reg[39]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.937
= Slack Time                    9.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.024 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.024 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.307 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.479 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.566 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.586 |    9.610 | 
     | u_10_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.639 |    9.663 | 
     | u_21_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.692 |    9.717 | 
     | u_21_crossbar/U48                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.740 |    9.764 | 
     | u_31_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.783 |    9.807 | 
     | u_31_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.052 |   0.836 |    9.860 | 
     | u_43_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.878 |    9.903 | 
     | u_43_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.937 |    9.961 | 
     | out_output_reg[39]                    | D ^          | DFQD2   | 0.000 |   0.937 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -9.024 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.024 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.024 | 
     | out_output_reg[39] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.024 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin out_output_reg[143]/CP 
Endpoint:   out_output_reg[143]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.936
= Slack Time                    9.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.024 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.024 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.308 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.479 | 
     | u_01_crossbar/U7                      | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.541 |    9.566 | 
     | u_10_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.585 |    9.609 | 
     | u_10_crossbar/U7                      | I1 v -> ZN ^ | MUX2ND0 | 0.045 |   0.630 |    9.654 | 
     | u_20_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.669 |    9.693 | 
     | u_20_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.726 |    9.750 | 
     | u_30_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.042 |   0.768 |    9.792 | 
     | u_30_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.821 |    9.845 | 
     | u_40_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.875 |    9.899 | 
     | u_40_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.936 |    9.961 | 
     | out_output_reg[143]                   | D ^          | DFQD2   | 0.000 |   0.936 |    9.961 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.024 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.024 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.024 | 
     | out_output_reg[143] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.024 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin out_output_reg[153]/CP 
Endpoint:   out_output_reg[153]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.935
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.025 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.025 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.025 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.308 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.480 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.543 |    9.568 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.588 |    9.613 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.650 |    9.675 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.696 |    9.720 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.749 |    9.773 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.795 |    9.819 | 
     | u_32_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.841 |    9.865 | 
     | u_40_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.884 |    9.909 | 
     | u_40_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.935 |    9.960 | 
     | out_output_reg[153]                   | D ^          | DFQD2   | 0.000 |   0.935 |    9.960 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.025 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.025 | 
     | out_output_reg[153] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.025 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_output_reg[127]/CP 
Endpoint:   out_output_reg[127]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.933
= Slack Time                    9.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    9.026 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.026 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.026 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.283 |   0.283 |    9.309 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.172 |   0.455 |    9.480 | 
     | u_01_crossbar/U27                     | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.545 |    9.570 | 
     | u_12_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.594 |    9.619 | 
     | u_12_crossbar/U3                      | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.640 |    9.665 | 
     | u_22_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.681 |    9.707 | 
     | u_22_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.736 |    9.761 | 
     | u_32_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.041 |   0.777 |    9.802 | 
     | u_32_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.830 |    9.855 | 
     | u_40_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.040 |   0.869 |    9.895 | 
     | u_40_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.933 |    9.959 | 
     | out_output_reg[127]                   | D ^          | DFQD2   | 0.000 |   0.933 |    9.959 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -9.026 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.026 | 
     | clk__L2_I1          | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.026 | 
     | out_output_reg[127] | CP ^       | DFQD2  | 0.000 |   0.000 |   -9.026 | 
     +------------------------------------------------------------------------+ 

