
---------- Begin Simulation Statistics ----------
final_tick                               1281337931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702396                       # Number of bytes of host memory used
host_op_rate                                    64282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22413.81                       # Real time elapsed on the host
host_tick_rate                               57167352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436604286                       # Number of instructions simulated
sim_ops                                    1440808050                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.281338                       # Number of seconds simulated
sim_ticks                                1281337931000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.320164                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177434706                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203200151                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13450694                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273026089                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21668511                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23144554                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1476043                       # Number of indirect misses.
system.cpu0.branchPred.lookups              345805322                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188255                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100296                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8777326                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546163                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35435151                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       65946364                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552051                       # Number of instructions committed
system.cpu0.commit.committedOps            1318655638                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2379501497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554173                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.302068                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1723493782     72.43%     72.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    406110886     17.07%     89.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84977346      3.57%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87919255      3.69%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24735967      1.04%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8766156      0.37%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3864239      0.16%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4198715      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35435151      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2379501497                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143499                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273923736                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171432                       # Number of loads committed
system.cpu0.commit.membars                    4203749                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203755      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064166     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271720     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184330     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318655638                       # Class of committed instruction
system.cpu0.commit.refs                     558456074                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552051                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318655638                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.941942                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.941942                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            460007499                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4725798                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176542207                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1406367197                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               943974915                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974452978                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8789946                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8177311                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6123276                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  345805322                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248807280                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1443722833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5027087                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          270                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1423756376                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26926630                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135256                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936162149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199103217                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556880                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2393348614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.595760                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874049                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1374640722     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               754976030     31.54%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156937708      6.56%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89945372      3.76%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7695338      0.32%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4839930      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  107324      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101582      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104608      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2393348614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      163318980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8901867                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336259159                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536007                       # Inst execution rate
system.cpu0.iew.exec_refs                   586985199                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 156000519                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              370131957                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431198163                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106222                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3220976                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158188469                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1384531955                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430984680                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9032820                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1370390910                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2086385                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9957257                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8789946                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14286809                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       203795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20314311                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37723                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13073                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4816272                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26026731                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4903827                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13073                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       737173                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8164694                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579046954                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1358946641                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.898090                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520036183                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531530                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1359033517                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1681386953                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876431226                       # number of integer regfile writes
system.cpu0.ipc                              0.514948                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514948                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205629      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770091294     55.83%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833199      0.86%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100426      0.15%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435606163     31.58%     88.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155586973     11.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1379423731                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3069254                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002225                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 620930     20.23%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1983373     64.62%     84.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               464949     15.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1378287307                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5155470486                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1358946594                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1450420871                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1378221839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1379423731                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310116                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       65876313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           205253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26506363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2393348614                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.576357                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803986                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1388840985     58.03%     58.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          702932034     29.37%     87.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249185903     10.41%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39601681      1.65%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7477496      0.31%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3336984      0.14%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1324641      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             419022      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             229868      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2393348614                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539540                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18554302                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1810250                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431198163                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158188469                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1905                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2556667594                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6008883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              400316107                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198451                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14896768                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956119477                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18426133                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20642                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1715145730                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1396658745                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          906041447                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                967234998                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27045504                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8789946                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60725483                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60842988                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1715145690                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162603                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5896                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31435288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5884                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3728644116                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2783077623                       # The number of ROB writes
system.cpu0.timesIdled                       29854329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1872                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.611883                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20584305                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22717004                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2773373                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30469268                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1069151                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1086300                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17149                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35053170                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48264                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1973302                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116689                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3866476                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16288041                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120052235                       # Number of instructions committed
system.cpu1.commit.committedOps             122152412                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    470161414                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259810                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.016201                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419979277     89.33%     89.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25112487      5.34%     94.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8822749      1.88%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7164154      1.52%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2002858      0.43%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       686972      0.15%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2161222      0.46%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       365219      0.08%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3866476      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    470161414                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797637                       # Number of function calls committed.
system.cpu1.commit.int_insts                116589765                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173825                       # Number of loads committed
system.cpu1.commit.membars                    4200117                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200117      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76658964     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273825     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019362      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122152412                       # Class of committed instruction
system.cpu1.commit.refs                      41293199                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120052235                       # Number of Instructions Simulated
system.cpu1.committedOps                    122152412                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.948650                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.948650                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377794365                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               878167                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19669313                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145156761                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23351071                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65163227                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1974669                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2044480                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5203291                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35053170                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21520453                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447555679                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               202337                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     150400799                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5549480                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073945                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23156171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21653456                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317272                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         473486623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.746595                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               376484720     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61509392     12.99%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19610380      4.14%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12329673      2.60%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3045350      0.64%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  442860      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63482      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           473486623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         557603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2071843                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30486812                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281482                       # Inst execution rate
system.cpu1.iew.exec_refs                    45665858                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11536129                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              315363736                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34823714                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100669                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1962246                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11924580                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138396558                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34129729                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2004139                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133435008                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1495054                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6096832                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1974669                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10154201                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       113023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1028834                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31336                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1793                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13086                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4649889                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       805206                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1793                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       534564                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1537279                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76630362                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131773414                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846623                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64876994                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.277977                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131835275                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169253255                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88728071                       # number of integer regfile writes
system.cpu1.ipc                              0.253251                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.253251                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200227      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85022322     62.78%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36694089     27.09%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9522363      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135439147                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2981707                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022015                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 638813     21.42%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1840594     61.73%     83.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               502298     16.85%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134220613                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         747537059                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131773402                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154642085                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132095586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135439147                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300972                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16244145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           190461                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6811610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    473486623                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          392037692     82.80%     82.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50221500     10.61%     93.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19151384      4.04%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5761391      1.22%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3958364      0.84%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1017531      0.21%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             823261      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             353971      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             161529      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      473486623                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285710                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13459496                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1214879                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34823714                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11924580                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       474044226                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2088625572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              341037647                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81680666                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14499884                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26980045                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4017967                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35319                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181694422                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142906408                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96359741                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65272028                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19059072                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1974669                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38197152                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14679075                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181694410                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25082                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29894880                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   604735118                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280214298                       # The number of ROB writes
system.cpu1.timesIdled                           8936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6422751                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1290857                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8598250                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5064                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1822697                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8707029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17325126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2357900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        85351                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69812871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5441093                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139625139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5526444                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5599966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3768889                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4849080                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3106343                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3106337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5599966                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26031415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26031415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    798412288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               798412288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8707143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8707143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8707143                       # Request fanout histogram
system.membus.respLayer1.occupancy        45871084940                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34404369014                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    333827333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   529036255.209532                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1230838000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1278333485000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3004446000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212167765                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212167765                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212167765                       # number of overall hits
system.cpu0.icache.overall_hits::total      212167765                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36639514                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36639514                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36639514                       # number of overall misses
system.cpu0.icache.overall_misses::total     36639514                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 481811954997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 481811954997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 481811954997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 481811954997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248807279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248807279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248807279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248807279                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147261                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147261                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147261                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147261                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13150.064026                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13150.064026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13150.064026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13150.064026                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3713                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          922                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.855263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   102.444444                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34546105                       # number of writebacks
system.cpu0.icache.writebacks::total         34546105                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2093376                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2093376                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2093376                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2093376                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34546138                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34546138                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34546138                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34546138                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 426677681000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 426677681000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 426677681000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 426677681000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138847                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138847                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138847                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138847                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12350.951675                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12350.951675                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12350.951675                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12350.951675                       # average overall mshr miss latency
system.cpu0.icache.replacements              34546105                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212167765                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212167765                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36639514                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36639514                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 481811954997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 481811954997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248807279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248807279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13150.064026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13150.064026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2093376                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2093376                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34546138                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34546138                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 426677681000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 426677681000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138847                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138847                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12350.951675                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12350.951675                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246713656                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34546105                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.141577                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532160695                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532160695                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498875917                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498875917                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498875917                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498875917                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57506468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57506468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57506468                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57506468                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1688661516516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1688661516516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1688661516516                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1688661516516                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556382385                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556382385                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556382385                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556382385                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103358                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103358                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103358                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103358                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29364.723226                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29364.723226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29364.723226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29364.723226                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11414321                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       378381                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           228503                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4186                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.952609                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.392021                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32593262                       # number of writebacks
system.cpu0.dcache.writebacks::total         32593262                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25824058                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25824058                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25824058                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25824058                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31682410                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31682410                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31682410                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31682410                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 598102477997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 598102477997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 598102477997                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 598102477997                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056944                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18878.061296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18878.061296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18878.061296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18878.061296                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32593262                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    363855241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      363855241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41346672                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41346672                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1055380681500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1055380681500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405201913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405201913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102040                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102040                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25525.166366                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25525.166366                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15714539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15714539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25632133                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25632133                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 425343740000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 425343740000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063258                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063258                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16594.160931                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16594.160931                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135020676                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135020676                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16159796                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16159796                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 633280835016                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 633280835016                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.106891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.106891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39188.665192                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39188.665192                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10109519                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10109519                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6050277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6050277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 172758737997                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 172758737997                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28553.855963                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28553.855963                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10806000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10806000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.440901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.440901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6203.214696                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6203.214696                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1728                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1728                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48107.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48107.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       740500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       740500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036960                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036960                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5178.321678                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5178.321678                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4185.314685                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4185.314685                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188581                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188581                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911715                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911715                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92262119500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92262119500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100296                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100296                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434089                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434089                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101196.228536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101196.228536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911715                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911715                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91350404500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91350404500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434089                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434089                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100196.228536                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100196.228536                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          532663969                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32593892                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.342448                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149574926                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149574926                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34440796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29633215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              587358                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64666799                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34440796                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29633215                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5430                       # number of overall hits
system.l2.overall_hits::.cpu1.data             587358                       # number of overall hits
system.l2.overall_hits::total                64666799                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2959491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2073972                       # number of demand (read+write) misses
system.l2.demand_misses::total                5143203                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105338                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2959491                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4402                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2073972                       # number of overall misses
system.l2.overall_misses::total               5143203                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9223000499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 313290900585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    401353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224879601624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     547794855708                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9223000499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 313290900585                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    401353000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224879601624                       # number of overall miss cycles
system.l2.overall_miss_latency::total    547794855708                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34546134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32592706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2661330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69810002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34546134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32592706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2661330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69810002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.447722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.779299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073674                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.447722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.779299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073674                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87556.252245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105859.724049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91175.147660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108429.429917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106508.503691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87556.252245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105859.724049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91175.147660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108429.429917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106508.503691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             234070                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3770                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.087533                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2716229                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3768889                       # number of writebacks
system.l2.writebacks::total                   3768889                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          82226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27753                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              110034                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         82226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27753                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             110034                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2877265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2046219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5033169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2877265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2046219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3728239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8761408                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8167512501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 278490654652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    356451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 202138888679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 489153506832                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8167512501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 278490654652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    356451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 202138888679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 358195937082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 847349443914                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.445688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.445688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125504                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77562.011538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96790.060927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81344.363304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98786.536866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97185.988953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77562.011538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96790.060927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81344.363304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98786.536866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96076.441742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96713.843701                       # average overall mshr miss latency
system.l2.replacements                       14054990                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8988103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8988103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8988103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8988103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60565941                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60565941                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60565941                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60565941                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3728239                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3728239                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 358195937082                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 358195937082                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96076.441742                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96076.441742                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       274500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       333500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.722222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.594203                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10557.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3933.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8134.146341                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       293000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       817000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.722222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.594203                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19533.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19926.829268                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.684211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       268000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       388500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.684211                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.760000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20615.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20447.368421                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5126386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           260746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5387132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1848209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1332164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3180373                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 195018425771                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144449376809                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  339467802580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6974595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8567505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.264992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.836308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105517.517646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108432.127583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106738.361375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54985                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20239                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            75224                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1793224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1311925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3105149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172628892813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 129616438343                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302245331156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.257108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.362433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96267.333480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98798.664819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97336.820602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34440796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34446226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9223000499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    401353000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9624353499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34546134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34555966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.447722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87556.252245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91175.147660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87701.416976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       109685                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8167512501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    356451000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8523963501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.445688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77562.011538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81344.363304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77713.119396                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24506829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       326612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24833441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1111282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       741808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1853090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 118272474814                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80430224815                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 198702699629                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25618111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1068420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26686531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.694304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106428.858574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108424.585358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107227.765316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27241                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        34755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1084041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       734294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1818335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 105861761839                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72522450336                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 178384212175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.042315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.687271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97654.758297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98764.868480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98103.051514                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          101                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           72                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               173                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          189                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          101                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1054994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1963994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3018988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          290                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           463                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.651724                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.583815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.626350                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5581.978836                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19445.485149                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10410.303448                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          242                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3358480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1722727                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5081207                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.562069                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.456647                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.522678                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20604.171779                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21806.670886                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20996.723140                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   142927210                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14055209                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.168985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.767764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.917548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.125258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.935921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.242377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.285037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1128972097                       # Number of tag accesses
system.l2.tags.data_accesses               1128972097                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6739328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     184209088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        280448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130979840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    234994688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          557203392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6739328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       280448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7019776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241208896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241208896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2878267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2046560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3671792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8706303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3768889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3768889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5259602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        143763080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           218871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102221152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    183397902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             434860608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5259602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       218871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5478474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188247682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188247682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188247682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5259602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       143763080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          218871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102221152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    183397902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            623108291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3717361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2809171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2040167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3671527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006315576750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16950046                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3500942                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8706303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3768889                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8706303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3768889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  75755                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51528                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            472484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            470788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            517283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1356608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            497035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            515184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            471595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            463053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            541598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            466347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           480497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           472278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           493887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           464860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           464495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           482556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            250491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232789                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 359706054316                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43152740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            521528829316                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41678.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60428.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5172599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1716166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8706303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3768889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2833100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1748712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  698134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  549667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  448892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  378001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  330030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  290912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  249824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  215351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 210145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 266406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 132523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  94426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  71543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  36789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  19182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 157718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 201511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 227164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 235438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 232729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 236276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5459106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.760652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.637560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.515213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4063489     74.44%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       818648     15.00%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91127      1.67%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65976      1.21%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64625      1.18%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58408      1.07%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46890      0.86%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34096      0.62%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       215847      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5459106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.903049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.362471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    325.683904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227687    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227692                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.906559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195686     85.94%     85.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4707      2.07%     88.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18102      7.95%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5978      2.63%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1950      0.86%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              682      0.30%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              310      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              131      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               56      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227692                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              552355072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4848320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237909056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               557203392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241208896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       431.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    434.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1281337836000                       # Total gap between requests
system.mem_ctrls.avgGap                     102710.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6739264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    179786944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       280448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130570688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    234977728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237909056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5259552.407646629028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 140311887.793478578329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 218871.222973262629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101901836.229961737990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 183384665.602317214012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185672374.355083405972                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2878267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2046560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3671792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3768889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3796316124                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 159329381366                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    172389338                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116985317947                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 241245424541                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30832693064275                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36051.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55356.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39340.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57161.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65702.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8180844.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19232753820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10222443495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27606938520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9798263640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101147616960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     265047242340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     268836087840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       701891346615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.780043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 695405783275                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42786640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 543145507725                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19745305860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10494863775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34015174200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9606193740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101147616960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     387881254530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     165396919680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       728287328745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.380371                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 425042364599                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42786640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 813508926401                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11730008926.966291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59709768611.163261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 496522030500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   237367136500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1043970794500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21509471                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21509471                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21509471                       # number of overall hits
system.cpu1.icache.overall_hits::total       21509471                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10982                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10982                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10982                       # number of overall misses
system.cpu1.icache.overall_misses::total        10982                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    546477999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    546477999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    546477999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    546477999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21520453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21520453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21520453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21520453                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000510                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000510                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49761.245584                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49761.245584                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49761.245584                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49761.245584                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9800                       # number of writebacks
system.cpu1.icache.writebacks::total             9800                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1150                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1150                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1150                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1150                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9832                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9832                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9832                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9832                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    476946000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    476946000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    476946000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    476946000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48509.560618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48509.560618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48509.560618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48509.560618                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9800                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21509471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21509471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    546477999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    546477999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21520453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21520453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49761.245584                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49761.245584                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1150                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1150                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9832                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9832                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    476946000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    476946000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48509.560618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48509.560618                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991353                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21325731                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9800                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2176.095000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345083000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991353                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43050738                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43050738                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32116697                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32116697                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32116697                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32116697                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9565414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9565414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9565414                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9565414                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 802927569745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 802927569745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 802927569745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 802927569745                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41682111                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41682111                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41682111                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41682111                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.229485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.229485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.229485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.229485                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83940.702383                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83940.702383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83940.702383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83940.702383                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7468954                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       289282                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           119246                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3914                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.634839                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.909555                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2661226                       # number of writebacks
system.cpu1.dcache.writebacks::total          2661226                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7676319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7676319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7676319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7676319                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1889095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1889095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1889095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1889095                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162014467142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162014467142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162014467142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162014467142                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045321                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045321                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85763.006700                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85763.006700                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85763.006700                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85763.006700                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2661226                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27109966                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27109966                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5553221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5553221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 454334541000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 454334541000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32663187                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32663187                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170015                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170015                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81814.597510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81814.597510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4484562                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4484562                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1068659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1068659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86235094000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86235094000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032718                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032718                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80694.678097                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80694.678097                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5006731                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5006731                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4012193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4012193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 348593028745                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 348593028745                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.444864                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.444864                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86883.414817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86883.414817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3191757                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3191757                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       820436                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       820436                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75779373142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75779373142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090968                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090968                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92364.758667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92364.758667                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334034                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334034                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38918.238994                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38918.238994                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66680.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66680.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       915000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       915000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265625                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265625                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7689.075630                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7689.075630                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       796000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       796000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265625                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265625                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6689.075630                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6689.075630                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75308902000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75308902000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368169                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368169                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97404.788697                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97404.788697                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74535748000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74535748000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368169                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368169                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96404.788697                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96404.788697                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.732084                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36103461                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2662125                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.561895                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345094500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.732084                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90228224                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90228224                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1281337931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61243247                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12756992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60822290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10286101                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6769282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             360                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            621                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8568336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8568336                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34555970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26687278                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          463                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          463                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103638376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97780584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7985196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209433620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4421903232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171901952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1256448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340643584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8935705216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20826382                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241310208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90637995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.286520                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82752286     91.30%     91.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7800350      8.61%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  85352      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90637995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139623969477                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48894358321                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51861808124                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3994869133                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14767461                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3228896879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704248                       # Number of bytes of host memory used
host_op_rate                                    70575                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38717.73                       # Real time elapsed on the host
host_tick_rate                               50301480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728285971                       # Number of instructions simulated
sim_ops                                    2732492114                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.947559                       # Number of seconds simulated
sim_ticks                                1947558948000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.551382                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              333143225                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338040135                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28920331                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        455155472                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             24772                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         112533                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87761                       # Number of indirect misses.
system.cpu0.branchPred.lookups              474800090                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1863                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1265                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28917649                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198881786                       # Number of branches committed
system.cpu0.commit.bw_lim_events             43801426                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      718945289                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842733793                       # Number of instructions committed
system.cpu0.commit.committedOps             842734772                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3697108194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.227944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.123611                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3460446924     93.60%     93.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     74687349      2.02%     95.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65133211      1.76%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14560875      0.39%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4632499      0.13%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5255058      0.14%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1254282      0.03%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27336570      0.74%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     43801426      1.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3697108194                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15258                       # Number of function calls committed.
system.cpu0.commit.int_insts                829099045                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586913                       # Number of loads committed
system.cpu0.commit.membars                       1513                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1564      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836583     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230588122     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9306623      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842734772                       # Class of committed instruction
system.cpu0.commit.refs                     239894839                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842733793                       # Number of Instructions Simulated
system.cpu0.committedOps                    842734772                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.523450                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.523450                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2751457961                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           274245343                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1712241828                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               258185887                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                712610333                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28918941                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5895                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58841157                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  474800090                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                364744216                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3405822680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9405841                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2041434474                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57843246                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124552                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         375269936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         333167997                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.535519                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3810014279                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.535808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2483187719     65.18%     65.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               829882213     21.78%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               363079491      9.53%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75365263      1.98%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45781736      1.20%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  138905      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12576400      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     532      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2020      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3810014279                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        2049843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31513866                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               271263594                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.401421                       # Inst execution rate
system.cpu0.iew.exec_refs                   656691173                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10537241                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              971879190                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            421215014                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3233                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22171963                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19290509                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1553915576                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            646153932                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28072111                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1530243027                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5943276                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1104991995                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28918941                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1115600210                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34975765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          154565                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2849                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          932                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    190628101                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9982583                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           932                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12537330                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      18976536                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                962022514                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1168534118                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738999                       # average fanout of values written-back
system.cpu0.iew.wb_producers                710934107                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.306536                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1174977881                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1915564005                       # number of integer regfile reads
system.cpu0.int_regfile_writes              893186987                       # number of integer regfile writes
system.cpu0.ipc                              0.221070                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.221070                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2014      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            884147059     56.74%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10899      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  401      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           662523591     42.52%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11630853      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1558315137                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               349                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   66557391                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042711                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4595040      6.90%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61959816     93.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2535      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1624870194                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7007142050                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1168533799                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2265096902                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1553910697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1558315137                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4879                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      711180807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13940745                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           400                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    527967186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3810014279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.409005                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.041430                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3050098546     80.05%     80.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          387365890     10.17%     90.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          178358420      4.68%     94.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           58706471      1.54%     96.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75356068      1.98%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37624315      0.99%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12947195      0.34%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5575015      0.15%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3982359      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3810014279                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.408785                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37671496                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8929451                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           421215014                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19290509                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    774                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3812064122                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    83053775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2206698068                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634553986                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              69087158                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               297179883                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             501577613                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6503325                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2214095686                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1640974766                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1243002837                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                716366758                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9137288                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28918941                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            560723501                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               608448859                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              324                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2214095362                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        127128                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1953                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                295054615                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1922                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5214981512                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3236450933                       # The number of ROB writes
system.cpu0.timesIdled                          23581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  450                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.916929                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              154239769                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           154368004                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16000034                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        206329616                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28441                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          70758                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42317                       # Number of indirect misses.
system.cpu1.branchPred.lookups              225970036                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          590                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           828                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15999361                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108385379                       # Number of branches committed
system.cpu1.commit.bw_lim_events             30960965                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      321285168                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448947892                       # Number of instructions committed
system.cpu1.commit.committedOps             448949292                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1433922554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.313092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.321186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1307543772     91.19%     91.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     44466057      3.10%     94.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     29263685      2.04%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9247365      0.64%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2331751      0.16%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4476685      0.31%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       610297      0.04%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5021977      0.35%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     30960965      2.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1433922554                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7498                       # Number of function calls committed.
system.cpu1.commit.int_insts                435315273                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109600590                       # Number of loads committed
system.cpu1.commit.membars                       2034                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2034      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331604990     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109601418     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7740418      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448949292                       # Class of committed instruction
system.cpu1.commit.refs                     117341836                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448947892                       # Number of Instructions Simulated
system.cpu1.committedOps                    448949292                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.311521                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.311521                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            915792204                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  702                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           130633523                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             849102377                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               145807247                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                386174137                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16002358                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1389                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22568583                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  225970036                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                175096088                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1290361593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6177597                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     980549004                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32006062                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151994                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         179979905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         154268210                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.659547                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1486344529                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.659709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.997004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               880985180     59.27%     59.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               356936495     24.01%     83.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               162235347     10.92%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65207387      4.39%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11104551      0.75%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  148171      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9726445      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     823      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1486344529                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         356054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17606836                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               145264252                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.448510                       # Inst execution rate
system.cpu1.iew.exec_refs                   193639940                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8759184                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              452174726                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            192129350                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3101                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15522494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13724492                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          767112591                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            184880756                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16537170                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            666800422                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2610264                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            222109883                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16002358                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            226974925                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4285100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           85010                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5299                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2661                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82528760                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5983246                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2661                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7876614                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9730222                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                462164837                       # num instructions consuming a value
system.cpu1.iew.wb_count                    615961222                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780457                       # average fanout of values written-back
system.cpu1.iew.wb_producers                360699743                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.414314                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     619975666                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               869940884                       # number of integer regfile reads
system.cpu1.int_regfile_writes              465961774                       # number of integer regfile writes
system.cpu1.ipc                              0.301976                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.301976                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2394      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            479771289     70.21%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4948      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           194626312     28.48%     98.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8932361      1.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             683337592                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8439736                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012351                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2325135     27.55%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6114209     72.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  392      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             691774934                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2864057204                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    615961222                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1085278533                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 767107208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                683337592                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5383                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      318163299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2597755                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           719                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    201155481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1486344529                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.459744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.017396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1116664656     75.13%     75.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          194469415     13.08%     88.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          109569987      7.37%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27102040      1.82%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20692914      1.39%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8213947      0.55%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5111006      0.34%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2249856      0.15%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2270708      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1486344529                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.459634                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         19920647                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6911778                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           192129350                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13724492                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    360                       # number of misc regfile reads
system.cpu1.numCycles                      1486700583                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2408300472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              730988308                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332826796                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27400673                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162763437                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             155454280                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2814784                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1093977266                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             815357451                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          614218748                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                385115540                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9175267                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16002358                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            191355568                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               281391952                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1093977266                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        119318                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3064                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90298462                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3054                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2173195126                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1592950564                       # The number of ROB writes
system.cpu1.timesIdled                           4365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         48328306                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4553349                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            54936903                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5234                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10726618                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     94882963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     188981932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1214772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       683719                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67974875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     46611034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135943353                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       47294753                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           94452487                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5020111                       # Transaction distribution
system.membus.trans_dist::CleanEvict         89079417                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1644                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            804                       # Transaction distribution
system.membus.trans_dist::ReadExReq            427468                       # Transaction distribution
system.membus.trans_dist::ReadExResp           427465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      94452488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    283861884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              283861884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6393604032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6393604032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2099                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          94882404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                94882404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            94882404                       # Request fanout histogram
system.membus.respLayer1.occupancy       503726430561                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        231537455834                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 80                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1038172687.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1280806415.402050                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2618404000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1906032040500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  41526907500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    364720521                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       364720521                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    364720521                       # number of overall hits
system.cpu0.icache.overall_hits::total      364720521                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23695                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23695                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23695                       # number of overall misses
system.cpu0.icache.overall_misses::total        23695                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1676860000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1676860000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1676860000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1676860000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    364744216                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    364744216                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    364744216                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    364744216                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70768.516565                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70768.516565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70768.516565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70768.516565                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1265                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.620690                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21358                       # number of writebacks
system.cpu0.icache.writebacks::total            21358                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2336                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2336                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2336                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2336                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21359                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21359                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21359                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21359                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1514525000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1514525000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1514525000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1514525000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70908.048130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70908.048130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70908.048130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70908.048130                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21358                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    364720521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      364720521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23695                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23695                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1676860000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1676860000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    364744216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    364744216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70768.516565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70768.516565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2336                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2336                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21359                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21359                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1514525000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1514525000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70908.048130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70908.048130                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          364742125                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21390                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17051.992754                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        729509790                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       729509790                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    224234622                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       224234622                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    224234622                       # number of overall hits
system.cpu0.dcache.overall_hits::total      224234622                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    102327632                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     102327632                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    102327632                       # number of overall misses
system.cpu0.dcache.overall_misses::total    102327632                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8713009556993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8713009556993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8713009556993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8713009556993                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    326562254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    326562254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    326562254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    326562254                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.313348                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.313348                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.313348                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.313348                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85148.159756                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85148.159756                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85148.159756                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85148.159756                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1930904175                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1592026                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35886018                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          20042                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.806588                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.434488                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53472650                       # number of writebacks
system.cpu0.dcache.writebacks::total         53472650                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     48852392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     48852392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     48852392                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     48852392                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53475240                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53475240                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53475240                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53475240                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5373924568759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5373924568759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5373924568759                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5373924568759                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.163752                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.163752                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.163752                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.163752                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100493.697060                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100493.697060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100493.697060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100493.697060                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53472648                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    218227295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      218227295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     99029498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     99029498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8457971300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8457971300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317256793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317256793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.312143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.312143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85408.605227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85408.605227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     45790090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     45790090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53239408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53239408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5351382902500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5351382902500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.167812                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.167812                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100515.447176                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100515.447176                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6007327                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6007327                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3298134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3298134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 255038256493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 255038256493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9305461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9305461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.354430                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.354430                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77328.045644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77328.045644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3062302                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3062302                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       235832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       235832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22541666259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22541666259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95583.577542                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95583.577542                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8828000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8828000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.159582                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159582                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38550.218341                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38550.218341                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          202                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          202                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018815                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018815                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          777                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          777                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          417                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          417                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1851000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1851000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1194                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1194                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.349246                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.349246                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4438.848921                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4438.848921                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          417                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          417                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1434000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1434000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.349246                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.349246                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3438.848921                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3438.848921                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          204                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          204                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       855000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       855000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1265                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1265                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.161265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.161265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4191.176471                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4191.176471                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          196                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          196                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       651000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       651000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.154941                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.154941                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3321.428571                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3321.428571                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999544                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          277715965                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53473982                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.193478                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999544                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        706606246                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       706606246                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                3405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4560444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1691462                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6256766                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               3405                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4560444                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1455                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1691462                       # number of overall hits
system.l2.overall_hits::total                 6256766                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             17954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48911192                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12761314                       # number of demand (read+write) misses
system.l2.demand_misses::total               61694010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            17954                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48911192                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3550                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12761314                       # number of overall misses
system.l2.overall_misses::total              61694010                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1442539499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5220094080697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    311680499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1364729963144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6586578263839                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1442539499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5220094080697                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    311680499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1364729963144                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6586578263839                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53471636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14452776                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67950776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53471636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14452776                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67950776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.840582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.914713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.709291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882966                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.840582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.914713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.709291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882966                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80346.413000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106725.963266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87797.323662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106942.746111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106762.038387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80346.413000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106725.963266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87797.323662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106942.746111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106762.038387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5578848                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    163691                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.081581                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  31021349                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5020111                       # number of writebacks
system.l2.writebacks::total                   5020111                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140465                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         127475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              268030                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140465                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        127475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             268030                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        17896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48770727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12633839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61425980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        17896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48770727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12633839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     33505524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         94931504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1260868499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4723532135721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    274949999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1229922429643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5954990383862                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1260868499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4723532135721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    274949999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1229922429643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3456079021352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9411069405214                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.837867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.912086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.702897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.874146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.903978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.837867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.912086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.702897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.874146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.397063                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70455.325156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96851.788486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78155.201535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97351.440812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96945.793683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70455.325156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96851.788486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78155.201535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97351.440812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 103149.529055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99135.366118                       # average overall mshr miss latency
system.l2.replacements                      141337868                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5162632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5162632                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5162632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5162632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61581100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61581100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61581100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61581100                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     33505524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       33505524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3456079021352                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3456079021352                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 103149.529055                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 103149.529055                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  634                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           243                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                308                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6705500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1776500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          727                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.334250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.302326                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.326964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27594.650206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 27330.769231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27538.961039                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          243                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           307                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4910000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1431500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6341500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.334250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.297674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20205.761317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22367.187500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20656.351792                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.951220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       773500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       871000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.951220                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19795.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         216011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         212213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              428224                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  21826843500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21584490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43411333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       234591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            450427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.920798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.983214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101045.055576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101711.440864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101375.293071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          365                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              759                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       215646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       211819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         427465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19654694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19447897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39102591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.919242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.981389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91143.327490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91813.751363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91475.538348                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          3405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        17954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1442539499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    311680499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1754219998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.840582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.709291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80346.413000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87797.323662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81576.450800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        17896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1260868499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    274949999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1535818498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.837867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.702897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.812244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70455.325156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78155.201535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71720.299710                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4541864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1687839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6229703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48695181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12549101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61244282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5198267237197                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1343145473144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6541412710341                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53237045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14236940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67473985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.914686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.881447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106751.163677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107031.210693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106808.545985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       140100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       127081                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       267181                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48555081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12422020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     60977101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4703877441721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1210474532643                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5914351974364                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.912054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.872520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.903713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96877.141276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97445.868920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96993.000280                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   167881523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 141337932                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.187802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.817233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.015853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.634676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.904412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.624993                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.309644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.369292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.092256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1218902324                       # Number of tag accesses
system.l2.tags.data_accesses               1218902324                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1145344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3121356608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     808589760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2141000064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6072316928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1145344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       225152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1370496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321287104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321287104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          17896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48771197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12634215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     33453126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            94879952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5020111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5020111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           588092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1602701993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           115607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        415181148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1099324909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3117911750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       588092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       115607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           703699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164969129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164969129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164969129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          588092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1602701993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          115607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       415181148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1099324909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3282880879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5015757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     17897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48732944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12617449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  33443976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.088095167250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       308517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       308517                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           144355651                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4722112                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    94879953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5020111                       # Number of write requests accepted
system.mem_ctrls.readBursts                  94879953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5020111                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4354                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5717598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5747690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5481204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5632397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6944964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6727270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5883599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5675639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6248691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5630336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5962306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5880394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5794406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5835485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5760711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5893094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            293940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            307959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            310905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322472                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4013834946858                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               474078920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5791630896858                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42332.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61082.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46556321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2237886                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              94879953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5020111                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13999292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16412715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13946225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10170813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6265970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4957143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3891444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3318431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3042717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2874979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2826610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4303957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2569338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1866974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1567599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1273687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 942148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 511464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  64510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 160077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 236734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 282213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 339403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 338662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 341318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 336929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 315668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51037348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.187128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.600024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.325339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     38737488     75.90%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8286829     16.24%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       853220      1.67%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       431170      0.84%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       402495      0.79%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       405762      0.80%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       392467      0.77%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       387996      0.76%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1139921      2.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51037348                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       308517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     307.328565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.710334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13606.205949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       308392     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           82      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.37626e+06           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        308517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       308517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.785446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           272275     88.25%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7682      2.49%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18572      6.02%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6915      2.24%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2068      0.67%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              660      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              225      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               54      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        308517                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6068210176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4106816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321009280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6072316992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321287104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3115.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3117.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1947559019500                       # Total gap between requests
system.mem_ctrls.avgGap                      19495.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1145408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3118908416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       225152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    807516736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2140414464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321009280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 588124.945422704564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1601444936.597626447678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 115607.283790415982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 414630189.668590188026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1099024225.273411273956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164826476.923665374517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        17897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48771197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12634215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     33453126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5020111                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    519841779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2695835811172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    128635042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 705740471079                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2389406137786                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49398173220496                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29046.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55275.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36564.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55859.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71425.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9840055.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         183281115360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          97416226875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        335618720220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13285155780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     153738673920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     879954540150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6848286720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1670142719025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        857.556954                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10327857660                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65033280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1872197810340                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         181125542220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          96270508785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        341365970400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12897163620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153738673920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     880746711330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6181195200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1672325765475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        858.677868                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8592410822                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65033280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1873933257178                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4152444144.827586                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8378404493.663785                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30054255500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   743350146000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1204208802000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    175090714                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       175090714                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    175090714                       # number of overall hits
system.cpu1.icache.overall_hits::total      175090714                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5374                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5374                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5374                       # number of overall misses
system.cpu1.icache.overall_misses::total         5374                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    362593500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    362593500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    362593500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    362593500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    175096088                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    175096088                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    175096088                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    175096088                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67471.808709                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67471.808709                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67471.808709                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67471.808709                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          172                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5005                       # number of writebacks
system.cpu1.icache.writebacks::total             5005                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          369                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5005                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5005                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5005                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5005                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    336636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    336636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    336636000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    336636000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67259.940060                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67259.940060                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67259.940060                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67259.940060                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5005                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    175090714                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      175090714                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5374                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5374                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    362593500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    362593500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    175096088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    175096088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67471.808709                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67471.808709                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5005                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5005                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    336636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    336636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67259.940060                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67259.940060                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          175289291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5037                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34800.335716                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        350197181                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       350197181                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    111971533                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       111971533                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    111971533                       # number of overall hits
system.cpu1.dcache.overall_hits::total      111971533                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     47269768                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      47269768                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     47269768                       # number of overall misses
system.cpu1.dcache.overall_misses::total     47269768                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3632965636428                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3632965636428                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3632965636428                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3632965636428                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    159241301                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    159241301                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    159241301                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    159241301                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.296844                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.296844                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.296844                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.296844                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76856.007341                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76856.007341                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76856.007341                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76856.007341                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    284394927                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2677364                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4516368                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          33850                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.969830                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.094948                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14453436                       # number of writebacks
system.cpu1.dcache.writebacks::total         14453436                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     32813725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     32813725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     32813725                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     32813725                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14456043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14456043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14456043                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14456043                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1409233578432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1409233578432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1409233578432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1409233578432                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.090781                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.090781                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.090781                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.090781                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97484.047220                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97484.047220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97484.047220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97484.047220                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14453436                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    107502435                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      107502435                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     43999890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     43999890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3378528804000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3378528804000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    151502325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    151502325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.290424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.290424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76784.937508                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76784.937508                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     29760086                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     29760086                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14239804                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14239804                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1387256281500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1387256281500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.093991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.093991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97421.023597                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97421.023597                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4469098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4469098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3269878                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3269878                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 254436832428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 254436832428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7738976                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7738976                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.422521                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.422521                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77812.331967                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77812.331967                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3053639                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3053639                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21977296932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21977296932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027942                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027942                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101634.288597                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101634.288597                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          281                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          281                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21347500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21347500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.182113                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.182113                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 75969.750890                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 75969.750890                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097861                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097861                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76264.900662                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76264.900662                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1042                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1042                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          393                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          393                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2702500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2702500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273868                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273868                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6876.590331                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6876.590331                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          393                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          393                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2309500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2309500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.273868                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.273868                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5876.590331                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5876.590331                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          535                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            535                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          293                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          293                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1495500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1495500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          828                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          828                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.353865                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.353865                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5104.095563                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5104.095563                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          293                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          293                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1202500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1202500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.353865                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.353865                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4104.095563                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4104.095563                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818730                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          126434664                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14455763                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.746316                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818730                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        332945948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       332945948                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1947558948000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67505306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10182743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62789817                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       136317757                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         61701983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2278                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           810                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           450743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          450743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26364                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67478943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160420913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43363351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203863354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2733824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6844434304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       640640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1849997568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8697806336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       203047221                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321624640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        271011518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181526                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              222499512     82.10%     82.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1               47828287     17.65%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 683719      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          271011518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135939672843                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80223152945                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32078916                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21689690950                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7527460                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
