h37639
s 00005/00004/00203
d D 7.3 91/05/09 20:18:11 bostic 9 8
c new copyright; att/bsd/shared
e
s 00013/00013/00194
d D 7.2 87/12/22 12:58:45 bostic 8 7
c make ANSI C compatible
e
s 00001/00001/00206
d D 7.1 86/06/05 01:14:16 mckusick 7 6
c 4.3BSD release version
e
s 00007/00001/00200
d D 6.2 85/06/08 14:18:54 mckusick 6 5
c Add copyright
e
s 00000/00000/00201
d D 6.1 83/08/13 12:40:09 sam 5 4
c 4.2 distribution
e
s 00001/00000/00200
d D 4.3 83/08/13 12:38:29 sam 4 2
c update from reeves; tested with 4.2
e
s 00000/00000/00200
d R 6.1 83/07/29 07:28:21 sam 3 2
c 4.2 distribution
e
s 00012/00013/00188
d D 4.2 82/08/01 19:20:29 sam 2 1
c new ioctl's
e
s 00201/00000/00000
d D 4.1 82/06/26 14:05:01 sam 1 0
c date and time created 82/06/26 14:05:01 by sam
e
u
U
t
T
I 1
D 6
/*	%M%	%I%	%E%	*/
E 6
I 6
D 9
/*
D 7
 * Copyright (c) 1982 Regents of the University of California.
E 7
I 7
 * Copyright (c) 1982, 1986 Regents of the University of California.
E 7
 * All rights reserved.  The Berkeley software License Agreement
 * specifies the terms and conditions for redistribution.
E 9
I 9
/*-
 * Copyright (c) 1982, 1986 The Regents of the University of California.
 * All rights reserved.
 *
 * %sccs.include.redist.c%
E 9
 *
 *	%W% (Berkeley) %G%
 */
E 6


/*
 *	The Real Nitty Gritty Device Registers
 */

struct psdevice {
	short int ps_data;		/* data register */
	short int ps_addr;		/* address register */
	short int ps_wcount;		/* word count register */
	short int ps_busaddr;		/* unibus address register */
	short int ps_iostat;		/* io status register */
};

/*
 *	Possible ioctl's
 */
D 2

#define PSAUTOREFRESH			(0)
#define PSSINGLEREFRESH			(1)
#define PSAUTOMAP			(2)
#define PSSINGLEMAP			(3)
#define PSDOUBLEBUFFER			(4)
#define PSSINGLEBUFFER			(5)
#define PSWAITREFRESH			(6)
#define PSWAITMAP			(7)
#define PSWAITHIT			(8)
#define PSSTOPREFRESH			(9)
#define PSSTOPMAP			(10)
#define PSGETADDR			(11)
E 2
I 2
D 8
#define PSIOAUTOREFRESH		_IO(p, 0)	/* auto refresh */
#define PSIOSINGLEREFRESH	_IO(p, 1)	/* single refresh */
#define PSIOAUTOMAP		_IO(p, 2)	/* auto map */
#define PSIOSINGLEMAP		_IO(p, 3)	/* single map */
#define PSIODOUBLEBUFFER	_IO(p, 4)	/* double buffer */
#define PSIOSINGLEBUFFER	_IO(p, 5)	/* single buffer */
#define PSIOWAITREFRESH		_IO(p, 6)	/* await refresh */
#define PSIOWAITMAP		_IO(p, 7)	/* await map */
#define PSIOWAITHIT		_IO(p, 8)	/* await hit */
#define PSIOSTOPREFRESH		_IO(p, 9)	/* stop refresh */
#define PSIOSTOPMAP		_IO(p,10)	/* stop map */
#define PSIOGETADDR		_IOR(p,11, int)	/* get Unibus address */
I 4
#define PSIOTIMEREFRESH		_IO(p,12)	/* time refresh */
E 8
I 8
#define PSIOAUTOREFRESH		_IO('p', 0)		/* auto refresh */
#define PSIOSINGLEREFRESH	_IO('p', 1)		/* single refresh */
#define PSIOAUTOMAP		_IO('p', 2)		/* auto map */
#define PSIOSINGLEMAP		_IO('p', 3)		/* single map */
#define PSIODOUBLEBUFFER	_IO('p', 4)		/* double buffer */
#define PSIOSINGLEBUFFER	_IO('p', 5)		/* single buffer */
#define PSIOWAITREFRESH		_IO('p', 6)		/* await refresh */
#define PSIOWAITMAP		_IO('p', 7)		/* await map */
#define PSIOWAITHIT		_IO('p', 8)		/* await hit */
#define PSIOSTOPREFRESH		_IO('p', 9)		/* stop refresh */
#define PSIOSTOPMAP		_IO('p',10)		/* stop map */
#define PSIOGETADDR		_IOR('p',11, int)	/* get Unibus address */
#define PSIOTIMEREFRESH		_IO('p',12)		/* time refresh */
E 8
E 4
E 2

/*
 *	Picture system io status register bits
 */

#define DIOREADY	0100000
#define PSAHOLD		040000
#define PSRESET		020000
#define DIORESET	010000
#define DMARESET	04000
#define PSIE		0400
#define DMAREADY	0200
#define DMAIE		0100
#define PASSIVE		010
#define DMAIN		04
#define NEXEM		02
#define GO		01

/*
 *	Picture system memory mapping control registers: SCB 0177400-0177410
 */

#define EXMMR_DMA	0177400
#define EXMMR_DIO	0177404
#define EXMMR_RC	0177405
#define EXMMR_MAPOUT	0177406
#define EXMMR_MAPIN	0177407
#define EXMSR		0177410

/*
 *	Extended memory status register bits
 */

#define DBERROR		0100000
#define SBERROR		040000
#define MEMREADY	0200
#define DBIE		0100
#define MMENBL		02
#define INITMEM		01

/*
 *	Size of extended memory
 */

#define NEXMPAGES	(256*2)
#define WORDSPERPAGE	(256)

/*
 *	MAP picture processor registers: SCB 0177750-0177753
 */

#define MAOL		0177750
#define MAOA		0177751
#define MAIA		0177752
#define MASR		0177753
#define MAMSR		0177754

/*
 *	MAP status register bits
 */

#define PPDONE		0100000
#define FIFOFULL	040000
#define FIFOEMPTY	020000
#define HIT		010000
#define IB		04000
#define TAKE		02000
#define MMODE		01400
#define MOSTOPPED	0200
#define IOUT		0100
#define MAO		040
#define MAI		020
#define HIT_HOLD	010
#define RSR_HOLD	04
#define VEC_HOLD	02
#define MAP_RESET	01

/*
 *	Refresh controller registers: SCB 0177730-0177737
 */

#define RFCSN		0177730
#define RFSN		0177731
#define RFAWA		0177732
#define RFAWL		0177733
#define RFAIA		0177734
#define RFASA		0177735
#define RFAIL		0177736
#define RFSR		0177737

/*
 *	Refresh controller status register bits
 */

#define RFSTOPPED	0100000
#define RFHOLD		040000
#define RFSTART		020000
#define AUTOREF		010000
#define RFBLANK		04000
#define RIGHT		02000
#define LGFIFO_FULL	01000
#define NOT_EXEC	0200
#define SKIPSEG		0100
#define WRITEBACK	040
#define SEARCH		020
#define MATCH_HOLD	010
#define MATCH_DEC	04
#define SEARCH_MODE	03

/*
 *	Interrupt control
 */

#define RTCREQ		0177760
#define RTCIE		0177761
#define SYSREQ		0177762
#define SYSIE		0177763
#define DEVREQ		0177764
#define DEVIE		0177765

/*
 *	System interrupt request bits
 */

#define LPEN_REQ	0200
#define MATCH_REQ	0100
#define WBSTOP_REQ	040
#define RFSTOP_REQ	020
#define MOSTOP_REQ	010
#define JUMP_REQ	04
#define HIT_REQ		02
#define HALT_REQ	01

/*
 *	Real-Time Clock registers
 */

#define RTCCNT		0177744
#define RTCSR		0177745

/*
 *	Real-Time Clock status register bits
 */

#define HZ120		040
#define EXT		020
#define SYNC		010
#define EXTSEL2		04
#define EXTSEL1		02
#define RUN		01

/*
 *	Control dials a/d registers
 */

#define ADDR0		0177500
#define ADDR1		0177501
#define ADDR2		0177502
#define ADDR3		0177503
#define ADDR4		0177504
#define ADDR5		0177505
#define ADDR6		0177506
#define ADDR7		0177507

/*
 *	Function switches and lights
 */

#define FSWR		0177626
#define FSLR		0177627
E 1
