Vivado Simulator 2019.2
Time resolution is 1 ps
5 xxxxxxxx x xxxxxxxx => xxxxxxxx x
10 1 0 11 => xxxxxxxx x
15 1 0 11 => 1 0
20 1 1 11 => 1 0
25 1 1 11 => 12 0
30 1 2 11 => 12 0
35 1 2 11 => fffffff0 0
40 1 3 11 => fffffff0 0
45 1 3 11 => 1 0
50 1 4 11 => 1 0
55 1 4 11 => 11 0
60 1 5 11 => 11 0
65 1 5 11 => 10 0
70 1 6 11 => 10 0
75 1 6 11 => 12 0
80 1 7 11 => 12 0
85 1 7 11 => 12 0
90 1 8 11 => 12 0
95 1 8 11 => 22 0
100 1 9 11 => 22 0
105 1 9 11 => 8 0
110 1 a 11 => 8 0
115 1 a 11 => 8 0
120 1 b 11 => 8 0
125 1 b 11 => 1 0
130 1 c 11 => 1 0
135 1 c 11 => 1 0
140 fffffffe 1 3 => 1 0
Overflow occurred during addition
145 fffffffe 1 3 => 1 0
150 ffffffff 2 ffffffff => 1 0
155 ffffffff 2 ffffffff => 0 1
160 ffffffff 6 2 => 0 1
Overflow occurred during addition
165 ffffffff 6 2 => 0 1
170 80000008 7 a => 0 1
Overflow occurred during addition
175 80000008 7 a => 0 1
180 1 a a => 0 1
185 1 a a => 5 0
190 2 a ffffffd8 => 5 0
195 2 a ffffffd8 => 3ffffff6 0
200 81111111 0 2222222 => 3ffffff6 0
205 81111111 0 2222222 => 81111111 0
210 81111111 1 2222222 => 81111111 0
Overflow occurred during addition
215 81111111 1 2222222 => 81111111 0
220 81111111 1 82222222 => 81111111 0
225 81111111 1 82222222 => 3333333 0
230 81111111 2 82222222 => 3333333 0
235 81111111 2 82222222 => feeeeeef 0
240 81111111 2 2222222 => feeeeeef 0
Overflow occurred during addition
245 81111111 2 2222222 => feeeeeef 0
250 81111111 3 2222222 => feeeeeef 0
255 81111111 3 2222222 => 0 1
260 81111111 4 2222222 => 0 1
265 81111111 4 2222222 => 83333333 0
270 81111111 5 2222222 => 83333333 0
275 81111111 5 2222222 => 83333333 0
280 f1111111 6 f2222222 => 83333333 0
285 f1111111 6 f2222222 => e3333333 0
290 61111111 6 12222222 => e3333333 0
295 61111111 6 12222222 => 73333333 0
300 61111111 7 12222222 => 73333333 0
305 61111111 7 12222222 => 73333333 0
310 f1111111 7 f2222222 => 73333333 0
315 f1111111 7 f2222222 => e3333333 0
320 51111111 7 f2222222 => e3333333 0
325 51111111 7 f2222222 => 5eeeeeef 0
330 51111111 8 f2222222 => 5eeeeeef 0
335 51111111 8 f2222222 => 44440000 0
340 51111111 9 f2222222 => 44440000 0
345 51111111 9 f2222222 => 7911 0
350 51111111 a f2222222 => 7911 0
355 51111111 a f2222222 => 7911 0
360 51111111 b f2222222 => 7911 0
365 51111111 b f2222222 => 1 0
370 f2222222 7 51111111 => 1 0
Overflow occurred during addition
375 f2222222 7 51111111 => 1 0
380 f2222222 8 51111111 => 1 0
385 f2222222 8 51111111 => 44444444 0
390 f2222222 9 51111111 => 44444444 0
395 f2222222 9 51111111 => 14444444 0
400 f2222222 a 51111111 => 14444444 0
405 f2222222 a 51111111 => 14444444 0
410 f2222222 b 51111111 => 14444444 0
415 f2222222 b 51111111 => 0 1
420 f2222222 c 51111111 => 0 1
425 f2222222 c 51111111 => f2222222 0
430 f2222222 d 51111111 => f2222222 0
435 f2222222 d 51111111 => f2222222 0
440 f2222222 e 51111111 => f2222222 0
445 f2222222 e 51111111 => f2222222 0
450 f2222222 f 51111111 => f2222222 0
455 f2222222 f 51111111 => f2222222 0
460 f2222222 f 51111111 => f2222222 0
465 f2222222 f 51111111 => f2222222 0
$finish called at time : 470 ns : File "D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 83
