{
  "Top": "controller",
  "RtlTop": "controller",
  "RtlPrefix": "",
  "RtlSubPrefix": "controller_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=hls_controller",
      "config_export -format=ip_catalog",
      "config_export -output=C:\/fpga\/ip_repo\/hls_controller.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top controller -name controller",
      "set_directive_top controller -name controller",
      "set_directive_top controller -name controller",
      "set_directive_top controller -name controller",
      "set_directive_top controller -name controller"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "controller"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "controller",
    "Version": "1.0",
    "DisplayName": "Controller",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_controller_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/uart.cpp",
      "..\/test.cpp",
      "..\/controller.cpp",
      "..\/axi4lite.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/controller_controller_Pipeline_VITIS_LOOP_19_1.vhd",
      "impl\/vhdl\/controller_controller_Pipeline_VITIS_LOOP_19_1_p_str_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_controller_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/controller_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/controller_p_str_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_uprint.vhd",
      "impl\/vhdl\/controller_uprint_p_str_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_uprint_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/controller_uprint_Pipeline_VITIS_LOOP_20_1_p_str_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_uprint_Pipeline_VITIS_LOOP_22_1.vhd",
      "impl\/vhdl\/controller_uprint_Pipeline_VITIS_LOOP_22_1_p_str_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_uprint_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/controller_uprint_Pipeline_VITIS_LOOP_25_1_p_str_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_write_byte.vhd",
      "impl\/vhdl\/controller_write_char.vhd",
      "impl\/vhdl\/controller_write_dec.vhd",
      "impl\/vhdl\/controller_write_dec_output_r_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_174_3.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_175_3.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_184_3.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_187_3.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_188_3.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_189_3.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_249_1.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_250_1.vhd",
      "impl\/vhdl\/controller_write_dec_Pipeline_VITIS_LOOP_251_1.vhd",
      "impl\/vhdl\/controller_write_dec_powers_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/controller_write_r.vhd",
      "impl\/vhdl\/controller.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/controller_controller_Pipeline_VITIS_LOOP_19_1.v",
      "impl\/verilog\/controller_controller_Pipeline_VITIS_LOOP_19_1_p_str_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_controller_Pipeline_VITIS_LOOP_19_1_p_str_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_controller_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/controller_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/controller_p_str_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_p_str_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_uprint.v",
      "impl\/verilog\/controller_uprint_p_str_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_uprint_p_str_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_20_1_p_str_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_20_1_p_str_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_22_1.v",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_22_1_p_str_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_22_1_p_str_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_25_1_p_str_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_uprint_Pipeline_VITIS_LOOP_25_1_p_str_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_write_byte.v",
      "impl\/verilog\/controller_write_char.v",
      "impl\/verilog\/controller_write_dec.v",
      "impl\/verilog\/controller_write_dec_output_r_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_write_dec_output_r_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_174_3.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_175_3.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_184_3.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_187_3.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_188_3.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_189_3.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_249_1.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_250_1.v",
      "impl\/verilog\/controller_write_dec_Pipeline_VITIS_LOOP_251_1.v",
      "impl\/verilog\/controller_write_dec_powers_ROM_AUTO_1R.dat",
      "impl\/verilog\/controller_write_dec_powers_ROM_AUTO_1R.v",
      "impl\/verilog\/controller_write_r.v",
      "impl\/verilog\/controller.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/controller.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "axi_cmd_fifo": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "65",
      "portPrefix": "axi_cmd_fifo_",
      "portMap": {
        "axi_cmd_fifo_din": "WR_DATA",
        "axi_cmd_fifo_full_n": "FULL_N",
        "axi_cmd_fifo_write": "WR_EN"
      },
      "ports": [
        "axi_cmd_fifo_din",
        "axi_cmd_fifo_full_n",
        "axi_cmd_fifo_write"
      ]
    },
    "axi_rsp_fifo": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "34",
      "portPrefix": "axi_rsp_fifo_",
      "portMap": {
        "axi_rsp_fifo_dout": "RD_DATA",
        "axi_rsp_fifo_empty_n": "EMPTY_N",
        "axi_rsp_fifo_read": "RD_EN"
      },
      "ports": [
        "axi_rsp_fifo_dout",
        "axi_rsp_fifo_empty_n",
        "axi_rsp_fifo_read"
      ]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "axi_cmd_fifo_din": {
      "dir": "out",
      "width": "65"
    },
    "axi_cmd_fifo_full_n": {
      "dir": "in",
      "width": "1"
    },
    "axi_cmd_fifo_write": {
      "dir": "out",
      "width": "1"
    },
    "axi_rsp_fifo_dout": {
      "dir": "in",
      "width": "34"
    },
    "axi_rsp_fifo_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "axi_rsp_fifo_read": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "controller",
      "Instances": [{
          "ModuleName": "uprint",
          "InstanceName": "grp_uprint_fu_20",
          "Instances": [{
              "ModuleName": "write_dec",
              "InstanceName": "grp_write_dec_fu_134"
            }]
        }]
    },
    "Info": {
      "write_dec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "uprint": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "controller": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "write_dec": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.505"
        },
        "Loops": [{
            "Name": "loop1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "41",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "uprint": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.158"
        },
        "Loops": [
          {
            "Name": "loop1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "loop1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "loop1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "loop1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "loop1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "loop1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "loop1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "loop1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "FF": "320",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "460",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "controller": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.158"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "FF": "323",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "491",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-05 21:10:14 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
