-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_prediction_and_cost_function\hdlsrc\parallel_8_prediction_and_cost_function\parallel_8_sim_prediction_and_cost_function_src_Subsystem.vhd
-- Created: 2022-12-08 12:10:28
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_prediction_and_cost_function_src_Subsystem
-- Source Path: parallel_8_prediction_and_cost_function/Prediction_and_cost_function1/Subsystem
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_prediction_and_cost_function_src_Subsystem IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        d_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state1 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state1 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state1 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state1 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state2 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state2 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state2 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state2 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state3 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state3 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state3 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state3 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state4 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state4 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state4 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state4 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state5 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state5 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state5 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state5 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state6 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state6 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state6 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state6 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_phase_voltage_per_switching_state7 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        q_phase_voltage_per_switching_state7 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        x_phase_voltage_per_switching_state7 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        y_phase_voltage_per_switching_state7 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Ld15               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Lq15               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Lx15               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Ly15               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        id_k_16                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        iq_k_16                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        ix_k_16                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        iy_k_16                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Rs15                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        omega_el15                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Lq15                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Ld15                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        psiPM15                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        id_ref15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        iq_ref15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        ix_ref15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        iy_ref15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        J                                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J1                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J2                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J3                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J4                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J5                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J6                                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        J7                                :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END parallel_8_sim_prediction_and_cost_function_src_Subsystem;


ARCHITECTURE rtl OF parallel_8_sim_prediction_and_cost_function_src_Subsystem IS

  -- Component Declarations
  COMPONENT parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          SampleTime_div_Ld               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          SampleTime_div_Lq               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          SampleTime_div_Lx               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          SampleTime_div_Ly               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          id_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iq_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          ix_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iy_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Rs                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          omega_el                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Lq                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Ld                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          psiPM                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          d_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          q_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          x_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          y_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          id_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iq_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          ix_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iy_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          J                               :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          SampleTime_div_Ld               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          SampleTime_div_Lq               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          SampleTime_div_Lx               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          SampleTime_div_Ly               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          id_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iq_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          ix_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iy_k_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Rs                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          omega_el                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Lq                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Ld                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          psiPM                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          d_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          q_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          x_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          y_phase_voltage_per_switching_state :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          id_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iq_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          ix_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          iy_ref                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          J                               :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    USE ENTITY work.parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10(rtl);

  FOR ALL : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function14
    USE ENTITY work.parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function14(rtl);

  -- Signals
  SIGNAL MATLAB_Function15_out1           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL J_1                              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL MATLAB_Function13_out1           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL MATLAB_Function12_out1           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL MATLAB_Function11_out1           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL J_2                              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL MATLAB_Function9_out1            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL MATLAB_Function8_out1            : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_MATLAB_Function15 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => MATLAB_Function15_out1  -- single
              );

  u_MATLAB_Function14 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function14
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state1,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state1,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state1,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state1,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => J_1  -- single
              );

  u_MATLAB_Function13 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state2,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state2,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state2,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state2,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => MATLAB_Function13_out1  -- single
              );

  u_MATLAB_Function12 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state3,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state3,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state3,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state3,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => MATLAB_Function12_out1  -- single
              );

  u_MATLAB_Function11 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state4,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state4,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state4,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state4,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => MATLAB_Function11_out1  -- single
              );

  u_MATLAB_Function10 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state5,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state5,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state5,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state5,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => J_2  -- single
              );

  u_MATLAB_Function9 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state6,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state6,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state6,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state6,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => MATLAB_Function9_out1  -- single
              );

  u_MATLAB_Function8 : parallel_8_sim_prediction_and_cost_function_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              SampleTime_div_Ld => SampleTime_div_Ld15,  -- single
              SampleTime_div_Lq => SampleTime_div_Lq15,  -- single
              SampleTime_div_Lx => SampleTime_div_Lx15,  -- single
              SampleTime_div_Ly => SampleTime_div_Ly15,  -- single
              id_k_1 => id_k_16,  -- single
              iq_k_1 => iq_k_16,  -- single
              ix_k_1 => ix_k_16,  -- single
              iy_k_1 => iy_k_16,  -- single
              Rs => Rs15,  -- single
              omega_el => omega_el15,  -- single
              Lq => Lq15,  -- single
              Ld => Ld15,  -- single
              psiPM => psiPM15,  -- single
              d_phase_voltage_per_switching_state => d_phase_voltage_per_switching_state7,  -- single
              q_phase_voltage_per_switching_state => q_phase_voltage_per_switching_state7,  -- single
              x_phase_voltage_per_switching_state => x_phase_voltage_per_switching_state7,  -- single
              y_phase_voltage_per_switching_state => y_phase_voltage_per_switching_state7,  -- single
              id_ref => id_ref15,  -- single
              iq_ref => iq_ref15,  -- single
              ix_ref => ix_ref15,  -- single
              iy_ref => iy_ref15,  -- single
              J => MATLAB_Function8_out1  -- single
              );

  J <= MATLAB_Function15_out1;

  J1 <= J_1;

  J2 <= MATLAB_Function13_out1;

  J3 <= MATLAB_Function12_out1;

  J4 <= MATLAB_Function11_out1;

  J5 <= J_2;

  J6 <= MATLAB_Function9_out1;

  J7 <= MATLAB_Function8_out1;

END rtl;

