$date
	Sat Sep 11 09:57:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_shifter $end
$var wire 32 ! o00 [31:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 32 $ p00 [31:0] $end
$var reg 1 % reg41_full $end
$var reg 1 & resetn $end
$var reg 1 ' wr_en $end
$var integer 32 ( index [31:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 32 ) inp [31:0] $end
$var wire 1 % reg41_full $end
$var wire 1 & resetn $end
$var wire 1 ' wr_en $end
$var reg 32 * aux [31:0] $end
$var reg 1 " done $end
$var reg 32 + outp [31:0] $end
$var reg 1 , reg_reg41Full $end
$var reg 1 - reg_wrEn $end
$var reg 2 . row [1:0] $end
$upscope $end
$scope task test_shifter_row0 $end
$upscope $end
$scope task test_shifter_row1 $end
$upscope $end
$scope task test_shifter_row2 $end
$upscope $end
$scope task test_shifter_row3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
x,
bx +
bx *
bx )
bx (
x'
0&
x%
bx $
0#
x"
bx !
$end
#1000
1"
b0 .
1#
#2000
0#
b100 (
b11000000100000000100000000 $
b11000000100000000100000000 )
1&
#3000
b11000000100000000100000000 *
0-
0'
1#
#4000
0#
#5000
1%
1#
#6000
0#
#7000
b1 .
0"
b11000000100000000100000000 !
b11000000100000000100000000 +
1,
1#
#8000
0#
#9000
b10 .
b110000001000000001 !
b110000001000000001 +
1#
0'
#10000
0#
#11000
b11 .
b1000000000000001100000010 !
b1000000000000001100000010 +
1#
#12000
0#
#13000
1"
0,
0%
1#
#14000
0#
#15000
1%
1#
#16000
0#
#17000
b0 .
0"
b10000000010000000000000011 !
b10000000010000000000000011 +
1,
1#
#18000
0#
#19000
1"
1-
1'
1#
#20000
0#
#21000
0'
1#
#22000
0#
#23000
b1 .
0"
b11000000100000000100000000 !
b11000000100000000100000000 +
0-
1#
#24000
0#
#25000
1"
1-
1#
1'
