Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:26:02 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.261
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.222
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.750
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           38.471
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.610
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.054
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.602
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.288
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.807
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             15.549

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D
  Delay (ns):              1.509
  Slack (ns):              2.017
  Arrival (ns):            7.143
  Required (ns):           9.160
  Setup (ns):              0.254
  Minimum Period (ns):     3.966
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.820
  Slack (ns):              2.709
  Arrival (ns):            6.455
  Required (ns):           9.164
  Setup (ns):              0.254
  Minimum Period (ns):     2.582
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.810
  Slack (ns):              2.720
  Arrival (ns):            6.444
  Required (ns):           9.164
  Setup (ns):              0.254
  Minimum Period (ns):     2.560
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.786
  Slack (ns):              2.731
  Arrival (ns):            6.421
  Required (ns):           9.152
  Setup (ns):              0.254
  Minimum Period (ns):     2.538
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D
  Delay (ns):              0.593
  Slack (ns):              2.931
  Arrival (ns):            6.233
  Required (ns):           9.164
  Setup (ns):              0.254
  Minimum Period (ns):     2.138
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D
  data required time                                  9.160
  data arrival time                          -        7.143
  slack                                               2.017
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.847                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB20:An (r)
               +     0.248          cell: ADLIB:RGB
  5.095                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB20:YL (f)
               +     0.539          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB20_rgbl_net_1
  5.634                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.721                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:Q (r)
               +     1.422          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]
  7.143                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D (r)
                                    
  7.143                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.598          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.590                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  8.907                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14:YL (r)
               +     0.507          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14_rgbl_net_1
  9.414                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.160                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D
                                    
  9.160                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[4]:ALn
  Delay (ns):              2.745
  Slack (ns):              4.888
  Arrival (ns):            8.142
  Required (ns):          13.030
  Recovery (ns):           0.354
  Minimum Period (ns):     3.112
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[0]:ALn
  Delay (ns):              2.745
  Slack (ns):              4.896
  Arrival (ns):            8.142
  Required (ns):          13.038
  Recovery (ns):           0.354
  Minimum Period (ns):     3.104
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:ALn
  Delay (ns):              2.745
  Slack (ns):              4.897
  Arrival (ns):            8.142
  Required (ns):          13.039
  Recovery (ns):           0.354
  Minimum Period (ns):     3.103
  Skew (ns):               0.004
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[12]:ALn
  Delay (ns):              2.587
  Slack (ns):              5.053
  Arrival (ns):            7.984
  Required (ns):          13.037
  Recovery (ns):           0.353
  Minimum Period (ns):     2.947
  Skew (ns):               0.007
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[13]:ALn
  Delay (ns):              2.586
  Slack (ns):              5.054
  Arrival (ns):            7.983
  Required (ns):          13.037
  Recovery (ns):           0.353
  Minimum Period (ns):     2.946
  Skew (ns):               0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[4]:ALn
  data required time                                 13.030
  data arrival time                          -        8.142
  slack                                               4.888
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.575          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.567                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.884                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.513          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  5.397                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.484                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.313          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.797                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  5.897                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     2.245          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  8.142                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[4]:ALn (r)
                                    
  8.142                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.594          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.586                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB12:An (f)
               +     0.317          cell: ADLIB:RGB
  12.903                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB12:YL (r)
               +     0.481          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB12_rgbl_net_1
  13.384                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[4]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  13.030                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[4]:ALn
                                    
  13.030                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.331
  Slack (ns):              1.261
  Arrival (ns):            3.246
  Required (ns):           4.507
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.324
  Slack (ns):              1.270
  Arrival (ns):            3.236
  Required (ns):           4.506
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.272
  Arrival (ns):            3.234
  Required (ns):           4.506
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              1.274
  Arrival (ns):            3.232
  Required (ns):           4.506
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.320
  Slack (ns):              1.292
  Arrival (ns):            3.231
  Required (ns):           4.523
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  data required time                                  4.507
  data arrival time                          -        3.246
  slack                                               1.261
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.404          net: fpgack40_buf/U_GB_YWn
  2.329                        fpgack40_buf/U_GB_RGB1_RGB65:An (f)
               +     0.219          cell: ADLIB:RGB
  2.548                        fpgack40_buf/U_GB_RGB1_RGB65:YL (r)
               +     0.367          net: fpgack40_buf/U_GB_RGB1_RGB65_rgbl_net_1
  2.915                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.975                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:Q (r)
               +     0.271          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]
  3.246                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D (r)
                                    
  3.246                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.395          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.152                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.219          cell: ADLIB:RGB
  4.371                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.337          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  4.708                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.507                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
                                    
  4.507                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              1.111
  Slack (ns):              0.222
  Arrival (ns):            6.066
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.778
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              1.112
  Slack (ns):              0.280
  Arrival (ns):            6.067
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.720
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.998
  Slack (ns):              0.347
  Arrival (ns):            5.953
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.653
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.993
  Slack (ns):              0.363
  Arrival (ns):            5.948
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.637
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.473
  Slack (ns):              7.267
  Arrival (ns):            5.419
  Required (ns):          12.686
  Setup (ns):              0.254
  Minimum Period (ns):     0.733
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        6.066
  slack                                               0.222
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.584          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.141                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.458                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.497          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.955                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.063                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.583          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.646                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.870                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  6.066                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  6.066                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.423
  Slack (ns):              9.700
  Arrival (ns):            1.423
  Required (ns):          11.123
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.700
  Skew (ns):              -3.403
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.423
  Slack (ns):              9.706
  Arrival (ns):            1.423
  Required (ns):          11.129
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.706
  Skew (ns):              -3.409
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.123
  data arrival time                          -        1.423
  slack                                               9.700
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.640          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.423                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.423                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.401          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.857                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.076                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.327          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.403                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.123                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.123                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.094
  Slack (ns):             -0.750
  Arrival (ns):            6.599
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.750
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.099
  Slack (ns):             -0.707
  Arrival (ns):            6.616
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.707
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              1.116
  Slack (ns):             -0.646
  Arrival (ns):            6.620
  Required (ns):           5.974
  Setup (ns):              2.026
  Minimum Period (ns):     8.646
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.007
  Slack (ns):             -0.602
  Arrival (ns):            6.524
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.602
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              0.946
  Slack (ns):             -0.542
  Arrival (ns):            6.442
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.542
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  data required time                                  5.849
  data arrival time                          -        6.599
  slack                                              -0.750
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.602          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.669                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB16:An (f)
               +     0.317          cell: ADLIB:RGB
  4.986                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB16:YL (r)
               +     0.519          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB16_rgbl_net_1
  5.505                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.592                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:Q (r)
               +     0.590          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[0]
  6.182                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_120:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.376                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_120:IPA (r)
               +     0.223          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[32]
  6.599                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32] (r)
                                    
  6.599                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.151          Library setup time: ADLIB:SERDESIF_075_IP
  5.849                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
                                    
  5.849                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_3:ALn
  Delay (ns):              2.100
  Slack (ns):              5.505
  Arrival (ns):            7.603
  Required (ns):          13.108
  Recovery (ns):           0.353
  Minimum Period (ns):     2.495
  Skew (ns):               0.042
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/Y_EQ_0_4:ALn
  Delay (ns):              2.101
  Slack (ns):              5.514
  Arrival (ns):            7.604
  Required (ns):          13.118
  Recovery (ns):           0.353
  Minimum Period (ns):     2.486
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_0_4_7:ALn
  Delay (ns):              2.100
  Slack (ns):              5.515
  Arrival (ns):            7.603
  Required (ns):          13.118
  Recovery (ns):           0.353
  Minimum Period (ns):     2.485
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/X_7:ALn
  Delay (ns):              2.054
  Slack (ns):              5.519
  Arrival (ns):            7.557
  Required (ns):          13.076
  Recovery (ns):           0.353
  Minimum Period (ns):     2.481
  Skew (ns):               0.074
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/EN_INV_6B:ALn
  Delay (ns):              2.060
  Slack (ns):              5.552
  Arrival (ns):            7.563
  Required (ns):          13.115
  Recovery (ns):           0.353
  Minimum Period (ns):     2.448
  Skew (ns):               0.035
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_3:ALn
  data required time                                 13.108
  data arrival time                          -        7.603
  slack                                               5.505
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.598          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.665                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  4.982                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14:YL (r)
               +     0.521          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14_rgbl_net_1
  5.503                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.590                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.319          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.909                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.983                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.620          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.603                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_3:ALn (r)
                                    
  7.603                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.573          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.640                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  12.957                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:YL (r)
               +     0.504          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2_rgbl_net_1
  13.461                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_3:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.108                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_3:ALn
                                    
  13.108                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/endspt:D
  Delay (ns):              2.537
  Slack (ns):              8.599
  Arrival (ns):            2.974
  Required (ns):          11.573
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[14]:D
  Delay (ns):              2.431
  Slack (ns):              8.690
  Arrival (ns):            2.868
  Required (ns):          11.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[12]:D
  Delay (ns):              2.365
  Slack (ns):              8.776
  Arrival (ns):            2.802
  Required (ns):          11.578
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/eot:D
  Delay (ns):              2.363
  Slack (ns):              8.782
  Arrival (ns):            2.800
  Required (ns):          11.582
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[6]:D
  Delay (ns):              2.307
  Slack (ns):              8.831
  Arrival (ns):            2.744
  Required (ns):          11.575
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To: CAEN_LINK_instance/I_conet_interf/endspt:D
  data required time                                 11.573
  data arrival time                          -        2.974
  slack                                               8.599
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.340          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.340                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/FF_0:CLK (r)
               +     0.041          cell: ADLIB:SLE_IP_CLK
  0.381                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/FF_0:IPCLKn (f)
               +     0.056          net: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/A_CLK_net
  0.437                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK (r)
               +     1.490          cell: ADLIB:RAM1K18_IP
  1.927                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[16] (r)
               +     0.575          net: CAEN_LINK_instance/I_conet_interf/tl_dto[16]
  2.502                        CAEN_LINK_instance/I_conet_interf/F_fsm_tx.endspt_3:A (r)
               +     0.110          cell: ADLIB:CFG2
  2.612                        CAEN_LINK_instance/I_conet_interf/F_fsm_tx.endspt_3:Y (r)
               +     0.362          net: CAEN_LINK_instance/I_conet_interf/endspt_3
  2.974                        CAEN_LINK_instance/I_conet_interf/endspt:D (r)
                                    
  2.974                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.392          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.200                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.419                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.355          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  11.774                       CAEN_LINK_instance/I_conet_interf/endspt:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.573                       CAEN_LINK_instance/I_conet_interf/endspt:D
                                    
  11.573                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.545
  Slack (ns):              1.135
  Arrival (ns):            3.441
  Required (ns):           4.576
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              1.321
  Arrival (ns):            3.233
  Required (ns):           4.554
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.320
  Slack (ns):              1.323
  Arrival (ns):            3.231
  Required (ns):           4.554
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.330
  Slack (ns):              1.326
  Arrival (ns):            3.235
  Required (ns):           4.561
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              1.338
  Arrival (ns):            3.215
  Required (ns):           4.553
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  4.576
  data arrival time                          -        3.441
  slack                                               1.135
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.412          net: fpgack40_buf/U_GB_YWn
  2.337                        fpgack40_buf/U_GB_RGB1_RGB53:An (f)
               +     0.219          cell: ADLIB:RGB
  2.556                        fpgack40_buf/U_GB_RGB1_RGB53:YL (r)
               +     0.340          net: fpgack40_buf/U_GB_RGB1_RGB53_rgbl_net_1
  2.896                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.956                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     0.485          net: CAEN_LINK_instance/I_conet_interf/pckw
  3.441                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  3.441                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.551                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  3.808                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.392          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.200                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  4.419                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.358          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  4.777                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.576                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  4.576                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.274
  Slack (ns):             38.471
  Arrival (ns):           18.508
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    11.529
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[21]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.134
  Slack (ns):             38.592
  Arrival (ns):           18.387
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    11.408
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             11.066
  Slack (ns):             38.690
  Arrival (ns):           18.300
  Required (ns):          56.990
  Setup (ns):              0.254
  Minimum Period (ns):    11.310
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.027
  Slack (ns):             38.712
  Arrival (ns):           18.267
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    11.288
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[11]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.005
  Slack (ns):             38.728
  Arrival (ns):           18.251
  Required (ns):          56.979
  Setup (ns):              0.254
  Minimum Period (ns):    11.272
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.979
  data arrival time                          -       18.508
  slack                                              38.471
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.621          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.421                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB5:An (f)
               +     0.316          cell: ADLIB:RGB
  6.737                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB5:YR (r)
               +     0.497          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1
  7.234                        EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.342                        EPCS_Demo_instance/ConfigMaster_0/state[10]:Q (f)
               +     0.701          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[10]
  8.043                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:A (f)
               +     0.315          cell: ADLIB:CFG4
  8.358                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:Y (r)
               +     0.091          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]
  8.449                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:B (r)
               +     0.074          cell: ADLIB:CFG3
  8.523                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:Y (r)
               +     0.891          net: EPCS_Demo_instance/ConfigMaster_0/N_462
  9.414                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[4]:C (r)
               +     0.202          cell: ADLIB:CFG3
  9.616                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[4]:Y (r)
               +     0.722          net: EPCS_Demo_instance/ConfigMaster_0/d_state115_sn
  10.338                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:C (r)
               +     0.225          cell: ADLIB:CFG4
  10.563                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:Y (f)
               +     0.340          net: EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0
  10.903                       EPCS_Demo_instance/ConfigMaster_0/d_state98:C (f)
               +     0.087          cell: ADLIB:CFG4
  10.990                       EPCS_Demo_instance/ConfigMaster_0/d_state98:Y (f)
               +     0.655          net: EPCS_Demo_instance/ConfigMaster_0/d_state98
  11.645                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C (f)
               +     0.198          cell: ADLIB:CFG3
  11.843                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y (f)
               +     0.595          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1
  12.438                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C (f)
               +     0.221          cell: ADLIB:CFG4
  12.659                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (r)
               +     0.542          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.201                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (r)
               +     0.235          cell: ADLIB:ARI1_CC
  13.436                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:UB (f)
               +     0.000          net: NET_CC_CONFIG4130
  13.436                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:UB[1] (f)
               +     0.817          cell: ADLIB:CC_CONFIG
  14.253                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG4161
  14.253                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI9MR1C[10]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  14.319                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI9MR1C[10]:S (r)
               +     1.264          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[10]
  15.583                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI79AGG2[10]:D (r)
               +     0.404          cell: ADLIB:ARI1_CC
  15.987                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI79AGG2[10]:UB (f)
               +     0.000          net: NET_CC_CONFIG4273
  15.987                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[10] (f)
               +     0.413          cell: ADLIB:CC_CONFIG
  16.400                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CO (r)
               +     0.000          net: CI_TO_CO4244
  16.400                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CI (r)
               +     0.106          cell: ADLIB:CC_CONFIG
  16.506                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG4280
  16.506                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNID1HUD3[12]:CC (r)
               +     0.054          cell: ADLIB:ARI1_CC
  16.560                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNID1HUD3[12]:S (f)
               +     0.827          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[12]
  17.387                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIURSVKH[12]:D (f)
               +     0.407          cell: ADLIB:ARI1_CC
  17.794                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIURSVKH[12]:UB (r)
               +     0.000          net: NET_CC_CONFIG389
  17.794                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[3] (r)
               +     0.580          cell: ADLIB:CC_CONFIG
  18.374                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG399
  18.374                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  18.430                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.078          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  18.508                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  18.508                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.624          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.424                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  56.740                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:YR (r)
               +     0.493          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1
  57.233                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.979                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.979                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[22]:ALn
  Delay (ns):              3.963
  Slack (ns):             45.735
  Arrival (ns):           11.168
  Required (ns):          56.903
  Recovery (ns):           0.353
  Minimum Period (ns):     4.265
  Skew (ns):              -0.051
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[18]:ALn
  Delay (ns):              3.963
  Slack (ns):             45.735
  Arrival (ns):           11.168
  Required (ns):          56.903
  Recovery (ns):           0.353
  Minimum Period (ns):     4.265
  Skew (ns):              -0.051
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/ins2[26]:ALn
  Delay (ns):              3.954
  Slack (ns):             45.735
  Arrival (ns):           11.159
  Required (ns):          56.894
  Recovery (ns):           0.353
  Minimum Period (ns):     4.265
  Skew (ns):              -0.042
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/ins2[21]:ALn
  Delay (ns):              3.954
  Slack (ns):             45.735
  Arrival (ns):           11.159
  Required (ns):          56.894
  Recovery (ns):           0.353
  Minimum Period (ns):     4.265
  Skew (ns):              -0.042
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[18]:ALn
  Delay (ns):              3.963
  Slack (ns):             45.735
  Arrival (ns):           11.168
  Required (ns):          56.903
  Recovery (ns):           0.353
  Minimum Period (ns):     4.265
  Skew (ns):              -0.051
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/mask[22]:ALn
  data required time                                 56.903
  data arrival time                          -       11.168
  slack                                              45.735
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.574          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.374                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.316          cell: ADLIB:RGB
  6.690                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.515          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  7.205                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.292                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q (r)
               +     2.989          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep
  10.281                       EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  10.597                       EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB2:YR (r)
               +     0.571          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB2_rgbr_net_1
  11.168                       EPCS_Demo_instance/ConfigMaster_0/mask[22]:ALn (r)
                                    
  11.168                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.621          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.421                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  56.737                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.519          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  57.256                       EPCS_Demo_instance/ConfigMaster_0/mask[22]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.903                       EPCS_Demo_instance/ConfigMaster_0/mask[22]:ALn
                                    
  56.903                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.231
  Slack (ns):             21.481
  Arrival (ns):           10.098
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     3.519
  Operating Conditions:    WORST

Path 2
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.062
  Slack (ns):             21.650
  Arrival (ns):            9.929
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     3.350
  Operating Conditions:    WORST

Path 3
  From: clock_counter[3]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.020
  Slack (ns):             21.681
  Arrival (ns):            9.898
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     3.319
  Operating Conditions:    WORST

Path 4
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.958
  Slack (ns):             21.744
  Arrival (ns):            9.835
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     3.256
  Operating Conditions:    WORST

Path 5
  From: clock_counter[8]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.873
  Slack (ns):             21.839
  Arrival (ns):            9.740
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     3.161
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[2]:CLK
  To: state_clock[0]:D
  data required time                                 31.579
  data arrival time                          -       10.098
  slack                                              21.481
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.556          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.027                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.343                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YR (r)
               +     0.524          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_YR
  6.867                        clock_counter[2]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.975                        clock_counter[2]:Q (f)
               +     0.405          net: clock_counter[2]
  7.380                        state_clock_ns_1_0_.m15_e_11:D (f)
               +     0.287          cell: ADLIB:CFG4
  7.667                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.503          net: state_clock_ns_1_0_.m15_e_11
  8.170                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.287          cell: ADLIB:CFG4
  8.457                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.850          net: state_clock_ns_1_0_.N_43_mux
  9.307                        state_clock_ns_1_0_.m17:A (f)
               +     0.221          cell: ADLIB:CFG3
  9.528                        state_clock_ns_1_0_.m17:Y (r)
               +     0.192          net: state_clock_ns_1_0_.N_44_mux
  9.720                        state_clock_ns_1_0_.m24:D (r)
               +     0.303          cell: ADLIB:CFG4
  10.023                       state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  10.098                       state_clock[0]:D (r)
                                    
  10.098                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  30.471                       EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  31.024                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  31.340                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.493          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  31.833                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.579                       state_clock[0]:D
                                    
  31.579                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              6.316
  Arrival (ns):            6.316
  Setup (ns):              0.254
  External Setup (ns):    -0.081
  Operating Conditions:    WORST

Path 2
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              4.194
  Arrival (ns):            4.194
  Setup (ns):              0.201
  External Setup (ns):    -0.192
  Operating Conditions:     BEST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              3.930
  Arrival (ns):            3.930
  Setup (ns):              0.201
  External Setup (ns):    -0.463
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.523
  Arrival (ns):            3.523
  Setup (ns):              0.201
  External Setup (ns):    -0.863
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[1]:D
  data required time                                    N/C
  data arrival time                          -        6.316
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  1.916                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.032          net: lvCLKLOS_ibuf/U0/YIN1
  1.948                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.104          cell: ADLIB:IOINFF_BYPASS
  2.052                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     3.077          net: lvCLKLOS_0
  5.129                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.221          cell: ADLIB:CFG3
  5.350                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.308          net: state_clock_ns_1_0_.m22_1_0
  5.658                        state_clock_ns_1_0_.m22:C (r)
               +     0.282          cell: ADLIB:CFG3
  5.940                        state_clock_ns_1_0_.m22:Y (r)
               +     0.229          net: state_clock_ns_1_0_.N_31_mux
  6.169                        state_clock_ns_1_0_.m26:C (r)
               +     0.074          cell: ADLIB:CFG4
  6.243                        state_clock_ns_1_0_.m26:Y (r)
               +     0.073          net: state_clock_ns[1]
  6.316                        state_clock[1]:D (r)
                                    
  6.316                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  N/C                          
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.172          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.536          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  N/C                          state_clock[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          state_clock[1]:D


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              7.923
  Arrival (ns):           14.771
  Clock to Out (ns):      14.771
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              6.705
  Arrival (ns):           13.562
  Clock to Out (ns):      13.562
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.570
  Arrival (ns):           13.427
  Clock to Out (ns):      13.427
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.534
  Arrival (ns):           13.382
  Clock to Out (ns):      13.382
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: CLK_SEL2
  data required time                                    N/C
  data arrival time                          -       14.771
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.024                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.508          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  6.848                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.956                        clock_selection[1]:Q (f)
               +     4.986          net: CLKLEDG_c
  11.942                       CLK_SEL2_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  12.272                       CLK_SEL2_obuf/U0/U_IOOUTFF:Y (f)
               +     0.095          net: CLK_SEL2_obuf/U0/DOUT
  12.367                       CLK_SEL2_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  14.771                       CLK_SEL2_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL2
  14.771                       CLK_SEL2 (f)
                                    
  14.771                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL2 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.970
  Slack (ns):             25.622
  Arrival (ns):            3.902
  Required (ns):          29.524
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              0.905
  Slack (ns):             25.680
  Arrival (ns):            3.837
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              0.770
  Slack (ns):             25.821
  Arrival (ns):            3.702
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.778
  Slack (ns):             25.834
  Arrival (ns):            3.690
  Required (ns):          29.524
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.537
  Slack (ns):             26.048
  Arrival (ns):            3.469
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To: clock_selection[0]:D
  data required time                                 29.524
  data arrival time                          -        3.902
  slack                                              25.622
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.420          net: fpgack40_buf/U_GB_YWn_GEast
  2.345                        fpgack40_buf/U_GB_RGB1_RGB46:An (f)
               +     0.219          cell: ADLIB:RGB
  2.564                        fpgack40_buf/U_GB_RGB1_RGB46:YL (r)
               +     0.368          net: fpgack40_buf/U_GB_RGB1_RGB46_rgbl_net_1
  2.932                        vme_int_instance/regs.clocksel[1]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.006                        vme_int_instance/regs.clocksel[1]:Q (f)
               +     0.304          net: regs.clocksel[1]
  3.310                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:A (f)
               +     0.112          cell: ADLIB:CFG2
  3.422                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:Y (f)
               +     0.207          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un29_state_clock
  3.629                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:C (f)
               +     0.223          cell: ADLIB:CFG4
  3.852                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:Y (r)
               +     0.050          net: un1_state_clock_1
  3.902                        clock_selection[0]:D (r)
                                    
  3.902                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.380          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  29.160                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.218          cell: ADLIB:RGB
  29.378                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.347          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  29.725                       clock_selection[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.524                       clock_selection[0]:D
                                    
  29.524                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              6.867
  Slack (ns):             20.610
  Arrival (ns):           10.867
  Required (ns):          31.477
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              6.739
  Slack (ns):             20.730
  Arrival (ns):           10.739
  Required (ns):          31.469
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              4.039
  Slack (ns):             21.354
  Arrival (ns):            8.039
  Required (ns):          29.393
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[1]:D
  data required time                                 31.477
  data arrival time                          -       10.867
  slack                                              20.610
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.636          net: GBTX_RXRDY_0
  9.791                        state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.087          cell: ADLIB:CFG3
  9.878                        state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.303          net: state_clock_ns_1_0_.m22_1_0
  10.181                       state_clock_ns_1_0_.m22:C (f)
               +     0.296          cell: ADLIB:CFG3
  10.477                       state_clock_ns_1_0_.m22:Y (f)
               +     0.229          net: state_clock_ns_1_0_.N_31_mux
  10.706                       state_clock_ns_1_0_.m26:C (f)
               +     0.087          cell: ADLIB:CFG4
  10.793                       state_clock_ns_1_0_.m26:Y (f)
               +     0.074          net: state_clock_ns[1]
  10.867                       state_clock[1]:D (f)
                                    
  10.867                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.172          cell: ADLIB:GBM
  30.307                       EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.536          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  30.843                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  31.150                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  31.651                       state_clock[1]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.477                       state_clock[1]:D
                                    
  31.477                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.485
  Slack (ns):              1.054
  Arrival (ns):            2.485
  Required (ns):           3.539
  Setup (ns):              0.245
  Minimum Period (ns):    -1.054
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.934
  Slack (ns):              1.649
  Arrival (ns):            1.934
  Required (ns):           3.583
  Setup (ns):              0.201
  Minimum Period (ns):    -1.649
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.663
  Slack (ns):             90.809
  Arrival (ns):           12.308
  Required (ns):         103.117
  Setup (ns):              2.663
  Minimum Period (ns):    18.382
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              6.319
  Slack (ns):             93.093
  Arrival (ns):           11.972
  Required (ns):         105.065
  Setup (ns):              0.715
  Minimum Period (ns):    13.814
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:D
  Delay (ns):              4.775
  Slack (ns):             94.820
  Arrival (ns):           10.420
  Required (ns):         105.240
  Setup (ns):              0.254
  Minimum Period (ns):    10.360
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.539
  data arrival time                          -        2.485
  slack                                               1.054
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     1.088          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.675                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.773                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.068          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.841                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.901                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.151          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  2.052                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  2.112                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.373          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.485                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.485                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.423          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.223                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2:An (f)
               +     0.218          cell: ADLIB:RGB
  3.441                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2:YR (r)
               +     0.343          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2_rgbr_net_1
  3.784                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.539                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.539                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.503
  Slack (ns):            198.118
  Arrival (ns):            7.014
  Required (ns):         205.132
  Recovery (ns):           0.353
  Minimum Period (ns):     1.882
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.503
  Slack (ns):            198.128
  Arrival (ns):            7.014
  Required (ns):         205.142
  Recovery (ns):           0.353
  Minimum Period (ns):     1.872
  Skew (ns):               0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  data required time                                205.132
  data arrival time                          -        7.014
  slack                                             198.118
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.617          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.671                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  4.987                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2:YR (r)
               +     0.524          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2_rgbr_net_1
  5.511                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.619                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.422          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  6.041                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.221          cell: ADLIB:CFG2
  6.262                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.752          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  7.014                        EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn (r)
                                    
  7.014                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.617          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.671                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  204.987                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2:YR (r)
               +     0.498          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_RGB2_rgbr_net_1
  205.485                      EPCS_Demo_instance/CORECONFIGP_0/state[0]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.132                      EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
                                    
  205.132                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.053
  Slack (ns):             17.602
  Arrival (ns):           10.709
  Required (ns):          28.311
  Setup (ns):              0.308
  Minimum Period (ns):     2.398
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.908
  Slack (ns):             17.735
  Arrival (ns):           10.576
  Required (ns):          28.311
  Setup (ns):              0.308
  Minimum Period (ns):     2.265
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.900
  Slack (ns):             17.743
  Arrival (ns):           10.568
  Required (ns):          28.311
  Setup (ns):              0.308
  Minimum Period (ns):     2.257
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.844
  Slack (ns):             17.811
  Arrival (ns):           10.500
  Required (ns):          28.311
  Setup (ns):              0.308
  Minimum Period (ns):     2.189
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.772
  Slack (ns):             17.871
  Arrival (ns):           10.440
  Required (ns):          28.311
  Setup (ns):              0.308
  Minimum Period (ns):     2.129
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.311
  data arrival time                          -       10.709
  slack                                              17.602
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.623          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.814                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.130                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.526          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.656                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.764                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:Q (f)
               +     0.718          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]
  9.482                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:B (f)
               +     0.315          cell: ADLIB:CFG4
  9.797                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:Y (r)
               +     0.224          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1
  10.021                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:C (r)
               +     0.143          cell: ADLIB:CFG4
  10.164                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     0.545          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  10.709                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  10.709                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.623          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.814                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.130                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.489          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.619                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.311                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.311                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  Delay (ns):              1.468
  Slack (ns):             18.153
  Arrival (ns):           10.119
  Required (ns):          28.272
  Recovery (ns):           0.353
  Minimum Period (ns):     1.847
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn
  Delay (ns):              1.467
  Slack (ns):             18.154
  Arrival (ns):           10.118
  Required (ns):          28.272
  Recovery (ns):           0.353
  Minimum Period (ns):     1.846
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):              1.467
  Slack (ns):             18.154
  Arrival (ns):           10.118
  Required (ns):          28.272
  Recovery (ns):           0.353
  Minimum Period (ns):     1.846
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              0.888
  Slack (ns):             18.759
  Arrival (ns):            9.528
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.241
  Skew (ns):               0.000
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:ALn
  Delay (ns):              0.887
  Slack (ns):             18.760
  Arrival (ns):            9.527
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.240
  Skew (ns):               0.000
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  data required time                                 28.272
  data arrival time                          -       10.119
  slack                                              18.153
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.623          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.814                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.130                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.521          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.651                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.738                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     1.381          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc
  10.119                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn (r)
                                    
  10.119                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.623          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.814                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.130                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.495          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.625                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.272                       EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
                                    
  28.272                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.274
  Arrival (ns):           16.982
  Setup (ns):             -0.941
  Minimum Period (ns):    32.082
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.161
  Arrival (ns):           16.888
  Setup (ns):             -0.941
  Minimum Period (ns):    31.894
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.133
  Arrival (ns):           16.825
  Setup (ns):             -0.941
  Minimum Period (ns):    31.768
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):             16.483
  Arrival (ns):           16.483
  Setup (ns):             -0.941
  Minimum Period (ns):    15.542
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.746
  Arrival (ns):           16.467
  Setup (ns):             -0.941
  Minimum Period (ns):    31.052
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       16.982
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.573          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.860                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  8.176                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YR (r)
               +     0.532          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbr_net_1
  8.708                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.816                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:Q (f)
               +     0.678          net: ident_coreinst/IICE_INST/b3_SoW/ttdo
  9.494                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:C (f)
               +     0.221          cell: ADLIB:CFG4
  9.715                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:Y (r)
               +     0.224          net: ident_coreinst/IICE_INST/N_13
  9.939                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:B (r)
               +     0.143          cell: ADLIB:CFG2
  10.082                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:Y (f)
               +     0.600          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_61
  10.682                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:B (f)
               +     0.087          cell: ADLIB:CFG4
  10.769                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.093          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  10.862                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.087          cell: ADLIB:CFG4
  10.949                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.759          net: ident_coreinst/b3_PLF_0_2
  11.708                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.147          cell: ADLIB:CFG4
  11.855                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.609          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.464                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.143          cell: ADLIB:CFG3
  12.607                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.300          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  12.907                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.311          cell: ADLIB:CFG4
  13.218                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.246          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.464                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  15.663                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  16.982                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  16.982                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.486
  Arrival (ns):            3.486
  Setup (ns):              0.201
  External Setup (ns):    -2.089
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[32]:D
  Delay (ns):              3.486
  Arrival (ns):            3.486
  Setup (ns):              0.201
  External Setup (ns):    -2.103
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7]:D
  Delay (ns):              3.465
  Arrival (ns):            3.465
  Setup (ns):              0.201
  External Setup (ns):    -2.112
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.457
  Arrival (ns):            3.457
  Setup (ns):              0.201
  External Setup (ns):    -2.119
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.347
  Arrival (ns):            3.347
  Setup (ns):              0.201
  External Setup (ns):    -2.243
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  data required time                                    N/C
  data arrival time                          -        3.486
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.116          net: ident_coreinst/IICE_comm2iice[7]
  3.486                        ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D (r)
                                    
  3.486                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.381          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7:An (f)
               +     0.212          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7:YR (r)
               +     0.346          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7_rgbr_net_1
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.721
  Arrival (ns):            7.822
  Clock to Out (ns):       7.822
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.656
  Arrival (ns):            7.757
  Clock to Out (ns):       7.757
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.822
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     1.101          net: vme_int_instance/DS
  1.101                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.209                        vme_int_instance/DSINHIB:Q (f)
               +     0.056          net: vme_int_instance/DSINHIB
  1.265                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  1.561                        vme_int_instance/DS1L:Y (f)
               +     3.030          net: DS0L_c
  4.591                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  4.921                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.418                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.822                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.822                        DS0L (f)
                                    
  7.822                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[32]:D
  Delay (ns):              3.694
  Slack (ns):              8.391
  Arrival (ns):            7.466
  Required (ns):          15.857
  Setup (ns):              0.254
  Minimum Period (ns):     8.218
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[58]:D
  Delay (ns):              2.896
  Slack (ns):              9.154
  Arrival (ns):            6.693
  Required (ns):          15.847
  Setup (ns):              0.254
  Minimum Period (ns):     6.692
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.35.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[70]:D
  Delay (ns):              2.706
  Slack (ns):              9.334
  Arrival (ns):            6.511
  Required (ns):          15.845
  Setup (ns):              0.254
  Minimum Period (ns):     6.332
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.1.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[3]:D
  Delay (ns):              2.660
  Slack (ns):              9.409
  Arrival (ns):            6.455
  Required (ns):          15.864
  Setup (ns):              0.254
  Minimum Period (ns):     6.182
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.21.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[43]:D
  Delay (ns):              2.410
  Slack (ns):              9.701
  Arrival (ns):            6.198
  Required (ns):          15.899
  Setup (ns):              0.254
  Minimum Period (ns):     5.598
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[32]:D
  data required time                                 15.857
  data arrival time                          -        7.466
  slack                                               8.391
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.595          net: DCLK00_buf/U_GB_YWn
  2.946                        DCLK00_buf/U_GB_RGB1_RGB8:An (r)
               +     0.248          cell: ADLIB:RGB
  3.194                        DCLK00_buf/U_GB_RGB1_RGB8:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB8_rgbl_net_1
  3.772                        dout_inbuf_instance.16.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.898                        dout_inbuf_instance.16.DDR_IN_inst:QR (r)
               +     3.568          net: GBTX_DOUT_rise[16]
  7.466                        GBTx_interface_instance/data_from_gbtx[32]:D (r)
                                    
  7.466                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.581          net: DCLK00_buf/U_GB_YWn
  15.308                       DCLK00_buf/U_GB_RGB1_RGB41:An (f)
               +     0.316          cell: ADLIB:RGB
  15.624                       DCLK00_buf/U_GB_RGB1_RGB41:YR (r)
               +     0.487          net: DCLK00_buf/U_GB_RGB1_RGB41_rgbr_net_1
  16.111                       GBTx_interface_instance/data_from_gbtx[32]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.857                       GBTx_interface_instance/data_from_gbtx[32]:D
                                    
  15.857                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.526
  Arrival (ns):            5.142
  Required (ns):          14.668
  Setup (ns):              0.228
  External Setup (ns):    -1.026
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.640
  data arrival time                          -        5.182
  slack                                               9.458
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.386          net: DCLK00_buf/U_GB_YWn_GEast
  14.330                       DCLK00_buf/U_GB_RGB1_RGB74:An (r)
               +     0.165          cell: ADLIB:RGB
  14.495                       DCLK00_buf/U_GB_RGB1_RGB74:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB74_rgbl_net_1
  14.902                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.640                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.640                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB74:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB74:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB74_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn
  Delay (ns):              3.020
  Slack (ns):             21.615
  Arrival (ns):            6.654
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     3.385
  Skew (ns):               0.012
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/full_r:ALn
  Delay (ns):              3.020
  Slack (ns):             21.615
  Arrival (ns):            6.654
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     3.385
  Skew (ns):               0.012
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[1]:ALn
  Delay (ns):              3.020
  Slack (ns):             21.615
  Arrival (ns):            6.654
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     3.385
  Skew (ns):               0.012
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:ALn
  Delay (ns):              3.020
  Slack (ns):             21.615
  Arrival (ns):            6.654
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     3.385
  Skew (ns):               0.012
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
  Delay (ns):              3.020
  Slack (ns):             21.615
  Arrival (ns):            6.654
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     3.385
  Skew (ns):               0.012
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn
  data required time                                 28.269
  data arrival time                          -        6.654
  slack                                              21.615
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YWn (f)
               +     0.581          net: DCLK00_buf/U_GB_YWn
  2.808                        DCLK00_buf/U_GB_RGB1_RGB37:An (f)
               +     0.316          cell: ADLIB:RGB
  3.124                        DCLK00_buf/U_GB_RGB1_RGB37:YR (r)
               +     0.510          net: DCLK00_buf/U_GB_RGB1_RGB37_rgbr_net_1
  3.634                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.721                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.933          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.654                        GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn (r)
                                    
  6.654                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YEn (f)
               +     0.564          net: DCLK00_buf/U_GB_YWn_GEast
  27.791                       DCLK00_buf/U_GB_RGB1_RGB46:An (f)
               +     0.317          cell: ADLIB:RGB
  28.108                       DCLK00_buf/U_GB_RGB1_RGB46:YL (r)
               +     0.514          net: DCLK00_buf/U_GB_RGB1_RGB46_rgbl_net_1
  28.622                       GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[3]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.269                       GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[3]:ALn
                                    
  28.269                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.338
  Slack (ns):             11.387
  Arrival (ns):           10.613
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C17/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.308
  Slack (ns):             15.979
  Arrival (ns):           12.578
  Required (ns):          28.557
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/regs.ctrl2_rep[8]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/memwaddr_r[4]:EN
  Delay (ns):              7.840
  Slack (ns):             16.181
  Arrival (ns):           12.159
  Required (ns):          28.340
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/regs.ctrl2_rep[8]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/memwaddr_r[2]:EN
  Delay (ns):              7.840
  Slack (ns):             16.181
  Arrival (ns):           12.159
  Required (ns):          28.340
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/regs.ctrl2_rep[8]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/memwaddr_r[0]:EN
  Delay (ns):              7.840
  Slack (ns):             16.181
  Arrival (ns):           12.159
  Required (ns):          28.340
  Setup (ns):              0.308
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.613
  slack                                              11.387
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.602          net: fpgack40_buf/U_GB_YWn
  3.451                        fpgack40_buf/U_GB_RGB1_RGB35:An (f)
               +     0.317          cell: ADLIB:RGB
  3.768                        fpgack40_buf/U_GB_RGB1_RGB35:YL (r)
               +     0.507          net: fpgack40_buf/U_GB_RGB1_RGB35_rgbl_net_1
  4.275                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.383                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.059          net: GBTX_RESETB_c
  7.442                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.772                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.075                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.613                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.613                       GBTX_RESETB (f)
                                    
  10.613                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

Info: The maximum frequency of this clock domain is limited by the period of pin CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain rx_clk

Info: The maximum frequency of this clock domain is limited by the period of pin CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[16]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16]
  Delay (ns):              1.665
  Slack (ns):              1.288
  Arrival (ns):            7.069
  Required (ns):           8.357
  Setup (ns):              0.271
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4]
  Delay (ns):              1.561
  Slack (ns):              1.387
  Arrival (ns):            6.954
  Required (ns):           8.341
  Setup (ns):              0.287
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[14]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14]
  Delay (ns):              1.569
  Slack (ns):              1.396
  Arrival (ns):            6.962
  Required (ns):           8.358
  Setup (ns):              0.270
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[13]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13]
  Delay (ns):              1.558
  Slack (ns):              1.411
  Arrival (ns):            6.951
  Required (ns):           8.362
  Setup (ns):              0.266
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2]
  Delay (ns):              1.575
  Slack (ns):              1.446
  Arrival (ns):            6.992
  Required (ns):           8.438
  Setup (ns):              0.190
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[16]:CLK
  To: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16]
  data required time                                  8.357
  data arrival time                          -        7.069
  slack                                               1.288
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.576          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.568                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.885                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:YL (r)
               +     0.519          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3_rgbl_net_1
  5.404                        CAEN_LINK_instance/I_conet_interf/rl_dti[16]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.512                        CAEN_LINK_instance/I_conet_interf/rl_dti[16]:Q (f)
               +     1.290          net: CAEN_LINK_instance/I_conet_interf/rl_dti[16]
  6.802                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/CFG_31:B (f)
               +     0.201          cell: ADLIB:CFG2_IP_BC
  7.003                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/CFG_31:IPB (f)
               +     0.066          net: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/B_DIN_net[16]
  7.069                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16] (f)
                                    
  7.069                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.484          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.484                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/FF_24:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  8.543                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/FF_24:IPCLKn (f)
               +     0.085          net: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/B_CLK_net
  8.628                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK (r)
               -     0.271          Library setup time: ADLIB:RAM1K18_IP
  8.357                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16]
                                    
  8.357                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              1.696
  Slack (ns):             10.491
  Arrival (ns):            5.968
  Required (ns):          16.459
  Setup (ns):              0.254
  Minimum Period (ns):     4.018
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.659
  Slack (ns):             11.485
  Arrival (ns):            4.974
  Required (ns):          16.459
  Setup (ns):              0.254
  Minimum Period (ns):     2.030
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/isram_raddr[3]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C25/INST_RAM1K18_IP:A_ADDR[3]
  Delay (ns):             10.958
  Slack (ns):             13.599
  Arrival (ns):           15.261
  Required (ns):          28.860
  Setup (ns):              0.584
  Minimum Period (ns):    11.401
  Operating Conditions:    WORST

Path 4
  From: I2C_CORE_instance/I2C_AUX/COREI2C_0/G0a.0.ui2c/fsmsta[9]:CLK
  To:   I2C_CORE_instance/I2C_AUX/COREI2C_0/G0a.0.ui2c/serdat[7]:D
  Delay (ns):             11.073
  Slack (ns):             13.661
  Arrival (ns):           15.391
  Required (ns):          29.052
  Setup (ns):              0.254
  Minimum Period (ns):    11.339
  Operating Conditions:    WORST

Path 5
  From: I2C_CORE_instance/I2C_AUX/COREI2C_0/G0a.0.ui2c/fsmsta[9]:CLK
  To:   I2C_CORE_instance/I2C_AUX/COREI2C_0/G0a.0.ui2c/serdat[6]:D
  Delay (ns):             11.069
  Slack (ns):             13.666
  Arrival (ns):           15.387
  Required (ns):          29.053
  Setup (ns):              0.254
  Minimum Period (ns):    11.334
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKS:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.459
  data arrival time                          -        5.968
  slack                                              10.491
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB38:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB38:YL (r)
               +     0.490          net: fpgack40_buf/U_GB_RGB1_RGB38_rgbl_net_1
  4.272                        vme_int_instance/DTACKS:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.359                        vme_int_instance/DTACKS:Q (r)
               +     1.462          net: vme_int_instance/DTACKS
  5.821                        vme_int_instance/DTACKSN_3:A (r)
               +     0.074          cell: ADLIB:CFG2
  5.895                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.073          net: vme_int_instance/DTACKSN_3
  5.968                        vme_int_instance/DTACKSN:D (r)
                                    
  5.968                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.597          net: fpgack40_buf/U_GB_YWn_GEast
  15.931                       fpgack40_buf/U_GB_RGB1_RGB58:An (r)
               +     0.248          cell: ADLIB:RGB
  16.179                       fpgack40_buf/U_GB_RGB1_RGB58:YL (f)
               +     0.534          net: fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1
  16.713                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.459                       vme_int_instance/DTACKSN:D
                                    
  16.459                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[10]
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              8.301
  Slack (ns):             16.597
  Arrival (ns):           12.301
  Required (ns):          28.898
  Setup (ns):              0.254
  External Setup (ns):     4.403
  Operating Conditions:    WORST

Path 2
  From: VDB[2]
  To:   vme_int_instance/lb_rdata_i[1]:D
  Delay (ns):              8.041
  Slack (ns):             16.858
  Arrival (ns):           12.041
  Required (ns):          28.899
  Setup (ns):              0.254
  External Setup (ns):     4.142
  Operating Conditions:    WORST

Path 3
  From: VDB[5]
  To:   vme_int_instance/lb_rdata_i[4]:D
  Delay (ns):              7.958
  Slack (ns):             17.029
  Arrival (ns):           11.958
  Required (ns):          28.987
  Setup (ns):              0.174
  External Setup (ns):     3.971
  Operating Conditions:    WORST

Path 4
  From: VDB[9]
  To:   vme_int_instance/lb_rdata_i[8]:D
  Delay (ns):              7.863
  Slack (ns):             17.050
  Arrival (ns):           11.863
  Required (ns):          28.913
  Setup (ns):              0.254
  External Setup (ns):     3.950
  Operating Conditions:    WORST

Path 5
  From: VDB[1]
  To:   vme_int_instance/lb_rdata_i[0]:D
  Delay (ns):              7.844
  Slack (ns):             17.057
  Arrival (ns):           11.844
  Required (ns):          28.901
  Setup (ns):              0.254
  External Setup (ns):     3.943
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[10]
  To: vme_int_instance/lb_rdata_i[9]:D
  data required time                                 28.898
  data arrival time                          -       12.301
  slack                                              16.597
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[10] (f)
               +     0.000          net: VDB[10]
  4.000                        VDB_iobuf[10]/U0/U_IOPAD:PAD (f)
               +     1.152          cell: ADLIB:IOPAD_BI
  5.152                        VDB_iobuf[10]/U0/U_IOPAD:Y (f)
               +     0.005          net: VDB_iobuf[10]/U0/YIN1
  5.157                        VDB_iobuf[10]/U0/U_IOINFF:A (f)
               +     0.079          cell: ADLIB:IOINFF_BYPASS
  5.236                        VDB_iobuf[10]/U0/U_IOINFF:Y (f)
               +     4.909          net: VDB_in[10]
  10.145                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[9]:C (f)
               +     0.164          cell: ADLIB:ARI1_CC
  10.309                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[9]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[9]
  10.404                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[9]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  10.503                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[9]:Y (r)
               +     1.004          net: vme_int_instance/lb_rdata_i_38_m23[9]
  11.507                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:D (r)
               +     0.282          cell: ADLIB:ARI1_CC
  11.789                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:Y (r)
               +     0.235          net: vme_int_instance/lb_rdata_i_38_m29[9]
  12.024                       vme_int_instance/lb_rdata_i_38[9]:D (r)
               +     0.202          cell: ADLIB:CFG4
  12.226                       vme_int_instance/lb_rdata_i_38[9]:Y (r)
               +     0.075          net: vme_int_instance/lb_rdata_i_38[9]
  12.301                       vme_int_instance/lb_rdata_i[9]:D (r)
                                    
  12.301                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB46:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB46:YL (r)
               +     0.488          net: fpgack40_buf/U_GB_RGB1_RGB46_rgbl_net_1
  29.152                       vme_int_instance/lb_rdata_i[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.898                       vme_int_instance/lb_rdata_i[9]:D
                                    
  28.898                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):             10.016
  Slack (ns):              6.687
  Arrival (ns):           14.313
  Required (ns):          21.000
  Clock to Out (ns):      14.313
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):             10.006
  Slack (ns):              6.697
  Arrival (ns):           14.303
  Required (ns):          21.000
  Clock to Out (ns):      14.303
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.581
  Slack (ns):              7.122
  Arrival (ns):           13.878
  Required (ns):          21.000
  Clock to Out (ns):      13.878
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.537
  Slack (ns):              7.166
  Arrival (ns):           13.834
  Required (ns):          21.000
  Clock to Out (ns):      13.834
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              9.337
  Slack (ns):              7.366
  Arrival (ns):           13.634
  Required (ns):          21.000
  Clock to Out (ns):      13.634
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       14.313
  slack                                               6.687
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB58:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB58:YL (r)
               +     0.515          net: fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1
  4.297                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.384                        vme_int_instance/NOEADWi:Q (r)
               +     1.650          net: NOEADW_c
  6.034                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  6.134                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     2.462          net: NOEADW_c_i
  8.596                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.926                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.581                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  14.313                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  14.313                       AML[2] (f)
                                    
  14.313                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.670
  Slack (ns):             10.517
  Arrival (ns):            5.899
  Required (ns):          16.416
  Recovery (ns):           0.353
  Minimum Period (ns):     3.966
  Skew (ns):              -0.040
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C11/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.468
  Slack (ns):             15.413
  Arrival (ns):           13.738
  Required (ns):          29.151
  Recovery (ns):           0.327
  Minimum Period (ns):     9.587
  Skew (ns):              -0.208
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C31/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.258
  Slack (ns):             15.621
  Arrival (ns):           13.528
  Required (ns):          29.149
  Recovery (ns):           0.327
  Minimum Period (ns):     9.379
  Skew (ns):              -0.206
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C24/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              8.884
  Slack (ns):             15.994
  Arrival (ns):           13.154
  Required (ns):          29.148
  Recovery (ns):           0.327
  Minimum Period (ns):     9.006
  Skew (ns):              -0.205
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[1]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C11/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              8.877
  Slack (ns):             16.013
  Arrival (ns):           13.138
  Required (ns):          29.151
  Recovery (ns):           0.327
  Minimum Period (ns):     8.987
  Skew (ns):              -0.217
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.416
  data arrival time                          -        5.899
  slack                                              10.517
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.597          net: fpgack40_buf/U_GB_YWn_GEast
  3.431                        fpgack40_buf/U_GB_RGB1_RGB58:An (r)
               +     0.248          cell: ADLIB:RGB
  3.679                        fpgack40_buf/U_GB_RGB1_RGB58:YL (f)
               +     0.550          net: fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1
  4.229                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.337                        vme_int_instance/DTACKSN:Q (f)
               +     0.302          net: vme_int_instance/DTACKSN
  4.639                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.221          cell: ADLIB:CFG3
  4.860                        vme_int_instance/un23_active_high_reset:Y (r)
               +     1.039          net: vme_int_instance/un23_active_high_reset_i
  5.899                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.899                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  15.965                       fpgack40_buf/U_GB_RGB1_RGB58:An (f)
               +     0.317          cell: ADLIB:RGB
  16.282                       fpgack40_buf/U_GB_RGB1_RGB58:YL (r)
               +     0.487          net: fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1
  16.769                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.416                       vme_int_instance/DRLTC:ALn
                                    
  16.416                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              3.517
  Slack (ns):             18.655
  Arrival (ns):           10.374
  Required (ns):          29.029
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.523
  Slack (ns):             18.660
  Arrival (ns):           10.371
  Required (ns):          29.031
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              3.316
  Slack (ns):             18.848
  Arrival (ns):           10.164
  Required (ns):          29.012
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              3.227
  Slack (ns):             18.932
  Arrival (ns):           10.084
  Required (ns):          29.016
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: vme_int_instance/event_data[16]:D
  data required time                                 29.029
  data arrival time                          -       10.374
  slack                                              18.655
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.024                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.517          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  6.857                        clock_selection[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.944                        clock_selection[0]:Q (r)
               +     1.488          net: CLKLEDR_c
  8.432                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:D (r)
               +     0.292          cell: ADLIB:CFG4
  8.724                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:Y (r)
               +     0.693          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]
  9.417                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:B (r)
               +     0.292          cell: ADLIB:CFG4
  9.709                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:Y (r)
               +     0.351          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]
  10.060                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:A (r)
               +     0.074          cell: ADLIB:CFG4
  10.134                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:Y (r)
               +     0.093          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]
  10.227                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:C (r)
               +     0.074          cell: ADLIB:CFG3
  10.301                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:Y (r)
               +     0.073          net: vme_int_instance/event_data_13[16]
  10.374                       vme_int_instance/event_data[16]:D (r)
                                    
  10.374                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  28.465                       fpgack40_buf/U_GB_RGB1_RGB58:An (f)
               +     0.317          cell: ADLIB:RGB
  28.782                       fpgack40_buf/U_GB_RGB1_RGB58:YL (r)
               +     0.501          net: fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1
  29.283                       vme_int_instance/event_data[16]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.029                       vme_int_instance/event_data[16]:D
                                    
  29.029                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.618
  Arrival (ns):            6.503
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.086
  Slack (ns):             -1.618
  Arrival (ns):            6.503
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.866
  Slack (ns):             -1.367
  Arrival (ns):            6.270
  Required (ns):           4.903
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.479
  Slack (ns):             -0.911
  Arrival (ns):            5.892
  Required (ns):           4.981
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.467
  Slack (ns):             -0.900
  Arrival (ns):            5.881
  Required (ns):           4.981
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.885
  data arrival time                          -        6.503
  slack                                              -1.618
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.572                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.889                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.528          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  5.417                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.525                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.355          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  5.880                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  5.979                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.503                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.503                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.600          net: fpgack40_buf/U_GB_YWn
  4.449                        fpgack40_buf/U_GB_RGB1_RGB55:An (f)
               +     0.317          cell: ADLIB:RGB
  4.766                        fpgack40_buf/U_GB_RGB1_RGB55:YL (r)
               +     0.472          net: fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1
  5.238                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.885                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.885                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.211
  Slack (ns):             -1.807
  Arrival (ns):            6.692
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.211
  Slack (ns):             -1.807
  Arrival (ns):            6.692
  Required (ns):           4.885
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.590
  Slack (ns):             -1.087
  Arrival (ns):            6.075
  Required (ns):           4.988
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.478
  Slack (ns):             -0.982
  Arrival (ns):            5.962
  Required (ns):           4.980
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.476
  Slack (ns):             -0.965
  Arrival (ns):            5.963
  Required (ns):           4.998
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.885
  data arrival time                          -        6.692
  slack                                              -1.807
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.572          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.639                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.956                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.525          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  5.481                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.589                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.432          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  6.021                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.168                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.692                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.692                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.600          net: fpgack40_buf/U_GB_YWn
  4.449                        fpgack40_buf/U_GB_RGB1_RGB55:An (f)
               +     0.317          cell: ADLIB:RGB
  4.766                        fpgack40_buf/U_GB_RGB1_RGB55:YL (r)
               +     0.472          net: fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1
  5.238                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.885                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.885                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.782
  Slack (ns):             14.241
  Arrival (ns):           14.782
  Required (ns):          29.023
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[2]:D
  Delay (ns):              9.349
  Slack (ns):             15.557
  Arrival (ns):           13.349
  Required (ns):          28.906
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[3]:D
  Delay (ns):              9.347
  Slack (ns):             15.559
  Arrival (ns):           13.347
  Required (ns):          28.906
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[4]:D
  Delay (ns):              9.347
  Slack (ns):             15.570
  Arrival (ns):           13.347
  Required (ns):          28.917
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[5]:D
  Delay (ns):              9.346
  Slack (ns):             15.571
  Arrival (ns):           13.346
  Required (ns):          28.917
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.023
  data arrival time                          -       14.782
  slack                                              14.241
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.636          net: GBTX_RXRDY_0
  9.791                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.087          cell: ADLIB:CFG4
  9.878                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.823          net: GBTx_interface_instance/bunch_reset_clk
  10.701                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.296          cell: ADLIB:CFG4
  10.997                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.081          net: bunch_reset_delay
  12.078                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.087          cell: ADLIB:CFG3
  12.165                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.617          net: vme_int_instance/BUNCH_RES_2
  14.782                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.782                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB46:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB46:YR (r)
               +     0.518          net: fpgack40_buf/U_GB_RGB1_RGB46_rgbr_net_1
  29.182                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.023                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.023                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.590
  Arrival (ns):           12.590

Path 2
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.590
  Arrival (ns):           12.590

Path 3
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.320
  Arrival (ns):           12.320

Path 4
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.861
  Arrival (ns):           11.861

Path 5
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.861
  Arrival (ns):           11.861


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.590
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB38:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB38:YL (r)
               +     0.438          net: fpgack40_buf/U_GB_RGB1_RGB38_rgbl_net_1
  4.220                        lvFPGA_SCOPE_m2:C (r)
               +     0.158          cell: ADLIB:CFG3
  4.378                        lvFPGA_SCOPE_m2:Y (r)
               +     0.090          net: lvFPGA_SCOPE_m2
  4.468                        lvFPGA_SCOPE_1_2:B (r)
               +     0.100          cell: ADLIB:CFG3
  4.568                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.865          net: lvFPGA_SCOPE_1_2
  5.433                        lvFPGA_SCOPE:B (f)
               +     0.147          cell: ADLIB:CFG3
  5.580                        lvFPGA_SCOPE:Y (r)
               +     3.419          net: lvFPGA_SCOPE_c
  8.999                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  9.185                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.423                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.590                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.590                       lvFPGA_SCOPE (r)
                                    
  12.590                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

