
---------- Begin Simulation Statistics ----------
final_tick                               2026551627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703624                       # Number of bytes of host memory used
host_op_rate                                    80070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29504.08                       # Real time elapsed on the host
host_tick_rate                               68687167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354793624                       # Number of instructions simulated
sim_ops                                    2362402534                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.026552                       # Number of seconds simulated
sim_ticks                                2026551627000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.962019                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              312587493                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           355366438                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         40700106                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        464422506                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          37726201                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       38465757                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          739556                       # Number of indirect misses.
system.cpu0.branchPred.lookups              597025018                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3960912                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         22123672                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555013618                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59509013                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419528                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      124158527                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224727384                       # Number of instructions committed
system.cpu0.commit.committedOps            2228534551                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3748238180                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.594555                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.345618                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2666627904     71.14%     71.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    641303105     17.11%     88.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    154636775      4.13%     92.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    150981931      4.03%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45757392      1.22%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15693287      0.42%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8657415      0.23%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5071358      0.14%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59509013      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3748238180                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162154                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150838929                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691541705                       # Number of loads committed
system.cpu0.commit.membars                    7608907                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608913      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238702670     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695343564     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264759872     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228534551                       # Class of committed instruction
system.cpu0.commit.refs                     960103464                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224727384                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228534551                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.817815                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.817815                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            739208440                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             18589157                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           305080871                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2399794817                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1363280908                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1646741403                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              22139461                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23585571                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10802054                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  597025018                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                412477363                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2413686226                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12772775                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2446674224                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               81431864                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147627                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1327769711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         350313694                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.604992                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3782172266                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.647903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905671                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2057133601     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1278961413     33.82%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234124055      6.19%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168093015      4.44%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32850371      0.87%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6082383      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1119567      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807394      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3782172266                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      261969535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            24062966                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               564448520                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.577161                       # Inst execution rate
system.cpu0.iew.exec_refs                  1034820969                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 272535471                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              597347565                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            759413226                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810857                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10615254                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           274344148                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2352637386                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            762285498                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17014489                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2334119573                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3777907                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11826612                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              22139461                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19797490                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       245890                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36612448                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        88855                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16932                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7966310                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     67871521                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5782389                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16932                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2006905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      22056061                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1038473278                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2310635990                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839949                       # average fanout of values written-back
system.cpu0.iew.wb_producers                872264535                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571354                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2310851441                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2848476323                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1490600420                       # number of integer regfile writes
system.cpu0.ipc                              0.550111                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.550111                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611831      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1281994541     54.53%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650195      0.79%     55.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802408      0.16%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           769885957     32.75%     88.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          269189077     11.45%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2351134062                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               106                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4756017                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002023                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 751472     15.80%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    27      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3368275     70.82%     86.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               636239     13.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2348278191                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8489503189                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2310635939                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2476755715                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2341217391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2351134062                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419995                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      124102832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           306892                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           467                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36064065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3782172266                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.621636                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.849954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2137930071     56.53%     56.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1111512299     29.39%     85.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          386477073     10.22%     96.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          125872114      3.33%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16332666      0.43%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1635303      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1674471      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             408882      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             329387      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3782172266                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.581368                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35704805                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8328061                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           759413226                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          274344148                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4044141801                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8962819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              648223825                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421273652                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25477556                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1384782627                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27013513                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               106570                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2908738146                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2387309185                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1553830405                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1633956174                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              39987801                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              22139461                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             92852799                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               132556749                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2908738102                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        217380                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8862                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53459595                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8848                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6041385104                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4739371701                       # The number of ROB writes
system.cpu0.timesIdled                       40798523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.661026                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17818054                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19023979                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1791698                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32169678                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            926497                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         940036                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13539                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35412950                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47822                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1389499                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517034                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2965572                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13915162                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066240                       # Number of instructions committed
system.cpu1.commit.committedOps             133867983                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    724224948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184843                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.841593                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    668148181     92.26%     92.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27848349      3.85%     96.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9532642      1.32%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8871356      1.22%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2073395      0.29%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       853437      0.12%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3469171      0.48%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       462845      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2965572      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    724224948                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457091                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272222                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890006                       # Number of loads committed
system.cpu1.commit.membars                    7603257                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603257      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450668     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691579     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122335      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133867983                       # Class of committed instruction
system.cpu1.commit.refs                      48813926                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066240                       # Number of Instructions Simulated
system.cpu1.committedOps                    133867983                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.600018                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.600018                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            642078289                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418497                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17054439                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153490909                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23047541                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51789281                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1390829                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1182202                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8631069                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35412950                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23191985                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    700031300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350099                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155514520                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3586056                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048619                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25112680                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18744551                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.213509                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         726937009                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.219162                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.659325                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               629712040     86.63%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                58154494      8.00%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23434215      3.22%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10692786      1.47%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3363645      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718592      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860926      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     301      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           726937009                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1436232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1497743                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31491344                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197319                       # Inst execution rate
system.cpu1.iew.exec_refs                    51991445                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12364034                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              547896069                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40077657                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802304                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1470132                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12772416                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147765323                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39627411                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1281119                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143722006                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2810737                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6121185                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1390829                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13708745                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        61771                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1132208                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        41607                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1616                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5388                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3187651                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       848496                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1616                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       508867                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988876                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82262530                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142648579                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842788                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69329911                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195845                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142703383                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178610961                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95818622                       # number of integer regfile writes
system.cpu1.ipc                              0.178571                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178571                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603364      5.24%      5.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85054958     58.66%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43729627     30.16%     94.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8615026      5.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145003125                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4047317                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027912                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 625530     15.46%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3079711     76.09%     91.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               342072      8.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141447062                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1021279803                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142648567                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161663958                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136359566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145003125                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405757                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13897339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           289255                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5868703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    726937009                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.199471                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          636739798     87.59%     87.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59068848      8.13%     95.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18143942      2.50%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6101732      0.84%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4910362      0.68%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             694620      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             885804      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             223399      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             168504      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      726937009                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.199078                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23819915                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2315247                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40077657                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12772416                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       728373241                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3324709321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              589838475                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324670                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24608192                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26057779                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6490191                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                93656                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189065740                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151345504                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101618320                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54477403                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22181956                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1390829                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             55148307                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12293650                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189065728                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24216                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               652                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52405124                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           652                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   869042209                       # The number of ROB reads
system.cpu1.rob.rob_writes                  298286175                       # The number of ROB writes
system.cpu1.timesIdled                          56385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23842471                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21073285                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47562309                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             401028                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3757886                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25577088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      51046600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       744855                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       208171                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96846707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7481630                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193684032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7689801                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20851560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5544205                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19925172                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4723265                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4723260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20851560                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1786                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     76621414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               76621414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1991617600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1991617600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25577217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25577217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25577217                       # Request fanout histogram
system.membus.respLayer1.occupancy       131371051209                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         78343409856                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    497934888.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   801342643.055694                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        64000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1834452000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2022070213000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4481414000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    354724491                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       354724491                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    354724491                       # number of overall hits
system.cpu0.icache.overall_hits::total      354724491                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57752872                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57752872                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57752872                       # number of overall misses
system.cpu0.icache.overall_misses::total     57752872                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 734527456995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 734527456995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 734527456995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 734527456995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    412477363                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    412477363                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    412477363                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    412477363                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140015                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140015                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140015                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12718.457655                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12718.457655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12718.457655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12718.457655                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3111                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.432836                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     51842024                       # number of writebacks
system.cpu0.icache.writebacks::total         51842024                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5910815                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5910815                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5910815                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5910815                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     51842057                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     51842057                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     51842057                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     51842057                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 633094442496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 633094442496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 633094442496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 633094442496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125685                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125685                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125685                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125685                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12211.985387                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12211.985387                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12211.985387                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12211.985387                       # average overall mshr miss latency
system.cpu0.icache.replacements              51842024                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    354724491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      354724491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57752872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57752872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 734527456995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 734527456995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    412477363                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    412477363                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12718.457655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12718.457655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5910815                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5910815                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     51842057                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     51842057                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 633094442496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 633094442496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125685                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125685                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12211.985387                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12211.985387                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          406565134                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         51842024                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.842385                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        876796782                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       876796782                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    924256536                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       924256536                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    924256536                       # number of overall hits
system.cpu0.dcache.overall_hits::total      924256536                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57174425                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57174425                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57174425                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57174425                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2063124998177                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2063124998177                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2063124998177                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2063124998177                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    981430961                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    981430961                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    981430961                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    981430961                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058256                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058256                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058256                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058256                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36084.752897                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36084.752897                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36084.752897                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36084.752897                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16218626                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2192167                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           267363                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17944                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.661445                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   122.167131                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41279724                       # number of writebacks
system.cpu0.dcache.writebacks::total         41279724                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17352477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17352477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17352477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17352477                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39821948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39821948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39821948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39821948                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 860722273339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 860722273339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 860722273339                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 860722273339                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040575                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040575                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040575                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040575                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21614.268427                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21614.268427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21614.268427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21614.268427                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41279724                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    671977756                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      671977756                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44699198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44699198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1334084094000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1334084094000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716676954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716676954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29845.817234                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29845.817234                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9676135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9676135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35023063                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35023063                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 640097689500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 640097689500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18276.462270                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18276.462270                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252278780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252278780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12475227                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12475227                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 729040904177                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 729040904177                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264754007                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264754007                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58439.089259                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58439.089259                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7676342                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7676342                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4798885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4798885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 220624583839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 220624583839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45974.134375                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45974.134375                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4534                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4534                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237599                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237599                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7023.708422                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7023.708422                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1399                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1399                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       840500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       840500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002354                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002354                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024643                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024643                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4593.103448                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4593.103448                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       521000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       521000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024643                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024643                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3593.103448                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3593.103448                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336680                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336680                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465187                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465187                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127368686000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127368686000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86929.986411                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86929.986411                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465187                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465187                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125903499000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125903499000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85929.986411                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85929.986411                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995131                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          967890737                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41286909                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.443042                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995131                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2011776259                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2011776259                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            51752044                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37131366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               58830                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              731596                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89673836                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           51752044                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37131366                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              58830                       # number of overall hits
system.l2.overall_hits::.cpu1.data             731596                       # number of overall hits
system.l2.overall_hits::total                89673836                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             90010                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4146055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2901613                       # number of demand (read+write) misses
system.l2.demand_misses::total                7145505                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            90010                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4146055                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7827                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2901613                       # number of overall misses
system.l2.overall_misses::total               7145505                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8746079960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 458017435266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    779773459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 330701929771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     798245218456                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8746079960                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 458017435266                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    779773459                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 330701929771                       # number of overall miss cycles
system.l2.overall_miss_latency::total    798245218456                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        51842054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41277421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3633209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96819341                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       51842054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41277421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3633209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96819341                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.117422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.798636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.117422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.798636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 97167.869792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110470.660728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99626.096716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113971.756320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111712.918605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 97167.869792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110470.660728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99626.096716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113971.756320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111712.918605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2252318                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     64897                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.706042                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17758397                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5544205                       # number of writebacks
system.l2.writebacks::total                   5544205                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            501                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         326559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         141925                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              469097                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           501                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        326559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        141925                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             469097                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        89509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3819496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2759688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6676408                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        89509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3819496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2759688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19123737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25800145                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7824817462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 392012321873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    695014960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 288252939434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 688785093729                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7824817462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 392012321873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    695014960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 288252939434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1850366062779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2539151156508                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.092532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.115742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.759573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.092532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.115742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.759573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266477                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87419.337296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102634.567983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90086.190538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104451.278345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103167.016415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87419.337296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102634.567983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90086.190538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104451.278345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96757.556474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98416.158378                       # average overall mshr miss latency
system.l2.replacements                       32883234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9300432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9300432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9300432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9300432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87152336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87152336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87152336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87152336                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19123737                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19123737                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1850366062779                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1850366062779                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96757.556474                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96757.556474                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5409.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2479.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       514500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       955000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.956522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.896552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19788.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19895.833333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3458928                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           330001                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3788929                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2795942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2139747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4935689                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 297405799554                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 231459395727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  528865195281                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6254870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2469748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8724618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.447002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.866383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106370.518256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108171.384620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107151.239732                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       150668                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        66715                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           217383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2645274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2073032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4718306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 256847142073                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 203126276545                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 459973418618                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.422914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.839370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97096.611570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97985.113855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97486.983383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      51752044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         58830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           51810874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        90010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8746079960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    779773459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9525853419                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     51842054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       51908711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.117422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 97167.869792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99626.096716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97364.528951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          501                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           613                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        89509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        97224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7824817462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    695014960                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8519832422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.115742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87419.337296                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90086.190538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87630.959660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33672438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       401595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34074033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1350113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       761866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2111979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 160611635712                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99242534044                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 259854169756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35022551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36186012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.654827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118961.624480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130262.453035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123038.235587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       175891                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        75210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       251101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1174222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       686656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1860878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 135165179800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  85126662889                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 220291842689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.590184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115110.413363                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123972.794076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118380.593832                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          260                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           72                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               332                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1925                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          438                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2363                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     39865409                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6509951                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46375360                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2185                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          510                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2695                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.881007                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.858824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.876809                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20709.303377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14862.901826                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19625.628438                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          496                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          579                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1429                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          355                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1784                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28489445                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7318461                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     35807906                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.654005                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.696078                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.661967                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19936.630511                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20615.383099                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20071.696188                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   211701598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32884143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.437802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.413171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.072459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.409581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.050256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.033653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.313026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1579083223                       # Number of tag accesses
system.l2.tags.data_accesses               1579083223                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5728576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     244784512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        493760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     176769152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1209012480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1636788480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5728576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       493760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6222336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    354829120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       354829120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          89509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3824758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2762018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18890820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25574820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5544205                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5544205                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2826760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        120788688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           243645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87226572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    596586075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             807671741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2826760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       243645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3070406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175090097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175090097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175090097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2826760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       120788688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          243645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87226572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    596586075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            982761837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5470417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     89509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3725600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2684329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18868941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019367734250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41922398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5154037                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25574820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5544205                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25574820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5544205                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 198726                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73788                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1362922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1373735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1659778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2844710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1609486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1617933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1615651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1555969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1511054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1519802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1694853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1410640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1408513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1417108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1377682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1396258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            410450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            391770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            410151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            366926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           296581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           290588                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1188320188119                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               126880470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1664121950619                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46828.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65578.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20517322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2908276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25574820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5544205                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3494845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3698626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2678364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2005696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1486758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1423941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1357926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1263661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1109234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  893655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 958170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2135656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 905369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 521077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 461342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 412702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 348916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 195724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  18623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 309332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 337745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 345346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 359856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 349490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 346600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 336668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  21832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  20688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  19881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7420885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.029579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.236185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.389759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2858328     38.52%     38.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2175205     29.31%     67.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       512711      6.91%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       341032      4.60%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       453376      6.11%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       309313      4.17%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       154060      2.08%     91.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        71599      0.96%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       545261      7.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7420885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.711735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.221870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1231.208731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       335166    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.321383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288720     86.14%     86.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6986      2.08%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26205      7.82%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8259      2.46%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2938      0.88%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1169      0.35%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              522      0.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              220      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               96      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335167                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1624070016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12718464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350104896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1636788480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            354829120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       801.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    807.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2026551611000                       # Total gap between requests
system.mem_ctrls.avgGap                      65122.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5728576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    238438400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       493760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    171797056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1207612224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350104896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2826760.455385132227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117657204.890936642885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 243645.408990116004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84773096.185227364302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 595895119.527591466904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172758932.629945784807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        89509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3824758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2762018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18890820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5544205                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4105368649                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 233971306776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    370250139                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 174011389048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1251663636007                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48603394375055                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45865.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61172.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47990.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63001.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66257.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8766521.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25584669180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13598574165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         83794397400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13756109400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159974196720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     409665588060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     433214277120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1139587812045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.328537                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1121142168017                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67670980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 837738478983                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27400449720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14563684410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         97390913760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14799321180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159974196720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     629870099910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     247778898720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1191777564420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.081522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 636743817716                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67670980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1322136829284                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20024678566.265060                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   94031585866.604553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     93.98%     93.98% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 716619514000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   364503306000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1662048321000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23120277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23120277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23120277                       # number of overall hits
system.cpu1.icache.overall_hits::total       23120277                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71708                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71708                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71708                       # number of overall misses
system.cpu1.icache.overall_misses::total        71708                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1700372000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1700372000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1700372000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1700372000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23191985                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23191985                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23191985                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23191985                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003092                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003092                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003092                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003092                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23712.444915                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23712.444915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23712.444915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23712.444915                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    80.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66625                       # number of writebacks
system.cpu1.icache.writebacks::total            66625                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5051                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5051                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5051                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5051                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66657                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66657                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66657                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66657                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1554022000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1554022000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1554022000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1554022000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002874                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002874                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002874                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002874                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23313.710488                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23313.710488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23313.710488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23313.710488                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66625                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23120277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23120277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1700372000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1700372000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23191985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23191985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003092                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003092                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23712.444915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23712.444915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5051                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5051                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66657                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66657                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1554022000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1554022000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23313.710488                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23313.710488                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994979                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22832969                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66625                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           342.708728                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        316741000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994979                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46450627                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46450627                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37816423                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37816423                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37816423                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37816423                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8559632                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8559632                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8559632                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8559632                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 942688515403                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 942688515403                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 942688515403                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 942688515403                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46376055                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46376055                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46376055                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46376055                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184570                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 110131.897657                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110131.897657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 110131.897657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110131.897657                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4536745                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1444585                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            60258                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10088                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.288675                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   143.198354                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3633599                       # number of writebacks
system.cpu1.dcache.writebacks::total          3633599                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6264827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6264827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6264827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6264827                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2294805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2294805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2294805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2294805                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 227685477712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 227685477712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 227685477712                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 227685477712                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049483                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049483                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049483                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049483                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99217.788750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99217.788750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99217.788750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99217.788750                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3633599                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33279615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33279615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4974534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4974534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 505694979500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 505694979500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38254149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38254149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130039                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130039                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101656.754080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101656.754080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3810831                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3810831                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1163703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1163703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 106306807000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 106306807000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030420                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030420                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91352.180926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91352.180926                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4536808                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4536808                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3585098                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3585098                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 436993535903                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 436993535903                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121906                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121906                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.441411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121891.657049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121891.657049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2453996                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2453996                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 121378670712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121378670712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139266                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139266                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107310.101752                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107310.101752                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6257000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6257000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41437.086093                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41437.086093                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096436                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096436                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 53206.521739                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53206.521739                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          125                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       798000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       798000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.283447                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.283447                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          125                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          125                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       673000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       673000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.283447                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.283447                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         5384                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5384                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455362                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455362                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346211                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346211                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119911442000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119911442000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89073.289403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89073.289403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346211                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346211                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118565231000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118565231000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88073.289403                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88073.289403                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.669654                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43911266                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3640904                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.060539                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        316752500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.669654                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.958427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.958427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103998022                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103998022                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2026551627000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88095471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14844637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87521536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27339029                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         32719859                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8738419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8738418                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      51908714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36186758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2695                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    155526134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123846648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10908547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290481268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6635780928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5283657152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8530048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465075712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12393043840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        65618187                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355760512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        162454343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              154005853     94.80%     94.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8238285      5.07%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 209855      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    350      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          162454343                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193675971873                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61938461328                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       77785665744                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5462854303                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100101765                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2266847887000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 542643                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711344                       # Number of bytes of host memory used
host_op_rate                                   544358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4996.54                       # Real time elapsed on the host
host_tick_rate                               48092561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711334654                       # Number of instructions simulated
sim_ops                                    2719904025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.240296                       # Number of seconds simulated
sim_ticks                                240296260000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.641233                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39312099                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41981612                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7112824                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71708028                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             51243                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          67957                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16714                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77438620                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10990                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9643                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5368110                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38578871                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11246265                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113110535                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181775244                       # Number of instructions committed
system.cpu0.commit.committedOps             182456267                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    446555677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408586                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.458287                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    386771211     86.61%     86.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31683976      7.10%     93.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6258877      1.40%     95.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4480713      1.00%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1507559      0.34%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1103996      0.25%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1229498      0.28%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2273582      0.51%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11246265      2.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    446555677                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89614                       # Number of function calls committed.
system.cpu0.commit.int_insts                178897284                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42065622                       # Number of loads committed
system.cpu0.commit.membars                    1024687                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025452      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133658924     73.26%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7606      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42074637     23.06%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5683807      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182456267                       # Class of committed instruction
system.cpu0.commit.refs                      47759408                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181775244                       # Number of Instructions Simulated
system.cpu0.committedOps                    182456267                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.628111                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.628111                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            263089676                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1752843                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34235299                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             322751382                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31827974                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160616631                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5370329                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5451414                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6216381                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77438620                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21749512                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    432175441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               286985                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          407                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     366509381                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14230086                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.162099                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27829944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39363342                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.767197                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         467120991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.790130                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.995465                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               236054252     50.53%     50.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130071525     27.85%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73548876     15.75%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22740166      4.87%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1854940      0.40%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1656430      0.35%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  746291      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   71287      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  377224      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           467120991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3108                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2361                       # number of floating regfile writes
system.cpu0.idleCycles                       10604477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5857723                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52932110                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545181                       # Inst execution rate
system.cpu0.iew.exec_refs                    74020398                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5862363                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              138146581                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68844375                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            517985                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3528016                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6076560                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295391553                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             68158035                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5997482                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            260446718                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1226332                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17254366                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5370329                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19410230                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1539414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          105918                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          569                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26778753                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       382774                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           569                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1888782                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3968941                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196420737                       # num instructions consuming a value
system.cpu0.iew.wb_count                    247404070                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799849                       # average fanout of values written-back
system.cpu0.iew.wb_producers                157106883                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517879                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     248028638                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               334043160                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188650254                       # number of integer regfile writes
system.cpu0.ipc                              0.380501                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.380501                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027230      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            189205783     71.01%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8100      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2275      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1544      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            70338445     26.40%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5858611      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            751      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           339      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             266444200                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3784                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7548                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3732                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3919                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2994200                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011238                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1746337     58.32%     58.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    23      0.00%     58.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1202214     40.15%     98.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45542      1.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             268407386                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1004096044                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    247400338                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        408323485                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293648054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                266444200                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1743499                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112935288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1100001                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        367372                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55318935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    467120991                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.570397                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152931                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          331495045     70.97%     70.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70299268     15.05%     86.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32394858      6.94%     92.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14806519      3.17%     96.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10798124      2.31%     98.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2705854      0.58%     99.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2465635      0.53%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1825421      0.39%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             330267      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      467120991                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557735                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1311936                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          159654                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68844375                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6076560                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5675                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       477725468                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2867056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184455475                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137556528                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5270260                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39859260                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              39454932                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1257042                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            400175659                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             310749343                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          238790087                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                156527925                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3784405                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5370329                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50645181                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101233563                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3132                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       400172527                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      30262821                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            498854                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21738110                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        498963                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   730855908                       # The number of ROB reads
system.cpu0.rob.rob_writes                  611764124                       # The number of ROB writes
system.cpu0.timesIdled                         123614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1718                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.123825                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37785819                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38904789                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6791443                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68048263                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26480                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          31721                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5241                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73680283                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1801                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8909                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5182825                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36946177                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11063886                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570516                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      112670697                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174765786                       # Number of instructions committed
system.cpu1.commit.committedOps             175045224                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    416661305                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.420114                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.487608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    360447610     86.51%     86.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29572573      7.10%     93.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5449606      1.31%     94.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4353396      1.04%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1400353      0.34%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1023971      0.25%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1168474      0.28%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2181436      0.52%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11063886      2.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    416661305                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37747                       # Number of function calls committed.
system.cpu1.commit.int_insts                172103692                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40475075                       # Number of loads committed
system.cpu1.commit.membars                     422370                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422370      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129347272     73.89%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40483984     23.13%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4790899      2.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175045224                       # Class of committed instruction
system.cpu1.commit.refs                      45274883                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174765786                       # Number of Instructions Simulated
system.cpu1.committedOps                    175045224                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.514705                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.514705                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            239055291                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1615921                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33511249                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314216715                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28740701                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                158185267                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5183875                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5195004                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5864465                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73680283                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20230140                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    406226669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               245639                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     354029670                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13584986                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.167652                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24010395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37812299                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.805557                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         437029599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.811981                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.970673                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               212080136     48.53%     48.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127400588     29.15%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71657051     16.40%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22107414      5.06%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1790699      0.41%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590592      0.36%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  233291      0.05%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   51186      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  118642      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           437029599                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2454713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5668662                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51322829                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.575567                       # Inst execution rate
system.cpu1.iew.exec_refs                    71286698                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4964250                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              137738435                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67084394                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            193226                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3429173                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5049627                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          287546668                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             66322448                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6022908                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            252952843                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1225080                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15608456                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5183875                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17765784                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1487290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           96028                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26609319                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       249819                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           213                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1835595                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3833067                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192313006                       # num instructions consuming a value
system.cpu1.iew.wb_count                    240119086                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799760                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153804287                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.546366                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     240733046                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               324076097                       # number of integer regfile reads
system.cpu1.int_regfile_writes              184235618                       # number of integer regfile writes
system.cpu1.ipc                              0.397661                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.397661                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423246      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            185110031     71.48%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 322      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68482523     26.44%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4959247      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             258975751                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2913756                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011251                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1742687     59.81%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1167670     40.07%     99.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3399      0.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             261466261                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         958981181                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    240119086                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        400048321                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 286869957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                258975751                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             676711                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112501444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1086324                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        106195                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     54843788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    437029599                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.592582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.173017                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          306179261     70.06%     70.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66686276     15.26%     85.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           32021793      7.33%     92.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14488526      3.32%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10537513      2.41%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2534167      0.58%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2441375      0.56%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1814330      0.42%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             326358      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      437029599                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.589272                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           751519                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           62289                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67084394                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5049627                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    876                       # number of misc regfile reads
system.cpu1.numCycles                       439484312                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    41030736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              182160436                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133046840                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5232628                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36453381                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              38965851                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1229746                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            389602701                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             302774413                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234036567                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                154063149                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2557566                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5183875                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48680417                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               100989727                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       389602701                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10488341                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            176816                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20544505                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        176912                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   693308933                       # The number of ROB reads
system.cpu1.rob.rob_writes                  595864785                       # The number of ROB writes
system.cpu1.timesIdled                          24837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21172116                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9619722                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            32169027                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             280319                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2142940                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23719213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46941999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1310656                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       415999                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11306111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7539709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22621113                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7955708                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23446960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       853385                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22369819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            99692                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4027                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167461                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167007                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23446960                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           652                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70555966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70555966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1565910720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1565910720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            97467                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23718792                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23718792    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23718792                       # Request fanout histogram
system.membus.respLayer1.occupancy       120583958588                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             50.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54582004531                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   240296260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   240296260000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                312                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          156                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9189782.051282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19771949.815510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          156    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    188414000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            156                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   238862654000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1433606000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21620746                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21620746                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21620746                       # number of overall hits
system.cpu0.icache.overall_hits::total       21620746                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128765                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128765                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128765                       # number of overall misses
system.cpu0.icache.overall_misses::total       128765                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8428357495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8428357495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8428357495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8428357495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21749511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21749511                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21749511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21749511                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005920                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005920                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005920                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005920                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65455.344970                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65455.344970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65455.344970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65455.344970                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16690                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              221                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.520362                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118813                       # number of writebacks
system.cpu0.icache.writebacks::total           118813                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9895                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9895                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9895                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9895                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118870                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118870                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7760592995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7760592995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7760592995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7760592995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005465                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005465                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005465                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005465                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65286.388450                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65286.388450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65286.388450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65286.388450                       # average overall mshr miss latency
system.cpu0.icache.replacements                118813                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21620746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21620746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128765                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128765                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8428357495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8428357495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21749511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21749511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005920                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005920                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65455.344970                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65455.344970                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9895                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9895                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7760592995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7760592995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005465                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005465                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65286.388450                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65286.388450                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.979875                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21741029                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118902                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           182.848304                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.979875                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999371                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999371                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43617892                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43617892                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     45889110                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45889110                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     45889110                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45889110                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19775182                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19775182                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19775182                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19775182                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1474582841243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1474582841243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1474582841243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1474582841243                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65664292                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65664292                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65664292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65664292                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.301156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.301156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.301156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.301156                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74567.346143                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74567.346143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74567.346143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74567.346143                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     77672276                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        91439                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1646367                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1411                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.177984                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.804394                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5614110                       # number of writebacks
system.cpu0.dcache.writebacks::total          5614110                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14031076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14031076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14031076                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14031076                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5744106                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5744106                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5744106                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5744106                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 448749887450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 448749887450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 448749887450                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 448749887450                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087477                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087477                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087477                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087477                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78123.538711                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78123.538711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78123.538711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78123.538711                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5614032                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42226272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42226272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18093190                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18093190                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1330074222500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1330074222500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60319462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60319462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.299956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.299956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73512.422215                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73512.422215                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12639995                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12639995                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5453195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5453195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 430117989000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 430117989000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090405                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090405                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78874.492660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78874.492660                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3662838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3662838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1681992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1681992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 144508618743                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 144508618743                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5344830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5344830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.314695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.314695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85915.164129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85915.164129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1391081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1391081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       290911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       290911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18631898450                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18631898450                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054428                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054428                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64046.730615                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64046.730615                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     49120000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     49120000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004083                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004083                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35389.048991                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35389.048991                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1124                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1124                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          264                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          264                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3682500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3682500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000777                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000777                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13948.863636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13948.863636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2335                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2335                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21797500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21797500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339289                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339289                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9335.117773                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9335.117773                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19532500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19532500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006714                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006714                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8574.407375                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8574.407375                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       252000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       252000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       239000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       239000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2467                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2467                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7176                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7176                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    172159499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    172159499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9643                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9643                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744167                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744167                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23991.011566                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23991.011566                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7176                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7176                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    164983499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    164983499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744167                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744167                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22991.011566                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22991.011566                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.941866                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52328948                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5694635                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.189166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.941866                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138401013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138401013                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               37189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1845937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6369                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1803327                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3692822                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              37189                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1845937                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6369                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1803327                       # number of overall hits
system.l2.overall_hits::total                 3692822                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3761395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3565648                       # number of demand (read+write) misses
system.l2.demand_misses::total                7426728                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81628                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3761395                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18057                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3565648                       # number of overall misses
system.l2.overall_misses::total               7426728                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7172526493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 413986968359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1652180496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 395943137003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     818754812351                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7172526493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 413986968359                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1652180496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 395943137003                       # number of overall miss cycles
system.l2.overall_miss_latency::total    818754812351                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5607332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5368975                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11119550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5607332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5368975                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11119550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.687006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.670799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.739253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.664121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667898                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.687006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.670799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.739253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.664121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667898                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87868.458041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110062.082913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91498.061472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111043.809429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110244.351530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87868.458041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110062.082913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91498.061472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111043.809429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110244.351530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4346307                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    198250                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.923364                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15894233                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              853385                       # number of writebacks
system.l2.writebacks::total                    853385                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         370077                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         334531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              705661                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        370077                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        334531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             705661                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        81013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3391318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3231117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6721067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3391318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3231117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17315476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24036543                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6322468995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 357557299052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1453536504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 343255448670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 708588753221                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6322468995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 357557299052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1453536504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 343255448670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1643505081092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2352093834313                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.681830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.604801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.721322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.601813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.681830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.604801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.721322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.601813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.161647                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78042.647415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105433.138105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82498.240763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106234.298749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105428.015108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78042.647415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105433.138105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82498.240763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106234.298749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94915.385583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97854.913425                       # average overall mshr miss latency
system.l2.replacements                       30717276                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1231066                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1231066                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1231066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1231066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8735643                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8735643                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8735646                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8735646                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17315476                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17315476                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1643505081092                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1643505081092                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94915.385583                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94915.385583                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8596                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8482                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17078                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3037                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3046                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6083                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4806000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3288499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8094499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.261068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.264226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.262640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1582.482713                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1079.612278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1330.675489                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3025                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3031                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6056                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     60908474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     60979471                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    121887945                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.260036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.262925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.261474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20135.032727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20118.598152                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20126.807299                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          411                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              572                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1085499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       277000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1362499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          490                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            711                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.838776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.728507                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.804501                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2641.116788                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1720.496894                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2381.991259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          408                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          160                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          568                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8412000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3236500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11648500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.832653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.723982                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.798875                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20617.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20228.125000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20507.922535                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            65923                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            53084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                119007                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         150467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          96786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              247253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16877667290                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12190397790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29068065080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       216390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.695351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.645800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.675075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112168.563805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125952.077677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117564.054147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        53624                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            81511                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        96843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        68899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12065030380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9258470875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21323501255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.447539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.459725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.452526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 124583.401795                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 134377.434723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128654.784273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         37189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              43558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7172526493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1652180496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8824706989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.687006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.739253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.695915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87868.458041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91498.061472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88525.926559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          615                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          438                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1053                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6322468995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1453536504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7776005499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.681830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.721322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.688564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78042.647415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82498.240763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78838.566581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1780014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1750243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3530257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3610928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3468862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7079790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 397109301069                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 383752739213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 780862040282                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5390942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5219105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10610047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.669814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.664647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.667272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109974.306070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110627.848330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110294.520075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       316453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       306644                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       623097                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3294475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3162218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6456693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 345492268672                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 333996977795                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 679489246467                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.611113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.605893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.608545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104870.205017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105621.110814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105237.967248                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2089                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2146                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1573                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           99                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1672                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     63924500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       261500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     64186000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3662                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3818                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.429547                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.634615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.437926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40638.588684                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2641.414141                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 38388.755981                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1041                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1044                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          532                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          628                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10536976                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1853500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12390476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.145276                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.164484                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19806.345865                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19307.291667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19730.057325                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999463                       # Cycle average of tags in use
system.l2.tags.total_refs                    37293382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30720506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.213957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.955804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.176387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.672357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.054363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.309171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.831382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.296184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.088631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.082956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.528615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 199636474                       # Number of tag accesses
system.l2.tags.data_accesses                199636474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5185088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     217486400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1127616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     207161280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1080333504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1511293888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5185088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1127616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6312704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54616640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54616640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3398225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3236895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16880211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23613967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       853385                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             853385                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21577897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        905076092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4692607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        862107800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4495839860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6289294257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21577897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4692607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26270505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227288764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227288764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227288764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21577897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       905076092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4692607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       862107800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4495839860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6516583021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    808644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3363080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3205564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16854927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000990444750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32458979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             764322                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23613967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     853388                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23613967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   853388                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91760                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44744                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1099617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1159765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1321061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1558372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1533065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2379180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2995106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2389888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1347709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1051696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1245742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1105012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1073980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1082416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1086838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1092760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45287                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1096501652051                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               117611035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1537543033301                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46615.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65365.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21125664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  729565                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23613967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               853388                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1117655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1450259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1476017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1513679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1501933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1479096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1435914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1382409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1313891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1267484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1560432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3392712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1962401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 859976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 690321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 539555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 370316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 180064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  42182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2475605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    629.006117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   465.735306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.199403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       203962      8.24%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       351690     14.21%     22.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       212438      8.58%     31.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       201490      8.14%     39.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       238131      9.62%     48.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       160484      6.48%     55.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        75428      3.05%     58.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        56774      2.29%     60.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       975208     39.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2475605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     473.119356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    234.495834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    648.626044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        42876     86.24%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         6261     12.59%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          446      0.90%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           78      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            8      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           10      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44141     88.78%     88.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              772      1.55%     90.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3040      6.11%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1134      2.28%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              374      0.75%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              162      0.33%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49717                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1505421248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5872640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51753088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1511293888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54616832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6264.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6289.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  240296199500                       # Total gap between requests
system.mem_ctrls.avgGap                       9821.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5185088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    215237120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1127616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    205156096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1078715328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51753088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21577897.217376582325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 895715647.010069966316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4692607.367255736142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 853763167.183708906174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4489105773.015359878540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215372007.870617687702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3398225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3236895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16880211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       853388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2964638046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 216179371882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    721488180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 208523673232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1109153861961                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6160076086534                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36592.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63615.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40949.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64420.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65707.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7218376.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6461528640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3434357355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         64875132420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2010133260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18968405040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101365970520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6912946560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204028473795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        849.070534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16476483828                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8023860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215795916172                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11214398160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5960563620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        103073425560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2210977980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18968405040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104603956410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4186221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250217948370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.289400                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9542166490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8023860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 222730233510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1074                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    38205153.345725                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   160149551.693720                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          538    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1864658500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   219741887500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  20554372500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20203930                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20203930                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20203930                       # number of overall hits
system.cpu1.icache.overall_hits::total       20203930                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26210                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26210                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26210                       # number of overall misses
system.cpu1.icache.overall_misses::total        26210                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1905969999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1905969999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1905969999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1905969999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20230140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20230140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20230140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20230140                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001296                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001296                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72719.191110                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72719.191110                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72719.191110                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72719.191110                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          557                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.416667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets    28.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24426                       # number of writebacks
system.cpu1.icache.writebacks::total            24426                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1784                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1784                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1784                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1784                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24426                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24426                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24426                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24426                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1761843500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1761843500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1761843500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1761843500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001207                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72129.841153                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72129.841153                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72129.841153                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72129.841153                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24426                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20203930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20203930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26210                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26210                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1905969999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1905969999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20230140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20230140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72719.191110                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72719.191110                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1784                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1784                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24426                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24426                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1761843500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1761843500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72129.841153                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72129.841153                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20582321                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24458                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           841.537370                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40484706                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40484706                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44431911                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44431911                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44431911                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44431911                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19128494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19128494                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19128494                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19128494                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1432477806805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1432477806805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1432477806805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1432477806805                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63560405                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63560405                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63560405                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63560405                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300950                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.300950                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300950                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.300950                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74887.119018                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74887.119018                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74887.119018                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74887.119018                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     74095852                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        91629                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1578558                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1409                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.938948                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.031228                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5369310                       # number of writebacks
system.cpu1.dcache.writebacks::total          5369310                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13627718                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13627718                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13627718                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13627718                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5500776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5500776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5500776                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5500776                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 429711297057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 429711297057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 429711297057                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 429711297057                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086544                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086544                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78118.304955                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78118.304955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78118.304955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78118.304955                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5369234                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     41093643                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41093643                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17814224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17814224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1309147396000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1309147396000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58907867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58907867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.302408                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.302408                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73488.881469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73488.881469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12533662                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12533662                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5280562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5280562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 416128335000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 416128335000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78803.796831                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78803.796831                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3338268                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3338268                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1314270                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1314270                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 123330410805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 123330410805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4652538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4652538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.282485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.282485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93839.478041                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93839.478041                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1094056                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1094056                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13582962057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13582962057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61680.738087                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61680.738087                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137818                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137818                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          787                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          787                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005678                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005678                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55544.472681                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55544.472681                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          506                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          506                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22303500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22303500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003651                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 44078.063241                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44078.063241                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136355                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136355                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1969                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1969                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12823000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12823000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138324                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138324                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014235                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014235                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6512.442864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6512.442864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1919                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1919                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10922000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10922000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013873                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013873                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5691.505993                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5691.505993                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       472000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       472000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       454000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       454000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7063                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7063                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    174987499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    174987499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8909                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8909                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792794                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792794                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 24775.237010                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 24775.237010                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7062                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7062                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    167924499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    167924499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.792682                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.792682                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 23778.603653                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 23778.603653                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.639943                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50228011                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5451704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.213268                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.639943                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133144164                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133144164                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 240296260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10876622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2084451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9895388                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29863893                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29309835                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          116719                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4166                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         120885                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           409259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          409260                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143295                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10733326                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3818                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3818                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       356500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16992591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16261942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33684311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15208384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    718166272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3126528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    687243264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1423744448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        60290488                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65263808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         71489493                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.137469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62078420     86.84%     86.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8994800     12.58%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 415995      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    278      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           71489493                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22482061717                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8589001713                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         178442724                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8227396986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36861554                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
