
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 20.34

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
 139.70 source latency fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[0]$_DFFE_PP_/CLK ^
 -95.40 target latency fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.result[13]$_DFFE_PP_/CLK ^
  -4.75 CRPR
--------------
  39.55 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[1]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        180.00  180.00 ^ input external delay
     1    1.11    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.22    0.07  180.07 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   30.72   31.98   17.43  197.50 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 49.79   11.76  209.25 ^ qnr.qnt_cnt[1]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                209.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   16.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 37.63   11.87   11.87 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   18.28   14.38   26.75   38.62 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 20.00    4.66   43.28 ^ clkbuf_2_3_0_clk/A (BUFx24_ASAP7_75t_R)
     2   11.21    9.77   21.35   64.63 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3_0_clk (net)
                 16.40    4.22   68.85 ^ clkbuf_3_6_0_clk/A (BUFx24_ASAP7_75t_R)
    13   49.92   28.18   25.14   93.99 ^ clkbuf_3_6_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_6_0_clk (net)
                 37.07    8.19  102.18 ^ clkbuf_leaf_51_clk/A (BUFx24_ASAP7_75t_R)
    51   35.65   22.93   27.95  130.13 ^ clkbuf_leaf_51_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_51_clk (net)
                 35.28    8.83  138.96 ^ qnr.qnt_cnt[1]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  138.96   clock reconvergence pessimism
                         21.58  160.54   library removal time
                                160.54   data required time
-----------------------------------------------------------------------------
                                160.54   data required time
                               -209.25   data arrival time
-----------------------------------------------------------------------------
                                 48.71   slack (MET)


Startpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   15.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 35.25   11.12   11.12 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   15.87   13.13   25.95   37.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 16.61    3.42   40.49 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     2   10.01    9.39   20.28   60.77 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 14.70    3.69   64.46 ^ clkbuf_3_0_0_clk/A (BUFx24_ASAP7_75t_R)
    15   46.96   26.98   24.45   88.91 ^ clkbuf_3_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_0_0_clk (net)
                 31.14    5.47   94.38 ^ clkbuf_leaf_0_clk/A (BUFx24_ASAP7_75t_R)
    51   29.51   17.73   25.58  119.96 ^ clkbuf_leaf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_0_clk (net)
                 43.03   12.57  132.53 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
     2    1.79   16.22   48.54  181.07 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _009553_ (net)
                 16.22    0.17  181.23 ^ _071530_/B2 (OAI22x1_ASAP7_75t_R)
     1    0.69    6.40    7.33  188.56 v _071530_/Y (OAI22x1_ASAP7_75t_R)
                                         _011112_ (net)
                  6.40    0.06  188.62 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                188.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   16.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 37.63   11.87   11.87 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   18.28   14.38   26.75   38.62 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.69    4.01   42.62 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     2   11.21    9.78   20.97   63.60 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 16.26    4.16   67.76 ^ clkbuf_3_0_0_clk/A (BUFx24_ASAP7_75t_R)
    15   55.98   30.98   25.74   93.50 ^ clkbuf_3_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_0_0_clk (net)
                 36.08    6.47   99.97 ^ clkbuf_leaf_0_clk/A (BUFx24_ASAP7_75t_R)
    51   35.18   20.37   27.19  127.16 ^ clkbuf_leaf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_0_clk (net)
                 50.80   15.00  142.16 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                         -7.20  134.96   clock reconvergence pessimism
                         17.87  152.83   library hold time
                                152.83   data required time
-----------------------------------------------------------------------------
                                152.83   data required time
                               -188.62   data arrival time
-----------------------------------------------------------------------------
                                 35.80   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        180.00  180.00 ^ input external delay
     1    1.32    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.27    0.09  180.09 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   36.95   37.54   17.80  197.88 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 91.05   27.39  225.27 ^ load_slew19/A (BUFx16f_ASAP7_75t_R)
    43   68.84   15.04   30.41  255.68 ^ load_slew19/Y (BUFx16f_ASAP7_75t_R)
                                         net19 (net)
                243.85   77.38  333.06 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                333.06   data arrival time

                        900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock source latency
     1   15.43    0.00    0.00  900.00 ^ clk (in)
                                         clk (net)
                 35.25   11.12  911.12 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   15.87   13.13   25.95  937.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 16.61    3.42  940.49 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     2   10.01    9.39   20.28  960.77 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 14.70    3.69  964.46 ^ clkbuf_3_0_0_clk/A (BUFx24_ASAP7_75t_R)
    15   46.96   26.98   24.45  988.91 ^ clkbuf_3_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_0_0_clk (net)
                 29.31    4.16  993.07 ^ clkbuf_leaf_9_clk/A (BUFx24_ASAP7_75t_R)
    12   16.89   13.46   25.10 1018.17 ^ clkbuf_leaf_9_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_9_clk (net)
                 13.77    1.01 1019.18 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1019.18   clock reconvergence pessimism
                        -20.84  998.34   library recovery time
                                998.34   data required time
-----------------------------------------------------------------------------
                                998.34   data required time
                               -333.06   data arrival time
-----------------------------------------------------------------------------
                                665.28   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   16.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 37.63   11.87   11.87 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   18.28   14.38   26.75   38.62 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.69    4.01   42.62 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     2   11.21    9.78   20.97   63.60 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 15.99    4.05   67.65 ^ clkbuf_3_1_0_clk/A (BUFx24_ASAP7_75t_R)
    14   56.95   31.19   25.44   93.09 ^ clkbuf_3_1_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_1_0_clk (net)
                 39.45    8.15  101.24 ^ clkbuf_leaf_96_clk/A (BUFx24_ASAP7_75t_R)
    45   35.98   23.43   29.17  130.40 ^ clkbuf_leaf_96_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_96_clk (net)
                 27.94    5.28  135.69 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    2.78   26.71   52.13  187.82 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _006978_ (net)
                 26.73    0.27  188.09 v _062933_/A (BUFx12f_ASAP7_75t_R)
     7   19.88   15.32   21.50  209.59 v _062933_/Y (BUFx12f_ASAP7_75t_R)
                                         _015266_ (net)
                 16.38    2.15  211.73 v _062936_/A (BUFx16f_ASAP7_75t_R)
    10   34.63   15.01   19.34  231.07 v _062936_/Y (BUFx16f_ASAP7_75t_R)
                                         _015268_ (net)
                 57.03   17.17  248.24 v _063276_/A (BUFx16f_ASAP7_75t_R)
    10   36.88   15.15   29.80  278.05 v _063276_/Y (BUFx16f_ASAP7_75t_R)
                                         _015389_ (net)
                 83.21   25.97  304.01 v _063277_/A (BUFx16f_ASAP7_75t_R)
    10   40.06   12.00   32.74  336.75 v _063277_/Y (BUFx16f_ASAP7_75t_R)
                                         _015390_ (net)
                165.50   52.36  389.12 v _065774_/B (NOR2x2_ASAP7_75t_R)
     4    8.60   68.79   50.15  439.27 ^ _065774_/Y (NOR2x2_ASAP7_75t_R)
                                         _050275_ (net)
                 68.81    0.59  439.86 ^ _107351_/CI (FAx1_ASAP7_75t_R)
     4    7.12  165.68  143.42  583.28 v _107351_/SN (FAx1_ASAP7_75t_R)
                                         _050379_ (net)
                165.68    0.61  583.89 v _107367_/CI (FAx1_ASAP7_75t_R)
     2    4.23  104.04  127.96  711.84 v _107367_/SN (FAx1_ASAP7_75t_R)
                                         _050421_ (net)
                104.05    0.39  712.23 v _107368_/B (FAx1_ASAP7_75t_R)
     1    1.84   60.51   50.35  762.59 ^ _107368_/CON (FAx1_ASAP7_75t_R)
                                         _004664_ (net)
     1    0.87   35.12   19.44  782.02 v _107368_/SN (FAx1_ASAP7_75t_R)
                                         _050425_ (net)
                 35.12    0.08  782.10 v _101004_/A (INVx1_ASAP7_75t_R)
     1    2.27   22.35   17.65  799.75 ^ _101004_/Y (INVx1_ASAP7_75t_R)
                                         _050422_ (net)
                 22.35    0.15  799.90 ^ _107369_/B (FAx1_ASAP7_75t_R)
     1    1.68   31.05   23.48  823.39 v _107369_/CON (FAx1_ASAP7_75t_R)
                                         _004665_ (net)
     1    0.82   32.84   17.64  841.03 ^ _107369_/SN (FAx1_ASAP7_75t_R)
                                         _004661_ (net)
                 32.84    0.07  841.10 ^ _069127_/A (INVx1_ASAP7_75t_R)
     1    1.21   13.47   10.88  851.98 v _069127_/Y (INVx1_ASAP7_75t_R)
                                         _050423_ (net)
                 13.48    0.12  852.09 v _111673_/B (HAxp5_ASAP7_75t_R)
     2    2.55   53.24   47.77  899.86 v _111673_/SN (HAxp5_ASAP7_75t_R)
                                         _004662_ (net)
                 53.24    0.09  899.95 v _083899_/A (INVx1_ASAP7_75t_R)
     2    1.37   20.24   16.72  916.67 ^ _083899_/Y (INVx1_ASAP7_75t_R)
                                         _029160_ (net)
                 20.24    0.10  916.77 ^ _083900_/C (AND3x1_ASAP7_75t_R)
     2    1.41   15.44   25.02  941.79 ^ _083900_/Y (AND3x1_ASAP7_75t_R)
                                         _029161_ (net)
                 15.44    0.09  941.88 ^ _083901_/A (AND3x1_ASAP7_75t_R)
     1    0.79   11.27   21.52  963.40 ^ _083901_/Y (AND3x1_ASAP7_75t_R)
                                         _029162_ (net)
                 11.28    0.07  963.47 ^ _083906_/A2 (AO21x1_ASAP7_75t_R)
     1    2.24   16.95   18.45  981.92 ^ _083906_/Y (AO21x1_ASAP7_75t_R)
                                         _029167_ (net)
                 16.96    0.32  982.24 ^ _083912_/A (XOR2x1_ASAP7_75t_R)
     1    1.38   16.94   20.42 1002.65 ^ _083912_/Y (XOR2x1_ASAP7_75t_R)
                                         _029173_ (net)
                 16.94    0.15 1002.81 ^ _083914_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.71   13.58    7.93 1010.74 v _083914_/Y (OAI21x1_ASAP7_75t_R)
                                         _012583_ (net)
                 13.58    0.06 1010.79 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                               1010.79   data arrival time

                        900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock source latency
     1   15.43    0.00    0.00  900.00 ^ clk (in)
                                         clk (net)
                 35.25   11.12  911.12 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   15.87   13.13   25.95  937.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 17.66    3.99  941.06 ^ clkbuf_2_3_0_clk/A (BUFx24_ASAP7_75t_R)
     2   10.01    9.38   20.58  961.64 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3_0_clk (net)
                 14.62    3.65  965.29 ^ clkbuf_3_7_0_clk/A (BUFx24_ASAP7_75t_R)
    13   40.18   24.68   22.85  988.14 ^ clkbuf_3_7_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_7_0_clk (net)
                 36.75    9.14  997.28 ^ clkbuf_leaf_60_clk/A (BUFx24_ASAP7_75t_R)
    41   27.59   19.06   27.83 1025.11 ^ clkbuf_leaf_60_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_60_clk (net)
                 20.65    2.84 1027.94 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          1.55 1029.49   clock reconvergence pessimism
                          1.64 1031.13   library setup time
                               1031.13   data required time
-----------------------------------------------------------------------------
                               1031.13   data required time
                               -1010.79   data arrival time
-----------------------------------------------------------------------------
                                 20.34   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        180.00  180.00 ^ input external delay
     1    1.32    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.27    0.09  180.09 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   36.95   37.54   17.80  197.88 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 91.05   27.39  225.27 ^ load_slew19/A (BUFx16f_ASAP7_75t_R)
    43   68.84   15.04   30.41  255.68 ^ load_slew19/Y (BUFx16f_ASAP7_75t_R)
                                         net19 (net)
                243.85   77.38  333.06 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                333.06   data arrival time

                        900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock source latency
     1   15.43    0.00    0.00  900.00 ^ clk (in)
                                         clk (net)
                 35.25   11.12  911.12 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   15.87   13.13   25.95  937.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 16.61    3.42  940.49 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     2   10.01    9.39   20.28  960.77 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 14.70    3.69  964.46 ^ clkbuf_3_0_0_clk/A (BUFx24_ASAP7_75t_R)
    15   46.96   26.98   24.45  988.91 ^ clkbuf_3_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_0_0_clk (net)
                 29.31    4.16  993.07 ^ clkbuf_leaf_9_clk/A (BUFx24_ASAP7_75t_R)
    12   16.89   13.46   25.10 1018.17 ^ clkbuf_leaf_9_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_9_clk (net)
                 13.77    1.01 1019.18 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1019.18   clock reconvergence pessimism
                        -20.84  998.34   library recovery time
                                998.34   data required time
-----------------------------------------------------------------------------
                                998.34   data required time
                               -333.06   data arrival time
-----------------------------------------------------------------------------
                                665.28   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   16.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 37.63   11.87   11.87 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   18.28   14.38   26.75   38.62 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.69    4.01   42.62 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     2   11.21    9.78   20.97   63.60 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 15.99    4.05   67.65 ^ clkbuf_3_1_0_clk/A (BUFx24_ASAP7_75t_R)
    14   56.95   31.19   25.44   93.09 ^ clkbuf_3_1_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_1_0_clk (net)
                 39.45    8.15  101.24 ^ clkbuf_leaf_96_clk/A (BUFx24_ASAP7_75t_R)
    45   35.98   23.43   29.17  130.40 ^ clkbuf_leaf_96_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_96_clk (net)
                 27.94    5.28  135.69 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    2.78   26.71   52.13  187.82 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _006978_ (net)
                 26.73    0.27  188.09 v _062933_/A (BUFx12f_ASAP7_75t_R)
     7   19.88   15.32   21.50  209.59 v _062933_/Y (BUFx12f_ASAP7_75t_R)
                                         _015266_ (net)
                 16.38    2.15  211.73 v _062936_/A (BUFx16f_ASAP7_75t_R)
    10   34.63   15.01   19.34  231.07 v _062936_/Y (BUFx16f_ASAP7_75t_R)
                                         _015268_ (net)
                 57.03   17.17  248.24 v _063276_/A (BUFx16f_ASAP7_75t_R)
    10   36.88   15.15   29.80  278.05 v _063276_/Y (BUFx16f_ASAP7_75t_R)
                                         _015389_ (net)
                 83.21   25.97  304.01 v _063277_/A (BUFx16f_ASAP7_75t_R)
    10   40.06   12.00   32.74  336.75 v _063277_/Y (BUFx16f_ASAP7_75t_R)
                                         _015390_ (net)
                165.50   52.36  389.12 v _065774_/B (NOR2x2_ASAP7_75t_R)
     4    8.60   68.79   50.15  439.27 ^ _065774_/Y (NOR2x2_ASAP7_75t_R)
                                         _050275_ (net)
                 68.81    0.59  439.86 ^ _107351_/CI (FAx1_ASAP7_75t_R)
     4    7.12  165.68  143.42  583.28 v _107351_/SN (FAx1_ASAP7_75t_R)
                                         _050379_ (net)
                165.68    0.61  583.89 v _107367_/CI (FAx1_ASAP7_75t_R)
     2    4.23  104.04  127.96  711.84 v _107367_/SN (FAx1_ASAP7_75t_R)
                                         _050421_ (net)
                104.05    0.39  712.23 v _107368_/B (FAx1_ASAP7_75t_R)
     1    1.84   60.51   50.35  762.59 ^ _107368_/CON (FAx1_ASAP7_75t_R)
                                         _004664_ (net)
     1    0.87   35.12   19.44  782.02 v _107368_/SN (FAx1_ASAP7_75t_R)
                                         _050425_ (net)
                 35.12    0.08  782.10 v _101004_/A (INVx1_ASAP7_75t_R)
     1    2.27   22.35   17.65  799.75 ^ _101004_/Y (INVx1_ASAP7_75t_R)
                                         _050422_ (net)
                 22.35    0.15  799.90 ^ _107369_/B (FAx1_ASAP7_75t_R)
     1    1.68   31.05   23.48  823.39 v _107369_/CON (FAx1_ASAP7_75t_R)
                                         _004665_ (net)
     1    0.82   32.84   17.64  841.03 ^ _107369_/SN (FAx1_ASAP7_75t_R)
                                         _004661_ (net)
                 32.84    0.07  841.10 ^ _069127_/A (INVx1_ASAP7_75t_R)
     1    1.21   13.47   10.88  851.98 v _069127_/Y (INVx1_ASAP7_75t_R)
                                         _050423_ (net)
                 13.48    0.12  852.09 v _111673_/B (HAxp5_ASAP7_75t_R)
     2    2.55   53.24   47.77  899.86 v _111673_/SN (HAxp5_ASAP7_75t_R)
                                         _004662_ (net)
                 53.24    0.09  899.95 v _083899_/A (INVx1_ASAP7_75t_R)
     2    1.37   20.24   16.72  916.67 ^ _083899_/Y (INVx1_ASAP7_75t_R)
                                         _029160_ (net)
                 20.24    0.10  916.77 ^ _083900_/C (AND3x1_ASAP7_75t_R)
     2    1.41   15.44   25.02  941.79 ^ _083900_/Y (AND3x1_ASAP7_75t_R)
                                         _029161_ (net)
                 15.44    0.09  941.88 ^ _083901_/A (AND3x1_ASAP7_75t_R)
     1    0.79   11.27   21.52  963.40 ^ _083901_/Y (AND3x1_ASAP7_75t_R)
                                         _029162_ (net)
                 11.28    0.07  963.47 ^ _083906_/A2 (AO21x1_ASAP7_75t_R)
     1    2.24   16.95   18.45  981.92 ^ _083906_/Y (AO21x1_ASAP7_75t_R)
                                         _029167_ (net)
                 16.96    0.32  982.24 ^ _083912_/A (XOR2x1_ASAP7_75t_R)
     1    1.38   16.94   20.42 1002.65 ^ _083912_/Y (XOR2x1_ASAP7_75t_R)
                                         _029173_ (net)
                 16.94    0.15 1002.81 ^ _083914_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.71   13.58    7.93 1010.74 v _083914_/Y (OAI21x1_ASAP7_75t_R)
                                         _012583_ (net)
                 13.58    0.06 1010.79 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                               1010.79   data arrival time

                        900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock source latency
     1   15.43    0.00    0.00  900.00 ^ clk (in)
                                         clk (net)
                 35.25   11.12  911.12 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   15.87   13.13   25.95  937.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 17.66    3.99  941.06 ^ clkbuf_2_3_0_clk/A (BUFx24_ASAP7_75t_R)
     2   10.01    9.38   20.58  961.64 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3_0_clk (net)
                 14.62    3.65  965.29 ^ clkbuf_3_7_0_clk/A (BUFx24_ASAP7_75t_R)
    13   40.18   24.68   22.85  988.14 ^ clkbuf_3_7_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_3_7_0_clk (net)
                 36.75    9.14  997.28 ^ clkbuf_leaf_60_clk/A (BUFx24_ASAP7_75t_R)
    41   27.59   19.06   27.83 1025.11 ^ clkbuf_leaf_60_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_60_clk (net)
                 20.65    2.84 1027.94 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          1.55 1029.49   clock reconvergence pessimism
                          1.64 1031.13   library setup time
                               1031.13   data required time
-----------------------------------------------------------------------------
                               1031.13   data required time
                               -1010.79   data arrival time
-----------------------------------------------------------------------------
                                 20.34   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
52.922611236572266

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1654

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
6.090895175933838

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2644

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  38.62   38.62 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  24.98   63.60 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
  29.49   93.09 ^ clkbuf_3_1_0_clk/Y (BUFx24_ASAP7_75t_R)
  37.32  130.40 ^ clkbuf_leaf_96_clk/Y (BUFx24_ASAP7_75t_R)
   5.28  135.69 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  52.13  187.82 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  21.77  209.59 v _062933_/Y (BUFx12f_ASAP7_75t_R)
  21.49  231.07 v _062936_/Y (BUFx16f_ASAP7_75t_R)
  46.98  278.05 v _063276_/Y (BUFx16f_ASAP7_75t_R)
  58.71  336.75 v _063277_/Y (BUFx16f_ASAP7_75t_R)
 102.51  439.27 ^ _065774_/Y (NOR2x2_ASAP7_75t_R)
 144.01  583.28 v _107351_/SN (FAx1_ASAP7_75t_R)
 128.56  711.84 v _107367_/SN (FAx1_ASAP7_75t_R)
  50.74  762.59 ^ _107368_/CON (FAx1_ASAP7_75t_R)
  19.44  782.02 v _107368_/SN (FAx1_ASAP7_75t_R)
  17.72  799.75 ^ _101004_/Y (INVx1_ASAP7_75t_R)
  23.64  823.39 v _107369_/CON (FAx1_ASAP7_75t_R)
  17.64  841.03 ^ _107369_/SN (FAx1_ASAP7_75t_R)
  10.95  851.98 v _069127_/Y (INVx1_ASAP7_75t_R)
  47.88  899.86 v _111673_/SN (HAxp5_ASAP7_75t_R)
  16.81  916.67 ^ _083899_/Y (INVx1_ASAP7_75t_R)
  25.12  941.79 ^ _083900_/Y (AND3x1_ASAP7_75t_R)
  21.61  963.40 ^ _083901_/Y (AND3x1_ASAP7_75t_R)
  18.52  981.92 ^ _083906_/Y (AO21x1_ASAP7_75t_R)
  20.74 1002.65 ^ _083912_/Y (XOR2x1_ASAP7_75t_R)
   8.08 1010.74 v _083914_/Y (OAI21x1_ASAP7_75t_R)
   0.06 1010.79 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
        1010.79   data arrival time

 900.00  900.00   clock clk (rise edge)
   0.00  900.00   clock source latency
   0.00  900.00 ^ clk (in)
  37.07  937.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  24.57  961.64 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
  26.50  988.14 ^ clkbuf_3_7_0_clk/Y (BUFx24_ASAP7_75t_R)
  36.96 1025.11 ^ clkbuf_leaf_60_clk/Y (BUFx24_ASAP7_75t_R)
   2.84 1027.94 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   1.55 1029.49   clock reconvergence pessimism
   1.64 1031.13   library setup time
        1031.13   data required time
---------------------------------------------------------
        1031.13   data required time
        -1010.79   data arrival time
---------------------------------------------------------
          20.34   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  37.07   37.07 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  23.70   60.77 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
  28.14   88.91 ^ clkbuf_3_0_0_clk/Y (BUFx24_ASAP7_75t_R)
  31.05  119.96 ^ clkbuf_leaf_0_clk/Y (BUFx24_ASAP7_75t_R)
  12.57  132.53 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  48.54  181.07 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.50  188.56 v _071530_/Y (OAI22x1_ASAP7_75t_R)
   0.06  188.62 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         188.62   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  38.62   38.62 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  24.98   63.60 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
  29.90   93.50 ^ clkbuf_3_0_0_clk/Y (BUFx24_ASAP7_75t_R)
  33.66  127.16 ^ clkbuf_leaf_0_clk/Y (BUFx24_ASAP7_75t_R)
  15.00  142.16 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_5.macu.result[5]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  -7.20  134.96   clock reconvergence pessimism
  17.87  152.83   library hold time
         152.83   data required time
---------------------------------------------------------
         152.83   data required time
        -188.62   data arrival time
---------------------------------------------------------
          35.80   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
119.1795

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
138.9627

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1010.7941

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
20.3376

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
2.012042

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.52e-02   3.08e-03   8.44e-07   1.83e-02  17.6%
Combinational          3.18e-02   4.91e-02   3.94e-06   8.09e-02  77.9%
Clock                  2.04e-03   2.69e-03   6.98e-08   4.73e-03   4.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.90e-02   5.49e-02   4.85e-06   1.04e-01 100.0%
                          47.2%      52.8%       0.0%
