Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 28 16:16:18 2024
| Host         : l5906-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.128        0.000                      0                  216        0.118        0.000                      0                  216        3.000        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_i               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz  {0.000 11.071}     22.143          45.161          
  clkfbout_clk_wiz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz       13.128        0.000                      0                  216        0.118        0.000                      0                  216        9.500        0.000                       0                   161  
  clk_out2_clk_wiz                                                                                                                                                   19.988        0.000                       0                     3  
  clkfbout_clk_wiz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_timing_init/ms_counter_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/FSM_sequential_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 3.738ns (54.857%)  route 3.076ns (45.143%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.833    -2.493    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X7Y127         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_counter_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDCE (Prop_fdce_C_Q)         0.456    -2.037 r  inst_controleur_OLED/inst_MSA_timing_init/ms_counter_r_reg[6]/Q
                         net (fo=3, routed)           0.889    -1.147    inst_controleur_OLED/inst_MSA_timing_init/ms_counter_r[6]
    SLICE_X6Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.490 r  inst_controleur_OLED/inst_MSA_timing_init/ms_counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.490    inst_controleur_OLED/inst_MSA_timing_init/ms_counter_f0_carry__0_n_0
    SLICE_X6Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.271 r  inst_controleur_OLED/inst_MSA_timing_init/ms_counter_f0_carry__1/O[0]
                         net (fo=2, routed)           0.662     0.391    inst_controleur_OLED/inst_MSA_timing_init/in7[9]
    SLICE_X7Y131         LUT4 (Prop_lut4_I0_O)        0.295     0.686 r  inst_controleur_OLED/inst_MSA_timing_init/state_f2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.686    inst_controleur_OLED/inst_MSA_timing_init/state_f2_carry__1_i_4_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.218 r  inst_controleur_OLED/inst_MSA_timing_init/state_f2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    inst_controleur_OLED/inst_MSA_timing_init/state_f2_carry__1_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.457 f  inst_controleur_OLED/inst_MSA_timing_init/state_f2_carry__2/O[2]
                         net (fo=2, routed)           0.963     2.420    inst_controleur_OLED/inst_MSA_timing_init/state_f2[15]
    SLICE_X5Y130         LUT2 (Prop_lut2_I0_O)        0.302     2.722 r  inst_controleur_OLED/inst_MSA_timing_init/state_f1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.722    inst_controleur_OLED/inst_MSA_timing_init/state_f1_carry__0_i_5_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.123 r  inst_controleur_OLED/inst_MSA_timing_init/state_f1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.123    inst_controleur_OLED/inst_MSA_timing_init/state_f1_carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.457 r  inst_controleur_OLED/inst_MSA_timing_init/state_f1_carry__1/O[1]
                         net (fo=1, routed)           0.562     4.018    inst_controleur_OLED/inst_MSA_timing_init/state_f1_carry__1_n_6
    SLICE_X4Y129         LUT4 (Prop_lut4_I0_O)        0.303     4.321 r  inst_controleur_OLED/inst_MSA_timing_init/FSM_sequential_state_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.321    inst_controleur_OLED/inst_MSA_timing_init/FSM_sequential_state_r[0]_i_1__0_n_0
    SLICE_X4Y129         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/FSM_sequential_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.720    17.910    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X4Y129         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/FSM_sequential_state_r_reg[0]/C
                         clock pessimism             -0.421    17.488    
                         clock uncertainty           -0.068    17.420    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.029    17.449    inst_controleur_OLED/inst_MSA_timing_init/FSM_sequential_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.449    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                 13.128    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.277ns (27.967%)  route 3.289ns (72.033%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 17.906 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.830    -2.496    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X6Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518    -1.978 r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/Q
                         net (fo=27, routed)          1.545    -0.433    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/state_r[0]
    SLICE_X4Y125         LUT5 (Prop_lut5_I3_O)        0.124    -0.309 f  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/sda_int_i_19/O
                         net (fo=1, routed)           0.998     0.690    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/sda_int_i_19_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.124     0.814 f  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/sda_int_i_6/O
                         net (fo=1, routed)           0.000     0.814    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/sda_int_i_6_n_0
    SLICE_X5Y126         MUXF7 (Prop_muxf7_I0_O)      0.212     1.026 f  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/sda_int_reg_i_2/O
                         net (fo=1, routed)           0.746     1.771    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_reg_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.299     2.070 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_i_1/O
                         net (fo=1, routed)           0.000     2.070    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_i_1_n_0
    SLICE_X5Y123         FDPE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.716    17.906    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X5Y123         FDPE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_reg/C
                         clock pessimism             -0.421    17.484    
                         clock uncertainty           -0.068    17.416    
    SLICE_X5Y123         FDPE (Setup_fdpe_C_D)        0.031    17.447    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_reg
  -------------------------------------------------------------------
                         required time                         17.447    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.671ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.858ns (21.393%)  route 3.153ns (78.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 17.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.839    -2.487    inst_controleur_OLED/inst_MSA_SPI/CLK
    SLICE_X0Y130         FDCE                                         r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.456    -2.031 r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[1]/Q
                         net (fo=16, routed)          1.189    -0.842    inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg_n_0_[1]
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124    -0.718 r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.745     0.028    inst_controleur_OLED/inst_MSA_affichage/FSM_onehot_state_r_reg[2]
    SLICE_X1Y131         LUT5 (Prop_lut5_I0_O)        0.124     0.152 r  inst_controleur_OLED/inst_MSA_affichage/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.830     0.982    inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[2]_0
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.154     1.136 r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r[2]_i_1/O
                         net (fo=1, routed)           0.388     1.524    inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r[2]_i_1_n_0
    SLICE_X0Y130         FDCE                                         r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.721    17.911    inst_controleur_OLED/inst_MSA_SPI/CLK
    SLICE_X0Y130         FDCE                                         r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[2]/C
                         clock pessimism             -0.397    17.513    
                         clock uncertainty           -0.068    17.445    
    SLICE_X0Y130         FDCE (Setup_fdce_C_D)       -0.250    17.195    inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 15.671    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/ms_tick_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.828ns (20.166%)  route 3.278ns (79.834%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.841    -2.485    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y132         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.456    -2.029 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/Q
                         net (fo=3, routed)           0.860    -1.169    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[0]
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.124    -1.045 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_4/O
                         net (fo=1, routed)           0.796    -0.249    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_4_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I2_O)        0.124    -0.125 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_2/O
                         net (fo=17, routed)          1.054     0.929    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_2_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I2_O)        0.124     1.053 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_r_i_1/O
                         net (fo=1, routed)           0.569     1.621    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_r_0
    SLICE_X3Y128         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.720    17.910    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X3Y128         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_r_reg/C
                         clock pessimism             -0.435    17.474    
                         clock uncertainty           -0.068    17.406    
    SLICE_X3Y128         FDCE (Setup_fdce_C_D)       -0.081    17.325    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_r_reg
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.056ns (26.100%)  route 2.990ns (73.900%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 17.904 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.830    -2.496    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X7Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDCE (Prop_fdce_C_Q)         0.456    -2.040 f  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[1]/Q
                         net (fo=27, routed)          1.800    -0.240    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/state_r[1]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.150    -0.090 f  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_i_15/O
                         net (fo=2, routed)           0.827     0.737    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/sda_int_i_15_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.326     1.063 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_i_3/O
                         net (fo=1, routed)           0.363     1.426    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_i_3_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I4_O)        0.124     1.550 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_i_1/O
                         net (fo=1, routed)           0.000     1.550    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_i_1_n_0
    SLICE_X7Y124         FDPE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.714    17.904    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X7Y124         FDPE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg/C
                         clock pessimism             -0.399    17.504    
                         clock uncertainty           -0.068    17.436    
    SLICE_X7Y124         FDPE (Setup_fdpe_C_D)        0.031    17.467    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.969ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.193ns (29.996%)  route 2.784ns (70.004%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.834    -2.492    inst_controleur_OLED/inst_MSA_init/CLK
    SLICE_X3Y127         FDCE                                         r  inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.419    -2.073 f  inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg[3]/Q
                         net (fo=17, routed)          0.732    -1.341    inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg_n_0_[3]
    SLICE_X3Y127         LUT4 (Prop_lut4_I2_O)        0.324    -1.017 r  inst_controleur_OLED/inst_MSA_init/oled_dc_n_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.323     0.307    inst_controleur_OLED/inst_MSA_affichage/oled_dc_n_o_OBUF
    SLICE_X0Y131         LUT6 (Prop_lut6_I4_O)        0.326     0.633 r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[2]_i_4/O
                         net (fo=3, routed)           0.729     1.361    inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[2]_i_4_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I4_O)        0.124     1.485 r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.485    inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[0]_i_1_n_0
    SLICE_X3Y133         FDCE                                         r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.725    17.915    inst_controleur_OLED/inst_MSA_affichage/CLK
    SLICE_X3Y133         FDCE                                         r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[0]/C
                         clock pessimism             -0.421    17.493    
                         clock uncertainty           -0.068    17.425    
    SLICE_X3Y133         FDCE (Setup_fdce_C_D)        0.029    17.454    inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.454    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 15.969    

Slack (MET) :             16.121ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.677%)  route 2.992ns (78.323%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.841    -2.485    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y132         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.456    -2.029 f  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/Q
                         net (fo=3, routed)           0.860    -1.169    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[0]
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.124    -1.045 f  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_4/O
                         net (fo=1, routed)           0.796    -0.249    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_4_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I2_O)        0.124    -0.125 f  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_2/O
                         net (fo=17, routed)          1.336     1.211    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_2_n_0
    SLICE_X5Y134         LUT4 (Prop_lut4_I0_O)        0.124     1.335 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.335    inst_controleur_OLED/inst_MSA_timing_init/p_0_in[14]
    SLICE_X5Y134         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.725    17.915    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y134         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[14]/C
                         clock pessimism             -0.421    17.493    
                         clock uncertainty           -0.068    17.425    
    SLICE_X5Y134         FDCE (Setup_fdce_C_D)        0.031    17.456    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.456    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 16.121    

Slack (MET) :             16.137ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.856ns (22.247%)  route 2.992ns (77.753%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.841    -2.485    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y132         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.456    -2.029 f  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[0]/Q
                         net (fo=3, routed)           0.860    -1.169    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[0]
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.124    -1.045 f  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_4/O
                         net (fo=1, routed)           0.796    -0.249    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_4_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I2_O)        0.124    -0.125 f  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_2/O
                         net (fo=17, routed)          1.336     1.211    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_2_n_0
    SLICE_X5Y134         LUT4 (Prop_lut4_I0_O)        0.152     1.363 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.363    inst_controleur_OLED/inst_MSA_timing_init/p_0_in[15]
    SLICE_X5Y134         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.725    17.915    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y134         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[15]/C
                         clock pessimism             -0.421    17.493    
                         clock uncertainty           -0.068    17.425    
    SLICE_X5Y134         FDCE (Setup_fdce_C_D)        0.075    17.500    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                 16.137    

Slack (MET) :             16.139ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 1.193ns (31.319%)  route 2.616ns (68.681%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.834    -2.492    inst_controleur_OLED/inst_MSA_init/CLK
    SLICE_X3Y127         FDCE                                         r  inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.419    -2.073 f  inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg[3]/Q
                         net (fo=17, routed)          0.732    -1.341    inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg_n_0_[3]
    SLICE_X3Y127         LUT4 (Prop_lut4_I2_O)        0.324    -1.017 r  inst_controleur_OLED/inst_MSA_init/oled_dc_n_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.323     0.307    inst_controleur_OLED/inst_MSA_affichage/oled_dc_n_o_OBUF
    SLICE_X0Y131         LUT6 (Prop_lut6_I4_O)        0.326     0.633 r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[2]_i_4/O
                         net (fo=3, routed)           0.561     1.193    inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[2]_i_4_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I4_O)        0.124     1.317 r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.317    inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r[1]_i_1_n_0
    SLICE_X3Y133         FDCE                                         r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.725    17.915    inst_controleur_OLED/inst_MSA_affichage/CLK
    SLICE_X3Y133         FDCE                                         r  inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[1]/C
                         clock pessimism             -0.421    17.493    
                         clock uncertainty           -0.068    17.425    
    SLICE_X3Y133         FDCE (Setup_fdce_C_D)        0.031    17.456    inst_controleur_OLED/inst_MSA_affichage/FSM_sequential_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.456    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                 16.139    

Slack (MET) :             16.258ns  (required time - arrival time)
  Source:                 inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 2.027ns (54.386%)  route 1.700ns (45.614%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.841    -2.485    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y132         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.419    -2.066 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[1]/Q
                         net (fo=2, routed)           0.842    -1.223    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[1]
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    -0.392 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.392    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.278 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.278    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry__0_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.164 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.164    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry__1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.058 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0_carry__2/O[0]
                         net (fo=1, routed)           0.858     0.915    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r0[13]
    SLICE_X5Y134         LUT4 (Prop_lut4_I3_O)        0.327     1.242 r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.242    inst_controleur_OLED/inst_MSA_timing_init/p_0_in[13]
    SLICE_X5Y134         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.586    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    16.098    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.189 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.725    17.915    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X5Y134         FDCE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[13]/C
                         clock pessimism             -0.421    17.493    
                         clock uncertainty           -0.068    17.425    
    SLICE_X5Y134         FDCE (Setup_fdce_C_D)        0.075    17.500    inst_controleur_OLED/inst_MSA_timing_init/ms_tick_counter_r_reg[13]
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 16.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.642    -0.606    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X7Y123         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.066    -0.399    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X6Y123         LUT5 (Prop_lut5_I4_O)        0.045    -0.354 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X6Y123         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.913    -0.380    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X6Y123         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.213    -0.593    
    SLICE_X6Y123         FDCE (Hold_fdce_C_D)         0.121    -0.472    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641    -0.607    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X7Y124         FDPE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy_reg/Q
                         net (fo=5, routed)           0.079    -0.386    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/i2c_busy
    SLICE_X6Y124         LUT6 (Prop_lut6_I2_O)        0.045    -0.341 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_sequential_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst_n_10
    SLICE_X6Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.912    -0.381    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X6Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/C
                         clock pessimism             -0.213    -0.594    
    SLICE_X6Y124         FDCE (Hold_fdce_C_D)         0.120    -0.474    inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641    -0.607    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/CLK
    SLICE_X4Y125         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[6]/Q
                         net (fo=2, routed)           0.062    -0.404    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o[6]
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/D[6]
    SLICE_X5Y125         FDRE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.912    -0.381    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X5Y125         FDRE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[6]/C
                         clock pessimism             -0.213    -0.594    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.092    -0.502    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_controleur_OLED/inst_oled_cmd_ROM/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.645    -0.603    inst_controleur_OLED/inst_oled_cmd_ROM/CLK
    SLICE_X1Y128         FDCE                                         r  inst_controleur_OLED/inst_oled_cmd_ROM/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  inst_controleur_OLED/inst_oled_cmd_ROM/data_o_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.329    inst_controleur_OLED/inst_MSA_timing_init/Q[3]
    SLICE_X4Y128         FDRE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.916    -0.377    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X4Y128         FDRE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[3]/C
                         clock pessimism             -0.189    -0.566    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.070    -0.496    inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/i2c_busy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.498%)  route 0.155ns (45.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641    -0.607    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X7Y125         FDRE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_busy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  inst_controleur_CODEC/inst_adau1761_config/i2c_busy_r_reg/Q
                         net (fo=3, routed)           0.155    -0.310    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/i2c_busy_r
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_sequential_state_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst_n_8
    SLICE_X6Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.912    -0.381    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X6Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[2]/C
                         clock pessimism             -0.189    -0.570    
    SLICE_X6Y124         FDCE (Hold_fdce_C_D)         0.121    -0.449    inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.642    -0.606    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X2Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[0]/Q
                         net (fo=20, routed)          0.105    -0.336    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[0]
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.048    -0.288 r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    inst_controleur_CODEC/inst_adau1761_config/plusOp[2]
    SLICE_X3Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.913    -0.380    inst_controleur_CODEC/inst_adau1761_config/CLK
    SLICE_X3Y124         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[2]/C
                         clock pessimism             -0.213    -0.593    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.107    -0.486    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.025%)  route 0.140ns (42.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.645    -0.603    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X3Y122         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[3]/Q
                         net (fo=7, routed)           0.140    -0.322    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count[3]
    SLICE_X4Y122         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_0[2]
    SLICE_X4Y122         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.915    -0.378    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X4Y122         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[2]/C
                         clock pessimism             -0.189    -0.567    
    SLICE_X4Y122         FDCE (Hold_fdce_C_D)         0.091    -0.476    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_controleur_OLED/inst_MSA_SPI/data_sr_count_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.647    -0.601    inst_controleur_OLED/inst_MSA_SPI/CLK
    SLICE_X1Y130         FDCE                                         r  inst_controleur_OLED/inst_MSA_SPI/data_sr_count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  inst_controleur_OLED/inst_MSA_SPI/data_sr_count_r_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.341    inst_controleur_OLED/inst_MSA_SPI/data_sr_count_r[1]
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r[0]_i_1_n_0
    SLICE_X0Y130         FDPE                                         r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.919    -0.374    inst_controleur_OLED/inst_MSA_SPI/CLK
    SLICE_X0Y130         FDPE                                         r  inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[0]/C
                         clock pessimism             -0.214    -0.588    
    SLICE_X0Y130         FDPE (Hold_fdpe_C_D)         0.091    -0.497    inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.195%)  route 0.128ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.644    -0.604    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X5Y122         FDRE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_clk_prev_reg/Q
                         net (fo=6, routed)           0.128    -0.335    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_clk_prev
    SLICE_X7Y122         LUT5 (Prop_lut5_I1_O)        0.045    -0.290 r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/scl_ena_i_1/O
                         net (fo=1, routed)           0.000    -0.290    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/scl_ena_i_1_n_0
    SLICE_X7Y122         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_CODEC/clk_50mhz_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.915    -0.378    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/CLK
    SLICE_X7Y122         FDCE                                         r  inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/scl_ena_reg/C
                         clock pessimism             -0.213    -0.591    
    SLICE_X7Y122         FDCE (Hold_fdce_C_D)         0.092    -0.499    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/scl_ena_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_controleur_OLED/inst_oled_cmd_ROM/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.977%)  route 0.133ns (51.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.646    -0.602    inst_controleur_OLED/inst_oled_cmd_ROM/CLK
    SLICE_X3Y129         FDCE                                         r  inst_controleur_OLED/inst_oled_cmd_ROM/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  inst_controleur_OLED/inst_oled_cmd_ROM/data_o_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.340    inst_controleur_OLED/inst_MSA_timing_init/Q[6]
    SLICE_X4Y128         FDRE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_50mhz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_clk_wiz_50mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    inst_clk_wiz_50mhz/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    inst_controleur_OLED/clk_50mhz_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.916    -0.377    inst_controleur_OLED/inst_MSA_timing_init/CLK
    SLICE_X4Y128         FDRE                                         r  inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[6]/C
                         clock pessimism             -0.189    -0.566    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.016    -0.550    inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X3Y124    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y123    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y123    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X6Y122    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X7Y124    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X5Y123    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X7Y122    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y124    inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y123    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y123    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X6Y122    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X7Y124    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X5Y123    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X7Y122    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y122    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_clk_prev_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y122    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X6Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X7Y124    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X6Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X6Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X6Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y125    inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/data_tx_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X7Y133    inst_controleur_OLED/inst_MSA_timing_init/ms_counter_r_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 11.071 }
Period(ns):         22.143
Sources:            { inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         22.143      19.988     BUFGCTRL_X0Y0   inst_clk_wiz_50mhz/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         22.143      20.669     OLOGIC_X1Y118   inst_controleur_CODEC/inst_oddr/inst/ODDR_inst/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         22.143      20.894     PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       22.143      137.857    PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   inst_clk_wiz_50mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  inst_clk_wiz_50mhz/inst/plle2_adv_inst/CLKFBOUT



