0.4
2016.2
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sim_1/new/VGA_driver_tb.v,1703308241,verilog,,,,,,,,,,,
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sim_1/new/vga_test_tb.v,1703503390,verilog,,,,,,,,,,,
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/VGA_color_syn.v,1703500455,verilog,,,,,,,,,,,
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/divider.v,1703499153,verilog,,,,,,,,,,,
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_640x480.v,1703500076,verilog,,,,,,,,,,,
D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_test.v,1703502784,verilog,,,,,,,,,,,
