* Design
    * **Paul Kudyba**
        * Instruction Decoder (InstructionDecoder.v)
        * General Arch Design Mapping
        * Standardization
        * Updated instructions.json
    * **Victor Qiu**
        * ALU (EXE.v)
    * **Alexis Manriquez**
        * Write Back (WriteBack.v)
        * Memory Access (MemoryAccess.v)
        * I/O Wrapper (IO.v)
            * implementing Standardization
        * (Core.v)
        * Major Debugging and assembly debugging
    * **Juan Rivas**
        * Instruction Fetch (InstructionFetch.v)
    * **Warwore Omot**
        * Data Flow (DataPath.v)
    * **Dylan (Charles) Meyer**
        * Github validation
    * **Eathan Bowmar**
        * Regester Memory (RegisterBank.v)

* Testing
    * **Taylor Wetterhan**
        * Additional Assembly
        * Assembly Compiler (Assembler.py)
        * Updated SCC ISA Documentation (scc.docx => scc_rev_1.docx)
        * Created Makefile
    * **Hayden Odum**
        * 
    * **Ariel Gissel**
        * Emulator
        * Bubble sort Assembly
    * **Omer Cinar**
        * System Level Testbench

