{"Source Block": ["oh/src/mio/hdl/mtx_io.v@26:36@HdlIdDef", "   //local wires\n   reg [63:0] \t   shiftreg;\n   reg [2:0] \t   tx_state;\n   reg [IOW-1:0]   tx_packet_sdr;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   reg [7:0] \t   io_valid_reg;\n   \n   //########################################\n   //# STATE MACHINE\n   //########################################   \n\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_io.v@25:35", "\n   //local wires\n   reg [63:0] \t   shiftreg;\n   reg [2:0] \t   tx_state;\n   reg [IOW-1:0]   tx_packet_sdr;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   reg [7:0] \t   io_valid_reg;\n   \n   //########################################\n   //# STATE MACHINE\n   //########################################   \n"], ["oh/src/mio/hdl/mtx_io.v@23:33", "   output \t    io_wait // pushback to serializer in sdr mode   \n   );\n\n   //local wires\n   reg [63:0] \t   shiftreg;\n   reg [2:0] \t   tx_state;\n   reg [IOW-1:0]   tx_packet_sdr;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   reg [7:0] \t   io_valid_reg;\n   \n   //########################################\n"], ["oh/src/mio/hdl/mtx_io.v@22:32", "   input [IOW-1:0]  io_packet, // packet\n   output \t    io_wait // pushback to serializer in sdr mode   \n   );\n\n   //local wires\n   reg [63:0] \t   shiftreg;\n   reg [2:0] \t   tx_state;\n   reg [IOW-1:0]   tx_packet_sdr;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   reg [7:0] \t   io_valid_reg;\n   \n"], ["oh/src/mio/hdl/mtx_io.v@24:34", "   );\n\n   //local wires\n   reg [63:0] \t   shiftreg;\n   reg [2:0] \t   tx_state;\n   reg [IOW-1:0]   tx_packet_sdr;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   reg [7:0] \t   io_valid_reg;\n   \n   //########################################\n   //# STATE MACHINE\n"]], "Diff Content": {"Delete": [[31, "   reg [7:0] \t   io_valid_reg;\n"]], "Add": [[31, "   wire \t    tx_wait_sync;\n"], [31, "   wire \t    transfer_active;\n"], [31, "   wire [7:0] \t    io_valid_next;\n"]]}}