============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:31 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         473 13541.656 764313.750 777855.406 
  TOP                        473 13541.656 735224.896 748766.552 
    stoch2bin                154  6059.545 299447.637 305507.182 
      inc_add_23_27_2         30  1424.531  17841.692  19266.224 
    genblk1[2].genblk1.sng   110  2514.606 135593.055 138107.661 
      ctr                     64  2143.338 112911.876 115055.214 
    genblk1[1].genblk1.sng   109  2494.853 146781.235 149276.088 
      ctr                     63  2123.585 124524.147 126647.731 
    genblk1[0].genblk1.sng    98  2441.441 144004.998 146446.439 
      ctr                     52  2070.173 121458.395 123528.568 

