<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>3.1 逻辑综合阶段</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/3_1_logic_synthesis.html-53dec9cb.js"><link rel="modulepreload" href="/assets/7a9b63e7677540c8aeca5236a8d7d8bb-a4a6bd2b.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/3_1_logic_synthesis.html-5f5d1382.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="项目和团队"><span class="title"><!---->项目和团队</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/project/intro/"><!---->项目介绍<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/plan/"><!---->项目规划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/team/"><!---->贡献成员<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="知识和训练"><span class="title"><!---->知识和训练</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/eda/"><!---->EDA知识<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>水滴计划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA实践<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/others/"><!---->其他学习<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="平台和工具"><span class="title"><!---->平台和工具</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-platform/"><!---->iEDA基础平台<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-tools/"><!---->iEDA工具集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/auto-scripts/"><!---->自动化设计脚本<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="智能和数据"><span class="title"><!---->智能和数据</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/ibm/"><!---->iBM数据集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-model/"><!---->AiEDA模型<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-framework/"><!---->AiEDA框架<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="学术和研发"><span class="title"><!---->学术和研发</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/research/subjects/"><!---->研究课题<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/tasks/"><!---->开发任务<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/achieves/"><!---->学术成果<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="活动和交流"><span class="title"><!---->活动和交流</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/conferences/"><!---->学术会议<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/communication/"><!---->技术交流<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/contests/"><!---->学术竞赛<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/tape-out/"><!---->流片计划<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="宣传和合作"><span class="title"><!---->宣传和合作</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/news/"><!---->新闻动态<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/collaborate/"><!---->业务合作<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/recruit/"><!---->人才招聘<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/connection.html"><!---->联系方式<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="选择语言"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="搜索"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">搜索</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/train/eda/"><!---->EDA知识<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">芯片与电路</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">芯片设计基础</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">标准格式文件</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">芯片设计流程</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><!---->3.1 逻辑综合阶段<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#_1-dc设计对象"><!---->1 DC设计对象<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#_2-dc-工作原理"><!---->2 DC 工作原理<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#_3-dc-三个阶段"><!---->3 DC 三个阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#_4-dc-文件管理"><!---->4 DC 文件管理<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#_5-dc-基本流程"><!---->5 DC 基本流程<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#_6-dc-库文件"><!---->6 DC 库文件<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#target-library"><!---->target library<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#link-library"><!---->link library<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#symbol-library"><!---->symbol library<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#synthetic-library"><!---->synthetic library<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html#文章来源"><!---->文章来源<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><!---->3.2 布图规划与电源规划<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><!---->3.3 布局阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><!---->3.5 时钟树综合<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.html"><!---->3.5 布线阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">芯片设计概念</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">标准单元</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA问题与建模</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">算法与数据结构</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/water_drop/"><!---->水滴计划<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/practice/"><!---->iEDA实践<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/others/"><!---->其他学习<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->3.1 逻辑综合阶段</h1><div class="page-info"><span class="page-author-info" aria-label="作者🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-07-17T10:52:28.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 9 分钟</span><meta property="timeRequired" content="PT9M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>逻辑综合上承 <strong>RTL级的电路设计(.v文件)</strong>，下启<strong>后端布局布线的物理设计</strong>，前后端的分界线，其目标是基于某个特定的工艺库，将RTL级描述的电路转换成门级网表描述的电路，使用 SDC约束体现PAP(性能、面积、功耗)。</p><p>Design Compiler，简称DC，是 Synopsys 公司用于做综合的核心工具，它可以方便地将HDL语言描述的电路转换到基于工艺库的门级网表。</p><p>逻辑综合是使用软件的方法来设计硬件，然后将门级电路实现与优化的工作留给综合工具的一种设计方法。它是根据一个系统逻辑功能与性能的要求，在一个包含众多结构、功能、性能均已知的逻辑元件的单元库的支持下， 寻找出一个逻辑网络结构的最佳实现方案。即在满足设计电路的功能、 速度及面积等限制条件下，将行为级描述转化为指定的技术库中单元电路的连接。</p><h2 id="_1-dc设计对象" tabindex="-1"><a class="header-anchor" href="#_1-dc设计对象" aria-hidden="true">#</a> 1 DC设计对象</h2><p>DC在综合的过程中，会把电路划分为不同的处理对象，称之为<strong>设计对象(Design Objects)</strong>，具体如下:</p><ul><li><p><strong>Design</strong>：待综合的对象。</p></li><li><p><strong>Port</strong>：整个Design最外部的输入和输出端口。</p></li><li><p><strong>Clock</strong>：时钟信号源的引脚或端口。(数字电路采用的是基于时钟的同步电路，时钟上的任何问题都会对电路造成重要影响，因此<strong>一定要单独处理时钟端口</strong>)</p></li><li><p><strong>Cell</strong>：设计中包含的子设计的实例，也称为instance。(例化的模块)</p></li><li><p><strong>Reference</strong>：所指向的设计原型，即单元是参考的实例。(例化的原型)</p></li><li><p><strong>Pin</strong>：cell 自身的引脚。</p></li><li><p><strong>Net</strong>：内部连线，端口和引脚间及引脚和引脚间的连线。</p></li></ul><div style="text-align:center;"><img src="/res/images/train_eda_3/261446eb25fb434a9e317087beca8c1b.png" alt="ASIC Flow" width="700"><h4>图1 原理图</h4></div><div style="text-align:center;"><img src="/res/images/train_eda_3/dc52015074794ebcbc2ee871bf523d78.png" alt="ASIC Flow" width="600"><h4>图2 VHDL</h4></div><div style="text-align:center;"><img src="/res/images/train_eda_3/0f1c750940e9437c99f74f6fba755962.png" alt="ASIC Flow" width="600"><h4>图3 Verilog</h4></div><p>需要注意的是，设计对象会出现同名的问题，如下：</p><figure><img src="/res/images/train_eda_3/7cf683c48a83423ea419fb044a4c4e01.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>约束添加到不同的设计对象是会带来不同的结果的，上例中的指令就没有清楚的指出设计对象是哪一个。不同版本的 DC 对同名设计对象的处理可能会不同，可以使用 get_*命令来指定设计对象(该命令返回当前设计中的对象)，如 set_1oad5[get_nets sum]，这样返回的就是nets类型的设计对象中名字为 sum 的那一个。</p><h2 id="_2-dc-工作原理" tabindex="-1"><a class="header-anchor" href="#_2-dc-工作原理" aria-hidden="true">#</a> 2 DC 工作原理</h2><p>某种程度讲时序收敛是逻辑综合的重要目标，施加时序相关约束是综合的重要步骤（SDC文件），DC 内嵌静态时序分析引擎，Design Time，<strong>基于时序约束完成设计的优化和映射</strong>，为后续时序约束设置更符合实际。</p><p>逻辑综合中，内部有一个静态时序分析引擎，会把整个电路划分为不同的时序路径，路径的起点是 <strong>input port 、clock</strong>，终点是 <strong>寄存器D端，output port</strong>。</p><figure><img src="/res/images/train_eda_3/01d545f8a26c47868d5cf1235a1efc15.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>在静态时序分析的基础上，逻辑综合会有两个指标：<strong>建立时间</strong>和<strong>保持时间</strong>。[具体可于第5部分学习STA的基础知识]</p><p>DC在综合过程中以<strong>最大化建立时</strong>间为重点，如果建立时间不满足要求，只能重新迭代，以违规路径为优化目标重新综合;如果保持时间不满足，多倾向于推迟到布图后再进行修正，</p><p>DC针对最坏情况下的关键时序路径进行优化。采用所谓<strong>最大最小算法</strong>，对于数据路径取最大延时而时钟路径取最小延时，不违反建立时间约束;对于数据路径取最小延时而时钟路径取最大延时，不违反保持时间约束。</p><p>这是DC的一种综合策略，具体为时序约束的施加方法、时间违规的修正方法。</p><h2 id="_3-dc-三个阶段" tabindex="-1"><a class="header-anchor" href="#_3-dc-三个阶段" aria-hidden="true">#</a> 3 DC 三个阶段</h2><figure><img src="/res/images/train_eda_3/1c5cdbee401a4696be6f1f2e1a036283.png" alt="" tabindex="0"><figcaption></figcaption></figure><ul><li><p><strong>转译:</strong> 将 HDL代码转换成 DC 内部的数据库(GTECH 库)，该数据库和工艺无关;</p></li><li><p><strong>优化:</strong> 根据设计目标(频率、面积、功耗)对电路进行优化(与工艺无关，运用布尔变换或代数变换技术)，包括结构优化(Architectural level synthsis)、逻辑优化 (Logic level or GTECH optimization)和门级优化(Gate-level or Mapping optimization)</p></li><li><p><strong>映射:</strong> 在目标库中选择合适的逻辑单元(包括组合逻辑和时序逻辑)，产生设计的门级电路</p></li></ul><p>(映射是将通用网表 GTECH 库元件映射到目标库中的门级标准单元，如寄存器，与门,或门等。此时的电路网表包含了相关的工艺参数，如网表(V文件)、延时信息(SDF文件)、约東信息(SDC文件)等。ddc 文件会包含以上文件的信息。)</p><p>此时与工艺库、工艺参数有关优化和映射是同时进行的，转译和优化没有执行步骤上的先后，因此综合是一个<strong>选代过程</strong>。</p><p>GTECH(aeneric technology)网表即通用网表，与工艺网表相比较，GTECH 网表<strong>没有具体的工艺信息</strong>，指的是其使用的逻辑门单元是一个符号，包含通用逻辑门(例如与或非，触发器等等)和通用运算符(加减乘除、移位、比较、选择等等)，<strong>GTECH 网表中仅包含逻辑功能，但可以对功耗、时延和面积建模。</strong></p><p>以16选1多路选择器(muliplexer，MUX)为例，GTECH 网表将其表示成 16 输入、4 个输入选择、1个输出的 16 x1 MUX；而工艺网表依据工艺库信息可能将其表示成多个 4x1MUX 的级联形式。</p><figure><img src="/res/images/train_eda_3/5e6fa61e3cc547ec8ba3a2352170f584.png" alt="" tabindex="0"><figcaption></figcaption></figure><h2 id="_4-dc-文件管理" tabindex="-1"><a class="header-anchor" href="#_4-dc-文件管理" aria-hidden="true">#</a> 4 DC 文件管理</h2><p>Design Compier 读取设计的 RTL代码，基于用户施加的各种约束，完成RTL级电路到目标工艺库上门级网表的转化。其输入输出文件内容如下:</p><figure><img src="/res/images/train_eda_3/52900f70519b4311bfde07396543ca11.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>为了方便管理输入输出文件，通常在工作目录下根据文件内容建立如下目录结构来存放对应文件。</p><figure><img src="/res/images/train_eda_3/aba1df878ee54ecb86170d8e843e5350.png" alt="" tabindex="0"><figcaption></figcaption></figure><h2 id="_5-dc-基本流程" tabindex="-1"><a class="header-anchor" href="#_5-dc-基本流程" aria-hidden="true">#</a> 5 DC 基本流程</h2><ol><li><p>读取库文件(包括目标库、链接库、符号库等)</p></li><li><p>添加时序约束和设计规则约束(环境约束、面积约束、时序约束等)</p></li><li><p>综合RTL设计(将RTL代码转换为用标准单元表示的门级网表)</p></li><li><p>分析结果</p></li><li><p>输出设计数据</p></li></ol><figure><img src="/res/images/train_eda_3/eac9c2d808144767a7c11dc6bdfefa37.png" alt="" tabindex="0"><figcaption></figcaption></figure><h2 id="_6-dc-库文件" tabindex="-1"><a class="header-anchor" href="#_6-dc-库文件" aria-hidden="true">#</a> 6 DC 库文件</h2><p>DC在运行过程中使用到的几种库文件如下:</p><ul><li>目标库 target library</li><li>链接库 link library.</li><li>符号库 symbol library</li><li>算数运算库 synthetic library</li></ul><h3 id="target-library" tabindex="-1"><a class="header-anchor" href="#target-library" aria-hidden="true">#</a> target library</h3><p>(设计人员希望 DC 推断出并最终映射到其上的逻辑单元对应的工艺库。)</p><figure><img src="/res/images/train_eda_3/a7b4bf169885479daa537420d201eb2f.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>读入的 HDL 代码首先由 synopsys 自带的 GTECH 库转换成 Design Compier 内部交换的格式，然后经过映射到工艺库和优化生成门级网表。</p><p>目标库是由晶圆厂提供的，格式是.b ，是 DC 的内部格式，不可读，可以由文本可读的 .1ib 格式转换得到。目标库中包含了各个门级单元的行为(逻辑功能)、引脚、面积以及时序信息(有的工艺库还有功耗方面的参数)，DC 在综合时就是根据目标库中给出的单元电路的延迟信息来计算路径的延迟。并根据各个单元延时、面积和驱动能力的不同选择合适的单元来优化电路。</p><p>工艺库(日标库)的示例如下，DC 优化的一个常用方法是在逻辑功能相同的前提下替换单元的大小尺寸，替换依据就是工艺库中包含的各种信息。</p><figure><img src="/res/images/train_eda_3/609fc600432845169bb5ac8d34925d0a.png" alt="" tabindex="0"><figcaption></figcaption></figure><h3 id="link-library" tabindex="-1"><a class="header-anchor" href="#link-library" aria-hidden="true">#</a> link library</h3><p>(说明网表的叶单元和子设计的参考，每个单元和设计都要在链接库中找到其参考以保证设计的完整。一般情况下链接库包含目标库PAD工艺库、ROM/RAM等宏单元库，以及 DC 读入内存的设计文件，同时该库还可以包含旧的工艺库已完成不同工艺之间的再映射。)</p><figure><img src="/res/images/train_eda_3/24e4daf4fd714307ba36063ec810c811.png" alt="" tabindex="0"><figcaption></figcaption></figure><ol><li><p>通常情况下，<strong>链接库对应 IP</strong>，比如购买的付费 IP、存储器、IO、PAD等等。目标库更多的指的是标准单元，所以两者可能一样也可能不一样，这个我们都要做具体的指定。</p></li><li><p>设置 link library 的时候，注意设置 search path 如下所示:</p></li></ol><figure><img src="/res/images/train_eda_3/5778a19b94554bb4bef4becc6f45e993.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>如上图所示，在这样一个目录情况下，虽然设置了 1ink_1ibrary ，但是 DC 在 1ink 的时候却报错， 找不到 ToP.v 中引用的DECODEIP模块。 这是因为没有设置搜索路径，DC找不到文件，这也说明 1ink_1ibrary 默认是在运行 DC 的目录下寻找相关引用。要使上例的 DECODE 能被找到，需要设置 search path。如下图所示:</p><figure><img src="/res/images/train_eda_3/13be0fbc620746b4aa872b25b017ae94.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>使用 analyze &amp; elabroate 命令的也可以读取文件，如下:</p><figure><img src="/res/images/train_eda_3/02440f2f9da6451b8bffc58ac8d51db3.png" alt="" tabindex="0"><figcaption></figcaption></figure><h3 id="symbol-library" tabindex="-1"><a class="header-anchor" href="#symbol-library" aria-hidden="true">#</a> symbol library</h3><p>(工艺库元件的符号表示，用于图形化显示综合的门级网表;若只使用命令行接口，该库可以不指定。)</p><figure><img src="/res/images/train_eda_3/c9b0e98212bb444ba4d6857198edb44d.png" alt="" tabindex="0"><figcaption></figcaption></figure><h3 id="synthetic-library" tabindex="-1"><a class="header-anchor" href="#synthetic-library" aria-hidden="true">#</a> synthetic library</h3><p>(综合库，它包含了一些经验证的、可综合的、独立于工艺的 IP，也称为<strong>DesignWare</strong>。dw_foundation.sldb 是Synopsys 提供的DesignWare 库，它包含了基本的算术运算逻辑、控制逻辑、可综合存储器等!P，在综合时调用这些!P有助于提高电路性能和减少运行时间。)</p><figure><img src="/res/images/train_eda_3/7a9b63e7677540c8aeca5236a8d7d8bb.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>DC综合的时候，默认综合为性能相对较差的电路结构，比如将加法器(verilog中的运算符“+”)综合为串行进位加法器，如果想要使用高性能的加法器，如超前进位加法器，这时候就需要设定算数运算库，让 DC 在综合的时候调用 Designware库。同时也需要在 1ink_library设置相应的库以使得在连接的时候 DC 可以搜索到相应的运算符的实现。(这是一个较为高级的功能，需要高级的licence)</p><h2 id="文章来源" tabindex="-1"><a class="header-anchor" href="#文章来源" aria-hidden="true">#</a> 文章来源</h2><p>[1] <a href="https://www.icourse163.org/learn/SWJTU-1207492806?tid=1470116659#/learn/content?type=detail&amp;id=1253638057&amp;cid=1284287406" target="_blank" rel="noopener noreferrer">https://www.icourse163.org/learn/SWJTU-1207492806?tid=1470116659#/learn/content?type=detail&amp;id=1253638057&amp;cid=1284287406<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [2] <a href="https://blog.csdn.net/one11070910/article/details/128243158?spm=1001.2014.3001.5502" target="_blank" rel="noopener noreferrer">https://blog.csdn.net/one11070910/article/details/128243158?spm=1001.2014.3001.5502<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [3] <a href="https://blog.csdn.net/Tranquil_ovo/article/details/129876980?spm=1001.2101.3001.6650.3&amp;utm_medium=distribute.pc_relevant.none-task-blog-2%7Edefault%7ECTRLIST%7ERate-3-129876980-blog-111463698.235%5Ev43%5Epc_blog_bottom_relevance_base2&amp;depth_1-utm_source=distribute.pc_relevant.none-task-blog-2%7Edefault%7ECTRLIST%7ERate-3-129876980-blog-111463698.235%5Ev43%5Epc_blog_bottom_relevance_base2&amp;utm_relevant_index=6" target="_blank" rel="noopener noreferrer">https://blog.csdn.net/Tranquil_ovo/article/details/129876980?spm=1001.2101.3001.6650.3&amp;utm_medium=distribute.pc_relevant.none-task-blog-2~default~CTRLIST~Rate-3-129876980-blog-111463698.235^v43^pc_blog_bottom_relevance_base2&amp;depth_1-utm_source=distribute.pc_relevant.none-task-blog-2~default~CTRLIST~Rate-3-129876980-blog-111463698.235^v43^pc_blog_bottom_relevance_base2&amp;utm_relevant_index=6<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.md" rel="noopener noreferrer" target="_blank" aria-label="在 GitHub 上编辑此页" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->在 GitHub 上编辑此页<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">上次编辑于: </span><!----></div><div class="contributors"><span class="label">贡献者: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><!----><a class="vp-link nav-link next" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">3.2 布图规划与电源规划<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
