Info: constrained 'hwclk' to bel 'X24/Y0/io1'
Info: constrained 'dht11_data' to bel 'X0/Y12/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       41 LCs used as LUT4 only
Info:       26 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk (fanout 21)
Info: promoting $PACKER_GND_NET [reset] (fanout 21)
Info: promoting hwclk$SB_IO_IN (fanout 5)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x0a0ceb1b

Info: Device utilisation:
Info: 	         ICESTORM_LC:    73/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     2/  256     0%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 54 cells, random placement wirelen = 1950.
Info:     at initial placer iter 0, wirelen = 23
Info:     at initial placer iter 1, wirelen = 26
Info:     at initial placer iter 2, wirelen = 23
Info:     at initial placer iter 3, wirelen = 26
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 26, spread = 204, legal = 202; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 202, spread = 212, legal = 222; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 25, spread = 214, legal = 230; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 38, spread = 181, legal = 190; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 182, spread = 189, legal = 190; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 25, spread = 147, legal = 173; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 32, spread = 174, legal = 187; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 178, spread = 185, legal = 186; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 27, spread = 168, legal = 195; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 31, spread = 147, legal = 188; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 177, spread = 183, legal = 188; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 24, spread = 145, legal = 185; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 36, spread = 187, legal = 192; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 181, spread = 188, legal = 191; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 26, spread = 147, legal = 183; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 32, spread = 191, legal = 195; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 183, spread = 183, legal = 195; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 27, spread = 151, legal = 176; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 36, spread = 185, legal = 205; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 192, spread = 199, legal = 204; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 29, spread = 139, legal = 172; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 37, spread = 183, legal = 201; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 189, spread = 189, legal = 201; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 29, spread = 140, legal = 166; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 37, spread = 196, legal = 203; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 197, spread = 202, legal = 203; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 29, spread = 144, legal = 165; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 39, spread = 202, legal = 215; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 211, spread = 212, legal = 215; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 33, spread = 153, legal = 186; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 34, spread = 176, legal = 182; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 177, spread = 177, legal = 183; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 31, spread = 140, legal = 164; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 36, spread = 146, legal = 173; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 166, spread = 167, legal = 172; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 31, spread = 204, legal = 218; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 38, spread = 178, legal = 190; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 185, spread = 185, legal = 189; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 31, spread = 137, legal = 173; time = 0.00s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 41, spread = 205, legal = 216; time = 0.00s
Info:     at iteration #14, type SB_GB: wirelen solved = 213, spread = 214, legal = 216; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 33, spread = 165, legal = 187; time = 0.00s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 37, spread = 217, legal = 220; time = 0.00s
Info:     at iteration #15, type SB_GB: wirelen solved = 214, spread = 214, legal = 220; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 33, spread = 141, legal = 162; time = 0.00s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 44, spread = 203, legal = 216; time = 0.00s
Info:     at iteration #16, type SB_GB: wirelen solved = 211, spread = 212, legal = 216; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 41, spread = 141, legal = 175; time = 0.01s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 47, spread = 213, legal = 216; time = 0.00s
Info:     at iteration #17, type SB_GB: wirelen solved = 210, spread = 210, legal = 215; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 38, spread = 165, legal = 188; time = 0.00s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 42, spread = 202, legal = 204; time = 0.00s
Info:     at iteration #18, type SB_GB: wirelen solved = 198, spread = 199, legal = 205; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 33, spread = 175, legal = 202; time = 0.00s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 39, spread = 183, legal = 210; time = 0.00s
Info:     at iteration #19, type SB_GB: wirelen solved = 204, spread = 204, legal = 209; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 34, spread = 183, legal = 206; time = 0.00s
Info:     at iteration #20, type ICESTORM_LC: wirelen solved = 40, spread = 206, legal = 230; time = 0.00s
Info:     at iteration #20, type SB_GB: wirelen solved = 224, spread = 224, legal = 231; time = 0.00s
Info:     at iteration #20, type ALL: wirelen solved = 38, spread = 182, legal = 187; time = 0.00s
Info: HeAP Placer Time: 0.16s
Info:   of which solving equations: 0.12s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 48, wirelen = 162
Info:   at iteration #5: temp = 0.000000, timing cost = 53, wirelen = 130
Info:   at iteration #9: temp = 0.000000, timing cost = 48, wirelen = 117 
Info: SA placement time 0.03s

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 441.70 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 172.80 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 2.65 ns

Info: Checksum: 0x5777ef01

Info: Routing..
Info: Setting up routing queue.
Info: Routing 251 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        301 |       41        243 |   41   243 |         0|       0.36       0.36|
Info: Routing complete.
Info: Router1 time 0.36s
Info: Checksum: 0xee9ca2a0

Info: Critical path report for clock 'hwclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source frequencyDivider.count_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  0.6  1.1    Net frequencyDivider.count[2] (1,11) -> (1,11)
Info:                Sink frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  top.v:26.5-29.2
Info:                  ./freqDiv.v:25.16-25.25
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.4  1.6  Source frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.8  3.4    Net frequencyDivider.count_SB_DFFSR_Q_R (1,11) -> (1,12)
Info:                Sink frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  3.5  Setup frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 1.1 ns logic, 2.4 ns routing

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_5_LC.O
Info:  1.5  2.0    Net startModule.counter[5] (3,7) -> (1,8)
Info:                Sink startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:31.13-36.2
Info:                  ./StartModule.v:20.11-20.18
Info:  0.3  2.3  Source startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  2.9    Net startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2] (1,8) -> (1,8)
Info:                Sink startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  3.2  Source startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  3.8    Net startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] (1,8) -> (1,9)
Info:                Sink startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.2  Source startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  1.6  5.9    Net startModule.states_SB_DFFESR_Q_E (1,9) -> (1,9)
Info:                Sink startModule.states_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  6.0  Setup startModule.states_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info: 1.7 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source startModule.states_SB_DFFESR_Q_D_SB_LUT4_O_1_LC.O
Info:  1.0  1.5    Net startModule.states[1] (1,9) -> (1,12)
Info:                Sink startModule.selector_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  1.8  Source startModule.selector_SB_LUT4_O_LC.O
Info:  0.6  2.4    Net startModule.selector[0] (1,12) -> (0,12)
Info:                Sink dht11_data$sb_io.OUTPUT_ENABLE
Info:                Defined in:
Info:                  top.v:31.13-36.2
Info:                  ./StartModule.v:10.10-10.18
Info: 0.9 ns logic, 1.5 ns routing

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 284.82 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 167.95 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 2.40 ns

Info: Program finished normally.
