#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12a704170 .scope module, "RegisterFile_tb" "RegisterFile_tb" 2 3;
 .timescale -9 -12;
v0x12a61b1d0_0 .var "clk", 0 0;
v0x12a61b290_0 .var "en", 0 0;
v0x12a61b320_0 .net "read_data1", 31 0, v0x12a61aa70_0;  1 drivers
v0x12a61b3d0_0 .net "read_data2", 31 0, v0x12a61ab00_0;  1 drivers
v0x12a61b480_0 .var "read_reg1", 4 0;
v0x12a61b550_0 .var "read_reg2", 4 0;
v0x12a61b600_0 .var "reg_write", 0 0;
v0x12a61b6b0_0 .net "register_done", 0 0, v0x12a61ade0_0;  1 drivers
v0x12a61b760_0 .var "write_data", 31 0;
v0x12a61b890_0 .var "write_reg", 4 0;
E_0x12a7042f0 .event posedge, v0x12a61ade0_0;
S_0x12a704350 .scope module, "uut" "RegisterFile" 2 18, 3 3 0, S_0x12a704170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 1 "register_done";
v0x12a7046c0_0 .net "clk", 0 0, v0x12a61b1d0_0;  1 drivers
v0x12a607990_0 .net "en", 0 0, v0x12a61b290_0;  1 drivers
v0x12a61a9c0_0 .var/i "i", 31 0;
v0x12a61aa70_0 .var "read_data1", 31 0;
v0x12a61ab00_0 .var "read_data2", 31 0;
v0x12a61abe0_0 .net "read_reg1", 4 0, v0x12a61b480_0;  1 drivers
v0x12a61ac90_0 .net "read_reg2", 4 0, v0x12a61b550_0;  1 drivers
v0x12a61ad40_0 .net "reg_write", 0 0, v0x12a61b600_0;  1 drivers
v0x12a61ade0_0 .var "register_done", 0 0;
v0x12a61aef0 .array "registers", 31 0, 31 0;
v0x12a61af80_0 .net "write_data", 31 0, v0x12a61b760_0;  1 drivers
v0x12a61b030_0 .net "write_reg", 4 0, v0x12a61b890_0;  1 drivers
E_0x12a704660 .event posedge, v0x12a7046c0_0;
    .scope S_0x12a704350;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a61a9c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12a61a9c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12a61a9c0_0;
    %store/vec4a v0x12a61aef0, 4, 0;
    %load/vec4 v0x12a61a9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12a61a9c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a61ade0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x12a704350;
T_1 ;
    %wait E_0x12a704660;
    %load/vec4 v0x12a607990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a61ade0_0, 0;
    %load/vec4 v0x12a61abe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12a61aef0, 4;
    %assign/vec4 v0x12a61aa70_0, 0;
    %load/vec4 v0x12a61ac90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12a61aef0, 4;
    %assign/vec4 v0x12a61ab00_0, 0;
    %load/vec4 v0x12a61ad40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x12a61b030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12a61af80_0;
    %load/vec4 v0x12a61b030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12a61aef0, 0, 4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a61ade0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a61ade0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12a704170;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a61b1d0_0, 0, 1;
T_2.0 ;
    %delay 1000, 0;
    %load/vec4 v0x12a61b1d0_0;
    %inv;
    %store/vec4 v0x12a61b1d0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x12a704170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a61b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a61b480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a61b550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a61b890_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a61b760_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a61b290_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12a61b890_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x12a61b760_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %wait E_0x12a7042f0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12a61b480_0, 0, 5;
    %delay 5000, 0;
    %wait E_0x12a704660;
    %vpi_call 2 61 "$display", $time, " Read Data1 (should be 100): %d", v0x12a61b320_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12a61b890_0, 0, 5;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x12a61b760_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %wait E_0x12a7042f0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12a61b480_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12a61b550_0, 0, 5;
    %delay 5000, 0;
    %wait E_0x12a704660;
    %vpi_call 2 78 "$display", $time, " Read Data1 (should be 100): %d", v0x12a61b320_0 {0 0 0};
    %vpi_call 2 79 "$display", $time, " Read Data2 (should be 200): %d", v0x12a61b3d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a61b890_0, 0, 5;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x12a61b760_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a61b600_0, 0, 1;
    %wait E_0x12a7042f0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a61b480_0, 0, 5;
    %delay 5000, 0;
    %wait E_0x12a704660;
    %vpi_call 2 95 "$display", $time, " Read Data1 (should be 0): %d", v0x12a61b320_0 {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
