// Seed: 105657736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output tri1 id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = {id_3, -1};
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output wor id_2,
    inout wor id_3,
    output tri id_4,
    output wor id_5,
    output tri id_6,
    input wire id_7,
    input tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    output wire id_11,
    input supply1 id_12
);
  specify
    if (-1) (id_14 => id_15) = 1;
    (id_16 => id_17) = 1;
    (negedge id_18 => (id_19 +: id_14)) = (id_19, 1'h0);
  endspecify
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_15,
      id_18,
      id_15,
      id_16,
      id_19
  );
endmodule
