// Seed: 1855295263
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  reg id_4, id_5;
  always @(1 or negedge id_1) begin
    id_5 <= id_5;
  end
endmodule
