<!doctype html>
<html>
<head>
<title>GICP3_IRQ_MASK (LPD_SLCR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___lpd_slcr.html")>LPD_SLCR Module</a> &gt; GICP3_IRQ_MASK (LPD_SLCR) Register</p><h1>GICP3_IRQ_MASK (LPD_SLCR) Register</h1>
<h2>GICP3_IRQ_MASK (LPD_SLCR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GICP3_IRQ_MASK</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000008040</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF418040 (LPD_SLCR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0xFFFFFFFF</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
</table>
<p></p>
<h2>GICP3_IRQ_MASK (LPD_SLCR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>src31</td><td class="center">31</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FPD DMA<br/>interrupt for channel 3</td></tr>
<tr valign=top><td>src30</td><td class="center">30</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FPD DMA<br/>interrupt for channel 2</td></tr>
<tr valign=top><td>src29</td><td class="center">29</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FPD DMA<br/>interrupt for channel 1</td></tr>
<tr valign=top><td>src28</td><td class="center">28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FPD DMA<br/>interrupt for channel 0 (GDMA)</td></tr>
<tr valign=top><td>src27</td><td class="center">27</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>APM_FPD: Or'd of all APMs for FPD</td></tr>
<tr valign=top><td>src26</td><td class="center">26</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>DPDMA interrupt</td></tr>
<tr valign=top><td>src25</td><td class="center">25</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>ATB interrupt for FPD</td></tr>
<tr valign=top><td>src24</td><td class="center">24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FPD_APB_INT: OR'd of all APB interrupts from LPD</td></tr>
<tr valign=top><td>src23</td><td class="center">23</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Display port general purpose interrupt</td></tr>
<tr valign=top><td>src22</td><td class="center">22</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>PCIE misc (error etc) interrupts</td></tr>
<tr valign=top><td>src21</td><td class="center">21</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>PCIE Bridge DMA interrupts</td></tr>
<tr valign=top><td>src20</td><td class="center">20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>PCIE legacy (INTA/BC/D) interrupts</td></tr>
<tr valign=top><td>src19</td><td class="center">19</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>PCIE_MSI[1]=PCIe interrupt for MSI vectors 63 to 32</td></tr>
<tr valign=top><td>src18</td><td class="center">18</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>PCIE_MSI[0]=PCIe interrupt for MSI vectors 31 to 0</td></tr>
<tr valign=top><td>src17</td><td class="center">17</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FPD Top Level Watch Dog Timer Interrupt. This is Edge trigger interrupt and Interrupt pulse width case be prograbble window from 40ns to 320ns. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src16</td><td class="center">16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>DDR controller subsystem interrupt</td></tr>
<tr valign=top><td>src15</td><td class="center">15</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 7 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src14</td><td class="center">14</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 6 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src13</td><td class="center">13</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 5 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src12</td><td class="center">12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 4 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src11</td><td class="center">11</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 3 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src10</td><td class="center">10</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 2 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src9</td><td class="center"> 9</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 1 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src8</td><td class="center"> 8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 0 of PL_PS IRQ1. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src0</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Bit 7 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>