;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @20
	DJN -1, @-20
	SUB -1, <-20
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	ADD @10, -20
	DAT #10, #-2
	SUB #12, @20
	SUB @121, 103
	SUB @121, 103
	CMP #12, @20
	DJN <10, -20
	SLT 121, 200
	SUB #12, @20
	CMP #12, @20
	SUB <-1, <-20
	SLT -700, -0
	SLT 30, 9
	SUB -700, -0
	CMP -1, <-20
	CMP @10, -320
	SPL @300, 90
	CMP @100, @23
	SUB @121, 170
	CMP @100, @23
	SUB @-100, @23
	DAT #121, #170
	DAT #121, #103
	ADD @121, 106
	CMP -207, <-120
	DAT <30, #2
	CMP @10, -20
	CMP @-127, 100
	ADD @10, -20
	CMP <-1, <-20
	CMP @-927, 700
	ADD @10, -20
	DAT #-927, #700
	JMN <-927, 700
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-620
