|TOP
BranchOut <= MIPS_PROCESSOR:inst.BranchOut
GClock => MIPS_PROCESSOR:inst.GClock
GReset => MIPS_PROCESSOR:inst.GReset
ValueSelect[0] => MIPS_PROCESSOR:inst.ValueSelect[0]
ValueSelect[1] => MIPS_PROCESSOR:inst.ValueSelect[1]
ValueSelect[2] => MIPS_PROCESSOR:inst.ValueSelect[2]
ZeroOut <= MIPS_PROCESSOR:inst.ZeroOut
MemWriteOut <= MIPS_PROCESSOR:inst.MemWriteOut
RegWriteOut <= MIPS_PROCESSOR:inst.RegWriteOut
InstructionOut[0] <= MIPS_PROCESSOR:inst.InstructionOut[0]
InstructionOut[1] <= MIPS_PROCESSOR:inst.InstructionOut[1]
InstructionOut[2] <= MIPS_PROCESSOR:inst.InstructionOut[2]
InstructionOut[3] <= MIPS_PROCESSOR:inst.InstructionOut[3]
InstructionOut[4] <= MIPS_PROCESSOR:inst.InstructionOut[4]
InstructionOut[5] <= MIPS_PROCESSOR:inst.InstructionOut[5]
InstructionOut[6] <= MIPS_PROCESSOR:inst.InstructionOut[6]
InstructionOut[7] <= MIPS_PROCESSOR:inst.InstructionOut[7]
InstructionOut[8] <= MIPS_PROCESSOR:inst.InstructionOut[8]
InstructionOut[9] <= MIPS_PROCESSOR:inst.InstructionOut[9]
InstructionOut[10] <= MIPS_PROCESSOR:inst.InstructionOut[10]
InstructionOut[11] <= MIPS_PROCESSOR:inst.InstructionOut[11]
InstructionOut[12] <= MIPS_PROCESSOR:inst.InstructionOut[12]
InstructionOut[13] <= MIPS_PROCESSOR:inst.InstructionOut[13]
InstructionOut[14] <= MIPS_PROCESSOR:inst.InstructionOut[14]
InstructionOut[15] <= MIPS_PROCESSOR:inst.InstructionOut[15]
InstructionOut[16] <= MIPS_PROCESSOR:inst.InstructionOut[16]
InstructionOut[17] <= MIPS_PROCESSOR:inst.InstructionOut[17]
InstructionOut[18] <= MIPS_PROCESSOR:inst.InstructionOut[18]
InstructionOut[19] <= MIPS_PROCESSOR:inst.InstructionOut[19]
InstructionOut[20] <= MIPS_PROCESSOR:inst.InstructionOut[20]
InstructionOut[21] <= MIPS_PROCESSOR:inst.InstructionOut[21]
InstructionOut[22] <= MIPS_PROCESSOR:inst.InstructionOut[22]
InstructionOut[23] <= MIPS_PROCESSOR:inst.InstructionOut[23]
InstructionOut[24] <= MIPS_PROCESSOR:inst.InstructionOut[24]
InstructionOut[25] <= MIPS_PROCESSOR:inst.InstructionOut[25]
InstructionOut[26] <= MIPS_PROCESSOR:inst.InstructionOut[26]
InstructionOut[27] <= MIPS_PROCESSOR:inst.InstructionOut[27]
InstructionOut[28] <= MIPS_PROCESSOR:inst.InstructionOut[28]
InstructionOut[29] <= MIPS_PROCESSOR:inst.InstructionOut[29]
InstructionOut[30] <= MIPS_PROCESSOR:inst.InstructionOut[30]
InstructionOut[31] <= MIPS_PROCESSOR:inst.InstructionOut[31]
MuxOut[0] <= MIPS_PROCESSOR:inst.MuxOut[0]
MuxOut[1] <= MIPS_PROCESSOR:inst.MuxOut[1]
MuxOut[2] <= MIPS_PROCESSOR:inst.MuxOut[2]
MuxOut[3] <= MIPS_PROCESSOR:inst.MuxOut[3]
MuxOut[4] <= MIPS_PROCESSOR:inst.MuxOut[4]
MuxOut[5] <= MIPS_PROCESSOR:inst.MuxOut[5]
MuxOut[6] <= MIPS_PROCESSOR:inst.MuxOut[6]
MuxOut[7] <= MIPS_PROCESSOR:inst.MuxOut[7]


|TOP|MIPS_PROCESSOR:inst
RegWriteOut <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
GClock => IDEX:inst11.clk
GClock => IFID:IF/ID.clk
GClock => ROM256x32:INSTRUCTION_MEMORY.clock
GClock => reg32:PCRegister.clk
GClock => REGISTER_FILE:inst8.CLK
GClock => EXM:EX/M.clk
GClock => MWB:inst19.clk
GClock => RAM256x32:inst5.clock
InstrSelect[0] => mux8x1_32bit:InstructionOutputMux.s[0]
InstrSelect[1] => mux8x1_32bit:InstructionOutputMux.s[1]
InstrSelect[2] => mux8x1_32bit:InstructionOutputMux.s[2]
MemWriteOut <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
ZeroOut <= Zero.DB_MAX_OUTPUT_PORT_TYPE
BranchOut <= Branch.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[0] <= Instruction0.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[1] <= Instruction1.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[2] <= Instruction2.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[3] <= Instruction3.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[4] <= Instruction4.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[5] <= Instruction5.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[6] <= Instruction6.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[7] <= Instruction7.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[8] <= Instruction8.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[9] <= Instruction9.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[10] <= Instruction10.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[11] <= Instruction11.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[12] <= Instruction12.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[13] <= Instruction13.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[14] <= Instruction14.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[15] <= Instruction15.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[16] <= Instruction16.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[17] <= Instruction17.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[18] <= Instruction18.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[19] <= Instruction19.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[20] <= Instruction20.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[21] <= Instruction21.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[22] <= Instruction22.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[23] <= Instruction23.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[24] <= Instruction24.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[25] <= Instruction25.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[26] <= Instruction26.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[27] <= Instruction27.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[28] <= Instruction28.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[29] <= Instruction29.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[30] <= Instruction30.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[31] <= Instruction31.DB_MAX_OUTPUT_PORT_TYPE
MuxOut[0] <= mux8x1_8bit:OutputMultiplexor.m[0]
MuxOut[1] <= mux8x1_8bit:OutputMultiplexor.m[1]
MuxOut[2] <= mux8x1_8bit:OutputMultiplexor.m[2]
MuxOut[3] <= mux8x1_8bit:OutputMultiplexor.m[3]
MuxOut[4] <= mux8x1_8bit:OutputMultiplexor.m[4]
MuxOut[5] <= mux8x1_8bit:OutputMultiplexor.m[5]
MuxOut[6] <= mux8x1_8bit:OutputMultiplexor.m[6]
MuxOut[7] <= mux8x1_8bit:OutputMultiplexor.m[7]
ValueSelect[0] => mux8x1_8bit:OutputMultiplexor.s[0]
ValueSelect[1] => mux8x1_8bit:OutputMultiplexor.s[1]
ValueSelect[2] => mux8x1_8bit:OutputMultiplexor.s[2]
GReset => ~NO_FANOUT~


|TOP|MIPS_PROCESSOR:inst|MWB:inst19
clk => o_destreg[0]~reg0.CLK
clk => o_destreg[1]~reg0.CLK
clk => o_destreg[2]~reg0.CLK
clk => o_destreg[3]~reg0.CLK
clk => o_destreg[4]~reg0.CLK
clk => o_aluresult[0]~reg0.CLK
clk => o_aluresult[1]~reg0.CLK
clk => o_aluresult[2]~reg0.CLK
clk => o_aluresult[3]~reg0.CLK
clk => o_aluresult[4]~reg0.CLK
clk => o_aluresult[5]~reg0.CLK
clk => o_aluresult[6]~reg0.CLK
clk => o_aluresult[7]~reg0.CLK
clk => o_aluresult[8]~reg0.CLK
clk => o_aluresult[9]~reg0.CLK
clk => o_aluresult[10]~reg0.CLK
clk => o_aluresult[11]~reg0.CLK
clk => o_aluresult[12]~reg0.CLK
clk => o_aluresult[13]~reg0.CLK
clk => o_aluresult[14]~reg0.CLK
clk => o_aluresult[15]~reg0.CLK
clk => o_aluresult[16]~reg0.CLK
clk => o_aluresult[17]~reg0.CLK
clk => o_aluresult[18]~reg0.CLK
clk => o_aluresult[19]~reg0.CLK
clk => o_aluresult[20]~reg0.CLK
clk => o_aluresult[21]~reg0.CLK
clk => o_aluresult[22]~reg0.CLK
clk => o_aluresult[23]~reg0.CLK
clk => o_aluresult[24]~reg0.CLK
clk => o_aluresult[25]~reg0.CLK
clk => o_aluresult[26]~reg0.CLK
clk => o_aluresult[27]~reg0.CLK
clk => o_aluresult[28]~reg0.CLK
clk => o_aluresult[29]~reg0.CLK
clk => o_aluresult[30]~reg0.CLK
clk => o_aluresult[31]~reg0.CLK
clk => o_memout[0]~reg0.CLK
clk => o_memout[1]~reg0.CLK
clk => o_memout[2]~reg0.CLK
clk => o_memout[3]~reg0.CLK
clk => o_memout[4]~reg0.CLK
clk => o_memout[5]~reg0.CLK
clk => o_memout[6]~reg0.CLK
clk => o_memout[7]~reg0.CLK
clk => o_memout[8]~reg0.CLK
clk => o_memout[9]~reg0.CLK
clk => o_memout[10]~reg0.CLK
clk => o_memout[11]~reg0.CLK
clk => o_memout[12]~reg0.CLK
clk => o_memout[13]~reg0.CLK
clk => o_memout[14]~reg0.CLK
clk => o_memout[15]~reg0.CLK
clk => o_memout[16]~reg0.CLK
clk => o_memout[17]~reg0.CLK
clk => o_memout[18]~reg0.CLK
clk => o_memout[19]~reg0.CLK
clk => o_memout[20]~reg0.CLK
clk => o_memout[21]~reg0.CLK
clk => o_memout[22]~reg0.CLK
clk => o_memout[23]~reg0.CLK
clk => o_memout[24]~reg0.CLK
clk => o_memout[25]~reg0.CLK
clk => o_memout[26]~reg0.CLK
clk => o_memout[27]~reg0.CLK
clk => o_memout[28]~reg0.CLK
clk => o_memout[29]~reg0.CLK
clk => o_memout[30]~reg0.CLK
clk => o_memout[31]~reg0.CLK
clk => o_MemtoReg~reg0.CLK
clk => o_RegWrite~reg0.CLK
i_RegWrite => o_RegWrite~reg0.DATAIN
i_MemtoReg => o_MemtoReg~reg0.DATAIN
o_RegWrite <= o_RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= o_MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_memout[0] => o_memout[0]~reg0.DATAIN
i_memout[1] => o_memout[1]~reg0.DATAIN
i_memout[2] => o_memout[2]~reg0.DATAIN
i_memout[3] => o_memout[3]~reg0.DATAIN
i_memout[4] => o_memout[4]~reg0.DATAIN
i_memout[5] => o_memout[5]~reg0.DATAIN
i_memout[6] => o_memout[6]~reg0.DATAIN
i_memout[7] => o_memout[7]~reg0.DATAIN
i_memout[8] => o_memout[8]~reg0.DATAIN
i_memout[9] => o_memout[9]~reg0.DATAIN
i_memout[10] => o_memout[10]~reg0.DATAIN
i_memout[11] => o_memout[11]~reg0.DATAIN
i_memout[12] => o_memout[12]~reg0.DATAIN
i_memout[13] => o_memout[13]~reg0.DATAIN
i_memout[14] => o_memout[14]~reg0.DATAIN
i_memout[15] => o_memout[15]~reg0.DATAIN
i_memout[16] => o_memout[16]~reg0.DATAIN
i_memout[17] => o_memout[17]~reg0.DATAIN
i_memout[18] => o_memout[18]~reg0.DATAIN
i_memout[19] => o_memout[19]~reg0.DATAIN
i_memout[20] => o_memout[20]~reg0.DATAIN
i_memout[21] => o_memout[21]~reg0.DATAIN
i_memout[22] => o_memout[22]~reg0.DATAIN
i_memout[23] => o_memout[23]~reg0.DATAIN
i_memout[24] => o_memout[24]~reg0.DATAIN
i_memout[25] => o_memout[25]~reg0.DATAIN
i_memout[26] => o_memout[26]~reg0.DATAIN
i_memout[27] => o_memout[27]~reg0.DATAIN
i_memout[28] => o_memout[28]~reg0.DATAIN
i_memout[29] => o_memout[29]~reg0.DATAIN
i_memout[30] => o_memout[30]~reg0.DATAIN
i_memout[31] => o_memout[31]~reg0.DATAIN
i_aluresult[0] => o_aluresult[0]~reg0.DATAIN
i_aluresult[1] => o_aluresult[1]~reg0.DATAIN
i_aluresult[2] => o_aluresult[2]~reg0.DATAIN
i_aluresult[3] => o_aluresult[3]~reg0.DATAIN
i_aluresult[4] => o_aluresult[4]~reg0.DATAIN
i_aluresult[5] => o_aluresult[5]~reg0.DATAIN
i_aluresult[6] => o_aluresult[6]~reg0.DATAIN
i_aluresult[7] => o_aluresult[7]~reg0.DATAIN
i_aluresult[8] => o_aluresult[8]~reg0.DATAIN
i_aluresult[9] => o_aluresult[9]~reg0.DATAIN
i_aluresult[10] => o_aluresult[10]~reg0.DATAIN
i_aluresult[11] => o_aluresult[11]~reg0.DATAIN
i_aluresult[12] => o_aluresult[12]~reg0.DATAIN
i_aluresult[13] => o_aluresult[13]~reg0.DATAIN
i_aluresult[14] => o_aluresult[14]~reg0.DATAIN
i_aluresult[15] => o_aluresult[15]~reg0.DATAIN
i_aluresult[16] => o_aluresult[16]~reg0.DATAIN
i_aluresult[17] => o_aluresult[17]~reg0.DATAIN
i_aluresult[18] => o_aluresult[18]~reg0.DATAIN
i_aluresult[19] => o_aluresult[19]~reg0.DATAIN
i_aluresult[20] => o_aluresult[20]~reg0.DATAIN
i_aluresult[21] => o_aluresult[21]~reg0.DATAIN
i_aluresult[22] => o_aluresult[22]~reg0.DATAIN
i_aluresult[23] => o_aluresult[23]~reg0.DATAIN
i_aluresult[24] => o_aluresult[24]~reg0.DATAIN
i_aluresult[25] => o_aluresult[25]~reg0.DATAIN
i_aluresult[26] => o_aluresult[26]~reg0.DATAIN
i_aluresult[27] => o_aluresult[27]~reg0.DATAIN
i_aluresult[28] => o_aluresult[28]~reg0.DATAIN
i_aluresult[29] => o_aluresult[29]~reg0.DATAIN
i_aluresult[30] => o_aluresult[30]~reg0.DATAIN
i_aluresult[31] => o_aluresult[31]~reg0.DATAIN
i_destreg[0] => o_destreg[0]~reg0.DATAIN
i_destreg[1] => o_destreg[1]~reg0.DATAIN
i_destreg[2] => o_destreg[2]~reg0.DATAIN
i_destreg[3] => o_destreg[3]~reg0.DATAIN
i_destreg[4] => o_destreg[4]~reg0.DATAIN
o_memout[0] <= o_memout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[1] <= o_memout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[2] <= o_memout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[3] <= o_memout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[4] <= o_memout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[5] <= o_memout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[6] <= o_memout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[7] <= o_memout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[8] <= o_memout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[9] <= o_memout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[10] <= o_memout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[11] <= o_memout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[12] <= o_memout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[13] <= o_memout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[14] <= o_memout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[15] <= o_memout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[16] <= o_memout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[17] <= o_memout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[18] <= o_memout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[19] <= o_memout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[20] <= o_memout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[21] <= o_memout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[22] <= o_memout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[23] <= o_memout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[24] <= o_memout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[25] <= o_memout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[26] <= o_memout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[27] <= o_memout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[28] <= o_memout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[29] <= o_memout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[30] <= o_memout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_memout[31] <= o_memout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[0] <= o_aluresult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[1] <= o_aluresult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[2] <= o_aluresult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[3] <= o_aluresult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[4] <= o_aluresult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[5] <= o_aluresult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[6] <= o_aluresult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[7] <= o_aluresult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[8] <= o_aluresult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[9] <= o_aluresult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[10] <= o_aluresult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[11] <= o_aluresult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[12] <= o_aluresult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[13] <= o_aluresult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[14] <= o_aluresult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[15] <= o_aluresult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[16] <= o_aluresult[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[17] <= o_aluresult[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[18] <= o_aluresult[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[19] <= o_aluresult[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[20] <= o_aluresult[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[21] <= o_aluresult[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[22] <= o_aluresult[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[23] <= o_aluresult[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[24] <= o_aluresult[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[25] <= o_aluresult[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[26] <= o_aluresult[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[27] <= o_aluresult[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[28] <= o_aluresult[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[29] <= o_aluresult[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[30] <= o_aluresult[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[31] <= o_aluresult[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[0] <= o_destreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[1] <= o_destreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[2] <= o_destreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[3] <= o_destreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[4] <= o_destreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|EXM:EX/M
clk => o_destreg[0]~reg0.CLK
clk => o_destreg[1]~reg0.CLK
clk => o_destreg[2]~reg0.CLK
clk => o_destreg[3]~reg0.CLK
clk => o_destreg[4]~reg0.CLK
clk => o_writedata[0]~reg0.CLK
clk => o_writedata[1]~reg0.CLK
clk => o_writedata[2]~reg0.CLK
clk => o_writedata[3]~reg0.CLK
clk => o_writedata[4]~reg0.CLK
clk => o_writedata[5]~reg0.CLK
clk => o_writedata[6]~reg0.CLK
clk => o_writedata[7]~reg0.CLK
clk => o_writedata[8]~reg0.CLK
clk => o_writedata[9]~reg0.CLK
clk => o_writedata[10]~reg0.CLK
clk => o_writedata[11]~reg0.CLK
clk => o_writedata[12]~reg0.CLK
clk => o_writedata[13]~reg0.CLK
clk => o_writedata[14]~reg0.CLK
clk => o_writedata[15]~reg0.CLK
clk => o_writedata[16]~reg0.CLK
clk => o_writedata[17]~reg0.CLK
clk => o_writedata[18]~reg0.CLK
clk => o_writedata[19]~reg0.CLK
clk => o_writedata[20]~reg0.CLK
clk => o_writedata[21]~reg0.CLK
clk => o_writedata[22]~reg0.CLK
clk => o_writedata[23]~reg0.CLK
clk => o_writedata[24]~reg0.CLK
clk => o_writedata[25]~reg0.CLK
clk => o_writedata[26]~reg0.CLK
clk => o_writedata[27]~reg0.CLK
clk => o_writedata[28]~reg0.CLK
clk => o_writedata[29]~reg0.CLK
clk => o_writedata[30]~reg0.CLK
clk => o_writedata[31]~reg0.CLK
clk => o_aluzero~reg0.CLK
clk => o_aluresult[0]~reg0.CLK
clk => o_aluresult[1]~reg0.CLK
clk => o_aluresult[2]~reg0.CLK
clk => o_aluresult[3]~reg0.CLK
clk => o_aluresult[4]~reg0.CLK
clk => o_aluresult[5]~reg0.CLK
clk => o_aluresult[6]~reg0.CLK
clk => o_aluresult[7]~reg0.CLK
clk => o_aluresult[8]~reg0.CLK
clk => o_aluresult[9]~reg0.CLK
clk => o_aluresult[10]~reg0.CLK
clk => o_aluresult[11]~reg0.CLK
clk => o_aluresult[12]~reg0.CLK
clk => o_aluresult[13]~reg0.CLK
clk => o_aluresult[14]~reg0.CLK
clk => o_aluresult[15]~reg0.CLK
clk => o_aluresult[16]~reg0.CLK
clk => o_aluresult[17]~reg0.CLK
clk => o_aluresult[18]~reg0.CLK
clk => o_aluresult[19]~reg0.CLK
clk => o_aluresult[20]~reg0.CLK
clk => o_aluresult[21]~reg0.CLK
clk => o_aluresult[22]~reg0.CLK
clk => o_aluresult[23]~reg0.CLK
clk => o_aluresult[24]~reg0.CLK
clk => o_aluresult[25]~reg0.CLK
clk => o_aluresult[26]~reg0.CLK
clk => o_aluresult[27]~reg0.CLK
clk => o_aluresult[28]~reg0.CLK
clk => o_aluresult[29]~reg0.CLK
clk => o_aluresult[30]~reg0.CLK
clk => o_aluresult[31]~reg0.CLK
clk => o_Branch~reg0.CLK
clk => o_MemRead~reg0.CLK
clk => o_MemWrite~reg0.CLK
clk => o_MemtoReg~reg0.CLK
clk => o_RegWrite~reg0.CLK
i_RegWrite => o_RegWrite~reg0.DATAIN
i_MemtoReg => o_MemtoReg~reg0.DATAIN
o_RegWrite <= o_RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= o_MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_MemWrite => o_MemWrite~reg0.DATAIN
i_MemRead => o_MemRead~reg0.DATAIN
i_Branch => o_Branch~reg0.DATAIN
o_MemWrite <= o_MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MemRead <= o_MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= o_Branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_aluresult[0] => o_aluresult[0]~reg0.DATAIN
i_aluresult[1] => o_aluresult[1]~reg0.DATAIN
i_aluresult[2] => o_aluresult[2]~reg0.DATAIN
i_aluresult[3] => o_aluresult[3]~reg0.DATAIN
i_aluresult[4] => o_aluresult[4]~reg0.DATAIN
i_aluresult[5] => o_aluresult[5]~reg0.DATAIN
i_aluresult[6] => o_aluresult[6]~reg0.DATAIN
i_aluresult[7] => o_aluresult[7]~reg0.DATAIN
i_aluresult[8] => o_aluresult[8]~reg0.DATAIN
i_aluresult[9] => o_aluresult[9]~reg0.DATAIN
i_aluresult[10] => o_aluresult[10]~reg0.DATAIN
i_aluresult[11] => o_aluresult[11]~reg0.DATAIN
i_aluresult[12] => o_aluresult[12]~reg0.DATAIN
i_aluresult[13] => o_aluresult[13]~reg0.DATAIN
i_aluresult[14] => o_aluresult[14]~reg0.DATAIN
i_aluresult[15] => o_aluresult[15]~reg0.DATAIN
i_aluresult[16] => o_aluresult[16]~reg0.DATAIN
i_aluresult[17] => o_aluresult[17]~reg0.DATAIN
i_aluresult[18] => o_aluresult[18]~reg0.DATAIN
i_aluresult[19] => o_aluresult[19]~reg0.DATAIN
i_aluresult[20] => o_aluresult[20]~reg0.DATAIN
i_aluresult[21] => o_aluresult[21]~reg0.DATAIN
i_aluresult[22] => o_aluresult[22]~reg0.DATAIN
i_aluresult[23] => o_aluresult[23]~reg0.DATAIN
i_aluresult[24] => o_aluresult[24]~reg0.DATAIN
i_aluresult[25] => o_aluresult[25]~reg0.DATAIN
i_aluresult[26] => o_aluresult[26]~reg0.DATAIN
i_aluresult[27] => o_aluresult[27]~reg0.DATAIN
i_aluresult[28] => o_aluresult[28]~reg0.DATAIN
i_aluresult[29] => o_aluresult[29]~reg0.DATAIN
i_aluresult[30] => o_aluresult[30]~reg0.DATAIN
i_aluresult[31] => o_aluresult[31]~reg0.DATAIN
i_aluzero => o_aluzero~reg0.DATAIN
i_writedata[0] => o_writedata[0]~reg0.DATAIN
i_writedata[1] => o_writedata[1]~reg0.DATAIN
i_writedata[2] => o_writedata[2]~reg0.DATAIN
i_writedata[3] => o_writedata[3]~reg0.DATAIN
i_writedata[4] => o_writedata[4]~reg0.DATAIN
i_writedata[5] => o_writedata[5]~reg0.DATAIN
i_writedata[6] => o_writedata[6]~reg0.DATAIN
i_writedata[7] => o_writedata[7]~reg0.DATAIN
i_writedata[8] => o_writedata[8]~reg0.DATAIN
i_writedata[9] => o_writedata[9]~reg0.DATAIN
i_writedata[10] => o_writedata[10]~reg0.DATAIN
i_writedata[11] => o_writedata[11]~reg0.DATAIN
i_writedata[12] => o_writedata[12]~reg0.DATAIN
i_writedata[13] => o_writedata[13]~reg0.DATAIN
i_writedata[14] => o_writedata[14]~reg0.DATAIN
i_writedata[15] => o_writedata[15]~reg0.DATAIN
i_writedata[16] => o_writedata[16]~reg0.DATAIN
i_writedata[17] => o_writedata[17]~reg0.DATAIN
i_writedata[18] => o_writedata[18]~reg0.DATAIN
i_writedata[19] => o_writedata[19]~reg0.DATAIN
i_writedata[20] => o_writedata[20]~reg0.DATAIN
i_writedata[21] => o_writedata[21]~reg0.DATAIN
i_writedata[22] => o_writedata[22]~reg0.DATAIN
i_writedata[23] => o_writedata[23]~reg0.DATAIN
i_writedata[24] => o_writedata[24]~reg0.DATAIN
i_writedata[25] => o_writedata[25]~reg0.DATAIN
i_writedata[26] => o_writedata[26]~reg0.DATAIN
i_writedata[27] => o_writedata[27]~reg0.DATAIN
i_writedata[28] => o_writedata[28]~reg0.DATAIN
i_writedata[29] => o_writedata[29]~reg0.DATAIN
i_writedata[30] => o_writedata[30]~reg0.DATAIN
i_writedata[31] => o_writedata[31]~reg0.DATAIN
i_destreg[0] => o_destreg[0]~reg0.DATAIN
i_destreg[1] => o_destreg[1]~reg0.DATAIN
i_destreg[2] => o_destreg[2]~reg0.DATAIN
i_destreg[3] => o_destreg[3]~reg0.DATAIN
i_destreg[4] => o_destreg[4]~reg0.DATAIN
o_aluresult[0] <= o_aluresult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[1] <= o_aluresult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[2] <= o_aluresult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[3] <= o_aluresult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[4] <= o_aluresult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[5] <= o_aluresult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[6] <= o_aluresult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[7] <= o_aluresult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[8] <= o_aluresult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[9] <= o_aluresult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[10] <= o_aluresult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[11] <= o_aluresult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[12] <= o_aluresult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[13] <= o_aluresult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[14] <= o_aluresult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[15] <= o_aluresult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[16] <= o_aluresult[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[17] <= o_aluresult[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[18] <= o_aluresult[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[19] <= o_aluresult[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[20] <= o_aluresult[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[21] <= o_aluresult[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[22] <= o_aluresult[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[23] <= o_aluresult[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[24] <= o_aluresult[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[25] <= o_aluresult[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[26] <= o_aluresult[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[27] <= o_aluresult[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[28] <= o_aluresult[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[29] <= o_aluresult[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[30] <= o_aluresult[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluresult[31] <= o_aluresult[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_aluzero <= o_aluzero~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[0] <= o_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[1] <= o_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[2] <= o_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[3] <= o_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[4] <= o_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[5] <= o_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[6] <= o_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[7] <= o_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[8] <= o_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[9] <= o_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[10] <= o_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[11] <= o_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[12] <= o_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[13] <= o_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[14] <= o_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[15] <= o_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[16] <= o_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[17] <= o_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[18] <= o_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[19] <= o_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[20] <= o_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[21] <= o_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[22] <= o_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[23] <= o_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[24] <= o_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[25] <= o_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[26] <= o_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[27] <= o_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[28] <= o_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[29] <= o_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[30] <= o_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_writedata[31] <= o_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[0] <= o_destreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[1] <= o_destreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[2] <= o_destreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[3] <= o_destreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_destreg[4] <= o_destreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|IDEX:inst11
clk => o_rd[0]~reg0.CLK
clk => o_rd[1]~reg0.CLK
clk => o_rd[2]~reg0.CLK
clk => o_rd[3]~reg0.CLK
clk => o_rd[4]~reg0.CLK
clk => o_rt[0]~reg0.CLK
clk => o_rt[1]~reg0.CLK
clk => o_rt[2]~reg0.CLK
clk => o_rt[3]~reg0.CLK
clk => o_rt[4]~reg0.CLK
clk => o_signext[0]~reg0.CLK
clk => o_signext[1]~reg0.CLK
clk => o_signext[2]~reg0.CLK
clk => o_signext[3]~reg0.CLK
clk => o_signext[4]~reg0.CLK
clk => o_signext[5]~reg0.CLK
clk => o_signext[6]~reg0.CLK
clk => o_signext[7]~reg0.CLK
clk => o_signext[8]~reg0.CLK
clk => o_signext[9]~reg0.CLK
clk => o_signext[10]~reg0.CLK
clk => o_signext[11]~reg0.CLK
clk => o_signext[12]~reg0.CLK
clk => o_signext[13]~reg0.CLK
clk => o_signext[14]~reg0.CLK
clk => o_signext[15]~reg0.CLK
clk => o_signext[16]~reg0.CLK
clk => o_signext[17]~reg0.CLK
clk => o_signext[18]~reg0.CLK
clk => o_signext[19]~reg0.CLK
clk => o_signext[20]~reg0.CLK
clk => o_signext[21]~reg0.CLK
clk => o_signext[22]~reg0.CLK
clk => o_signext[23]~reg0.CLK
clk => o_signext[24]~reg0.CLK
clk => o_signext[25]~reg0.CLK
clk => o_signext[26]~reg0.CLK
clk => o_signext[27]~reg0.CLK
clk => o_signext[28]~reg0.CLK
clk => o_signext[29]~reg0.CLK
clk => o_signext[30]~reg0.CLK
clk => o_signext[31]~reg0.CLK
clk => o_b[0]~reg0.CLK
clk => o_b[1]~reg0.CLK
clk => o_b[2]~reg0.CLK
clk => o_b[3]~reg0.CLK
clk => o_b[4]~reg0.CLK
clk => o_b[5]~reg0.CLK
clk => o_b[6]~reg0.CLK
clk => o_b[7]~reg0.CLK
clk => o_b[8]~reg0.CLK
clk => o_b[9]~reg0.CLK
clk => o_b[10]~reg0.CLK
clk => o_b[11]~reg0.CLK
clk => o_b[12]~reg0.CLK
clk => o_b[13]~reg0.CLK
clk => o_b[14]~reg0.CLK
clk => o_b[15]~reg0.CLK
clk => o_b[16]~reg0.CLK
clk => o_b[17]~reg0.CLK
clk => o_b[18]~reg0.CLK
clk => o_b[19]~reg0.CLK
clk => o_b[20]~reg0.CLK
clk => o_b[21]~reg0.CLK
clk => o_b[22]~reg0.CLK
clk => o_b[23]~reg0.CLK
clk => o_b[24]~reg0.CLK
clk => o_b[25]~reg0.CLK
clk => o_b[26]~reg0.CLK
clk => o_b[27]~reg0.CLK
clk => o_b[28]~reg0.CLK
clk => o_b[29]~reg0.CLK
clk => o_b[30]~reg0.CLK
clk => o_b[31]~reg0.CLK
clk => o_a[0]~reg0.CLK
clk => o_a[1]~reg0.CLK
clk => o_a[2]~reg0.CLK
clk => o_a[3]~reg0.CLK
clk => o_a[4]~reg0.CLK
clk => o_a[5]~reg0.CLK
clk => o_a[6]~reg0.CLK
clk => o_a[7]~reg0.CLK
clk => o_a[8]~reg0.CLK
clk => o_a[9]~reg0.CLK
clk => o_a[10]~reg0.CLK
clk => o_a[11]~reg0.CLK
clk => o_a[12]~reg0.CLK
clk => o_a[13]~reg0.CLK
clk => o_a[14]~reg0.CLK
clk => o_a[15]~reg0.CLK
clk => o_a[16]~reg0.CLK
clk => o_a[17]~reg0.CLK
clk => o_a[18]~reg0.CLK
clk => o_a[19]~reg0.CLK
clk => o_a[20]~reg0.CLK
clk => o_a[21]~reg0.CLK
clk => o_a[22]~reg0.CLK
clk => o_a[23]~reg0.CLK
clk => o_a[24]~reg0.CLK
clk => o_a[25]~reg0.CLK
clk => o_a[26]~reg0.CLK
clk => o_a[27]~reg0.CLK
clk => o_a[28]~reg0.CLK
clk => o_a[29]~reg0.CLK
clk => o_a[30]~reg0.CLK
clk => o_a[31]~reg0.CLK
clk => o_pc4[0]~reg0.CLK
clk => o_pc4[1]~reg0.CLK
clk => o_pc4[2]~reg0.CLK
clk => o_pc4[3]~reg0.CLK
clk => o_pc4[4]~reg0.CLK
clk => o_pc4[5]~reg0.CLK
clk => o_pc4[6]~reg0.CLK
clk => o_pc4[7]~reg0.CLK
clk => o_pc4[8]~reg0.CLK
clk => o_pc4[9]~reg0.CLK
clk => o_pc4[10]~reg0.CLK
clk => o_pc4[11]~reg0.CLK
clk => o_pc4[12]~reg0.CLK
clk => o_pc4[13]~reg0.CLK
clk => o_pc4[14]~reg0.CLK
clk => o_pc4[15]~reg0.CLK
clk => o_pc4[16]~reg0.CLK
clk => o_pc4[17]~reg0.CLK
clk => o_pc4[18]~reg0.CLK
clk => o_pc4[19]~reg0.CLK
clk => o_pc4[20]~reg0.CLK
clk => o_pc4[21]~reg0.CLK
clk => o_pc4[22]~reg0.CLK
clk => o_pc4[23]~reg0.CLK
clk => o_pc4[24]~reg0.CLK
clk => o_pc4[25]~reg0.CLK
clk => o_pc4[26]~reg0.CLK
clk => o_pc4[27]~reg0.CLK
clk => o_pc4[28]~reg0.CLK
clk => o_pc4[29]~reg0.CLK
clk => o_pc4[30]~reg0.CLK
clk => o_pc4[31]~reg0.CLK
clk => o_ALUSrc~reg0.CLK
clk => o_ALUOp[0]~reg0.CLK
clk => o_ALUOp[1]~reg0.CLK
clk => o_RegDst~reg0.CLK
clk => o_Branch~reg0.CLK
clk => o_MemRead~reg0.CLK
clk => o_MemWrite~reg0.CLK
clk => o_MemtoReg~reg0.CLK
clk => o_RegWrite~reg0.CLK
flush => ~NO_FANOUT~
i_RegWrite => o_RegWrite~reg0.DATAIN
i_MemtoReg => o_MemtoReg~reg0.DATAIN
o_RegWrite <= o_RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= o_MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_MemWrite => o_MemWrite~reg0.DATAIN
i_MemRead => o_MemRead~reg0.DATAIN
i_Branch => o_Branch~reg0.DATAIN
o_MemWrite <= o_MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MemRead <= o_MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= o_Branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_RegDst => o_RegDst~reg0.DATAIN
i_ALUOp[0] => o_ALUOp[0]~reg0.DATAIN
i_ALUOp[1] => o_ALUOp[1]~reg0.DATAIN
i_ALUSrc => o_ALUSrc~reg0.DATAIN
o_RegDst <= o_RegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[0] <= o_ALUOp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[1] <= o_ALUOp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= o_ALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_pc4[0] => o_pc4[0]~reg0.DATAIN
i_pc4[1] => o_pc4[1]~reg0.DATAIN
i_pc4[2] => o_pc4[2]~reg0.DATAIN
i_pc4[3] => o_pc4[3]~reg0.DATAIN
i_pc4[4] => o_pc4[4]~reg0.DATAIN
i_pc4[5] => o_pc4[5]~reg0.DATAIN
i_pc4[6] => o_pc4[6]~reg0.DATAIN
i_pc4[7] => o_pc4[7]~reg0.DATAIN
i_pc4[8] => o_pc4[8]~reg0.DATAIN
i_pc4[9] => o_pc4[9]~reg0.DATAIN
i_pc4[10] => o_pc4[10]~reg0.DATAIN
i_pc4[11] => o_pc4[11]~reg0.DATAIN
i_pc4[12] => o_pc4[12]~reg0.DATAIN
i_pc4[13] => o_pc4[13]~reg0.DATAIN
i_pc4[14] => o_pc4[14]~reg0.DATAIN
i_pc4[15] => o_pc4[15]~reg0.DATAIN
i_pc4[16] => o_pc4[16]~reg0.DATAIN
i_pc4[17] => o_pc4[17]~reg0.DATAIN
i_pc4[18] => o_pc4[18]~reg0.DATAIN
i_pc4[19] => o_pc4[19]~reg0.DATAIN
i_pc4[20] => o_pc4[20]~reg0.DATAIN
i_pc4[21] => o_pc4[21]~reg0.DATAIN
i_pc4[22] => o_pc4[22]~reg0.DATAIN
i_pc4[23] => o_pc4[23]~reg0.DATAIN
i_pc4[24] => o_pc4[24]~reg0.DATAIN
i_pc4[25] => o_pc4[25]~reg0.DATAIN
i_pc4[26] => o_pc4[26]~reg0.DATAIN
i_pc4[27] => o_pc4[27]~reg0.DATAIN
i_pc4[28] => o_pc4[28]~reg0.DATAIN
i_pc4[29] => o_pc4[29]~reg0.DATAIN
i_pc4[30] => o_pc4[30]~reg0.DATAIN
i_pc4[31] => o_pc4[31]~reg0.DATAIN
i_a[0] => o_a[0]~reg0.DATAIN
i_a[1] => o_a[1]~reg0.DATAIN
i_a[2] => o_a[2]~reg0.DATAIN
i_a[3] => o_a[3]~reg0.DATAIN
i_a[4] => o_a[4]~reg0.DATAIN
i_a[5] => o_a[5]~reg0.DATAIN
i_a[6] => o_a[6]~reg0.DATAIN
i_a[7] => o_a[7]~reg0.DATAIN
i_a[8] => o_a[8]~reg0.DATAIN
i_a[9] => o_a[9]~reg0.DATAIN
i_a[10] => o_a[10]~reg0.DATAIN
i_a[11] => o_a[11]~reg0.DATAIN
i_a[12] => o_a[12]~reg0.DATAIN
i_a[13] => o_a[13]~reg0.DATAIN
i_a[14] => o_a[14]~reg0.DATAIN
i_a[15] => o_a[15]~reg0.DATAIN
i_a[16] => o_a[16]~reg0.DATAIN
i_a[17] => o_a[17]~reg0.DATAIN
i_a[18] => o_a[18]~reg0.DATAIN
i_a[19] => o_a[19]~reg0.DATAIN
i_a[20] => o_a[20]~reg0.DATAIN
i_a[21] => o_a[21]~reg0.DATAIN
i_a[22] => o_a[22]~reg0.DATAIN
i_a[23] => o_a[23]~reg0.DATAIN
i_a[24] => o_a[24]~reg0.DATAIN
i_a[25] => o_a[25]~reg0.DATAIN
i_a[26] => o_a[26]~reg0.DATAIN
i_a[27] => o_a[27]~reg0.DATAIN
i_a[28] => o_a[28]~reg0.DATAIN
i_a[29] => o_a[29]~reg0.DATAIN
i_a[30] => o_a[30]~reg0.DATAIN
i_a[31] => o_a[31]~reg0.DATAIN
i_b[0] => o_b[0]~reg0.DATAIN
i_b[1] => o_b[1]~reg0.DATAIN
i_b[2] => o_b[2]~reg0.DATAIN
i_b[3] => o_b[3]~reg0.DATAIN
i_b[4] => o_b[4]~reg0.DATAIN
i_b[5] => o_b[5]~reg0.DATAIN
i_b[6] => o_b[6]~reg0.DATAIN
i_b[7] => o_b[7]~reg0.DATAIN
i_b[8] => o_b[8]~reg0.DATAIN
i_b[9] => o_b[9]~reg0.DATAIN
i_b[10] => o_b[10]~reg0.DATAIN
i_b[11] => o_b[11]~reg0.DATAIN
i_b[12] => o_b[12]~reg0.DATAIN
i_b[13] => o_b[13]~reg0.DATAIN
i_b[14] => o_b[14]~reg0.DATAIN
i_b[15] => o_b[15]~reg0.DATAIN
i_b[16] => o_b[16]~reg0.DATAIN
i_b[17] => o_b[17]~reg0.DATAIN
i_b[18] => o_b[18]~reg0.DATAIN
i_b[19] => o_b[19]~reg0.DATAIN
i_b[20] => o_b[20]~reg0.DATAIN
i_b[21] => o_b[21]~reg0.DATAIN
i_b[22] => o_b[22]~reg0.DATAIN
i_b[23] => o_b[23]~reg0.DATAIN
i_b[24] => o_b[24]~reg0.DATAIN
i_b[25] => o_b[25]~reg0.DATAIN
i_b[26] => o_b[26]~reg0.DATAIN
i_b[27] => o_b[27]~reg0.DATAIN
i_b[28] => o_b[28]~reg0.DATAIN
i_b[29] => o_b[29]~reg0.DATAIN
i_b[30] => o_b[30]~reg0.DATAIN
i_b[31] => o_b[31]~reg0.DATAIN
i_signext[0] => o_signext[0]~reg0.DATAIN
i_signext[1] => o_signext[1]~reg0.DATAIN
i_signext[2] => o_signext[2]~reg0.DATAIN
i_signext[3] => o_signext[3]~reg0.DATAIN
i_signext[4] => o_signext[4]~reg0.DATAIN
i_signext[5] => o_signext[5]~reg0.DATAIN
i_signext[6] => o_signext[6]~reg0.DATAIN
i_signext[7] => o_signext[7]~reg0.DATAIN
i_signext[8] => o_signext[8]~reg0.DATAIN
i_signext[9] => o_signext[9]~reg0.DATAIN
i_signext[10] => o_signext[10]~reg0.DATAIN
i_signext[11] => o_signext[11]~reg0.DATAIN
i_signext[12] => o_signext[12]~reg0.DATAIN
i_signext[13] => o_signext[13]~reg0.DATAIN
i_signext[14] => o_signext[14]~reg0.DATAIN
i_signext[15] => o_signext[15]~reg0.DATAIN
i_signext[16] => o_signext[16]~reg0.DATAIN
i_signext[17] => o_signext[17]~reg0.DATAIN
i_signext[18] => o_signext[18]~reg0.DATAIN
i_signext[19] => o_signext[19]~reg0.DATAIN
i_signext[20] => o_signext[20]~reg0.DATAIN
i_signext[21] => o_signext[21]~reg0.DATAIN
i_signext[22] => o_signext[22]~reg0.DATAIN
i_signext[23] => o_signext[23]~reg0.DATAIN
i_signext[24] => o_signext[24]~reg0.DATAIN
i_signext[25] => o_signext[25]~reg0.DATAIN
i_signext[26] => o_signext[26]~reg0.DATAIN
i_signext[27] => o_signext[27]~reg0.DATAIN
i_signext[28] => o_signext[28]~reg0.DATAIN
i_signext[29] => o_signext[29]~reg0.DATAIN
i_signext[30] => o_signext[30]~reg0.DATAIN
i_signext[31] => o_signext[31]~reg0.DATAIN
i_rt[0] => o_rt[0]~reg0.DATAIN
i_rt[1] => o_rt[1]~reg0.DATAIN
i_rt[2] => o_rt[2]~reg0.DATAIN
i_rt[3] => o_rt[3]~reg0.DATAIN
i_rt[4] => o_rt[4]~reg0.DATAIN
i_rd[0] => o_rd[0]~reg0.DATAIN
i_rd[1] => o_rd[1]~reg0.DATAIN
i_rd[2] => o_rd[2]~reg0.DATAIN
i_rd[3] => o_rd[3]~reg0.DATAIN
i_rd[4] => o_rd[4]~reg0.DATAIN
o_pc4[0] <= o_pc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[1] <= o_pc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[2] <= o_pc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[3] <= o_pc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[4] <= o_pc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[5] <= o_pc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[6] <= o_pc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[7] <= o_pc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[8] <= o_pc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[9] <= o_pc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[10] <= o_pc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[11] <= o_pc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[12] <= o_pc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[13] <= o_pc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[14] <= o_pc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[15] <= o_pc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[16] <= o_pc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[17] <= o_pc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[18] <= o_pc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[19] <= o_pc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[20] <= o_pc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[21] <= o_pc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[22] <= o_pc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[23] <= o_pc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[24] <= o_pc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[25] <= o_pc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[26] <= o_pc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[27] <= o_pc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[28] <= o_pc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[29] <= o_pc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[30] <= o_pc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc4[31] <= o_pc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[0] <= o_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[1] <= o_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[2] <= o_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[3] <= o_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[4] <= o_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[5] <= o_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[6] <= o_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[7] <= o_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[8] <= o_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[9] <= o_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[10] <= o_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[11] <= o_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[12] <= o_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[13] <= o_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[14] <= o_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[15] <= o_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[16] <= o_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[17] <= o_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[18] <= o_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[19] <= o_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[20] <= o_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[21] <= o_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[22] <= o_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[23] <= o_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[24] <= o_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[25] <= o_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[26] <= o_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[27] <= o_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[28] <= o_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[29] <= o_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[30] <= o_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_a[31] <= o_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[0] <= o_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[1] <= o_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[2] <= o_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[3] <= o_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[4] <= o_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[5] <= o_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[6] <= o_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[7] <= o_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[8] <= o_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[9] <= o_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[10] <= o_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[11] <= o_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[12] <= o_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[13] <= o_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[14] <= o_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[15] <= o_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[16] <= o_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[17] <= o_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[18] <= o_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[19] <= o_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[20] <= o_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[21] <= o_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[22] <= o_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[23] <= o_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[24] <= o_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[25] <= o_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[26] <= o_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[27] <= o_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[28] <= o_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[29] <= o_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[30] <= o_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_b[31] <= o_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[0] <= o_signext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[1] <= o_signext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[2] <= o_signext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[3] <= o_signext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[4] <= o_signext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[5] <= o_signext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[6] <= o_signext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[7] <= o_signext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[8] <= o_signext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[9] <= o_signext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[10] <= o_signext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[11] <= o_signext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[12] <= o_signext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[13] <= o_signext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[14] <= o_signext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[15] <= o_signext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[16] <= o_signext[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[17] <= o_signext[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[18] <= o_signext[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[19] <= o_signext[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[20] <= o_signext[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[21] <= o_signext[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[22] <= o_signext[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[23] <= o_signext[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[24] <= o_signext[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[25] <= o_signext[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[26] <= o_signext[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[27] <= o_signext[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[28] <= o_signext[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[29] <= o_signext[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[30] <= o_signext[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_signext[31] <= o_signext[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rt[0] <= o_rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rt[1] <= o_rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rt[2] <= o_rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rt[3] <= o_rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rt[4] <= o_rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rd[0] <= o_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= o_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= o_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= o_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= o_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|controller:inst7
Opcode[0] => lw.IN1
Opcode[0] => sw.IN1
Opcode[0] => R.IN1
Opcode[0] => beq.IN1
Opcode[0] => j.IN1
Opcode[1] => lw.IN1
Opcode[1] => sw.IN1
Opcode[1] => j.IN1
Opcode[1] => R.IN1
Opcode[1] => beq.IN1
Opcode[2] => beq.IN1
Opcode[2] => R.IN1
Opcode[2] => lw.IN1
Opcode[2] => sw.IN1
Opcode[3] => sw.IN1
Opcode[3] => R.IN1
Opcode[3] => lw.IN1
Opcode[4] => R.IN0
Opcode[4] => lw.IN0
Opcode[5] => lw.IN1
Opcode[5] => R.IN1
RegDst <= R.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
Jump <= j.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= beq.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= R.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_6bit:inst17|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst24
IFIDrt[0] => comp5:comparator1.a[0]
IFIDrt[1] => comp5:comparator1.a[1]
IFIDrt[2] => comp5:comparator1.a[2]
IFIDrt[3] => comp5:comparator1.a[3]
IFIDrt[4] => comp5:comparator1.a[4]
IDEXrt[0] => comp5:comparator1.b[0]
IDEXrt[0] => comp5:comparator2.a[0]
IDEXrt[0] => zerocomp5:nonzero1.a[0]
IDEXrt[1] => comp5:comparator1.b[1]
IDEXrt[1] => comp5:comparator2.a[1]
IDEXrt[1] => zerocomp5:nonzero1.a[1]
IDEXrt[2] => comp5:comparator1.b[2]
IDEXrt[2] => comp5:comparator2.a[2]
IDEXrt[2] => zerocomp5:nonzero1.a[2]
IDEXrt[3] => comp5:comparator1.b[3]
IDEXrt[3] => comp5:comparator2.a[3]
IDEXrt[3] => zerocomp5:nonzero1.a[3]
IDEXrt[4] => comp5:comparator1.b[4]
IDEXrt[4] => comp5:comparator2.a[4]
IDEXrt[4] => zerocomp5:nonzero1.a[4]
IFIDrs[0] => comp5:comparator2.b[0]
IFIDrs[1] => comp5:comparator2.b[1]
IFIDrs[2] => comp5:comparator2.b[2]
IFIDrs[3] => comp5:comparator2.b[3]
IFIDrs[4] => comp5:comparator2.b[4]
IDEXMemRead => stall.IN1
PCWrite <= stall.DB_MAX_OUTPUT_PORT_TYPE
IFIDWrite <= stall.DB_MAX_OUTPUT_PORT_TYPE
IDEXFlush <= stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst24|comp5:comparator1
a[0] => nxor2_5bit:xor_gate.a[0]
a[1] => nxor2_5bit:xor_gate.a[1]
a[2] => nxor2_5bit:xor_gate.a[2]
a[3] => nxor2_5bit:xor_gate.a[3]
a[4] => nxor2_5bit:xor_gate.a[4]
b[0] => nxor2_5bit:xor_gate.b[0]
b[1] => nxor2_5bit:xor_gate.b[1]
b[2] => nxor2_5bit:xor_gate.b[2]
b[3] => nxor2_5bit:xor_gate.b[3]
b[4] => nxor2_5bit:xor_gate.b[4]
comp_output <= comp_output.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst24|comp5:comparator1|nxor2_5bit:xor_gate
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst24|comp5:comparator2
a[0] => nxor2_5bit:xor_gate.a[0]
a[1] => nxor2_5bit:xor_gate.a[1]
a[2] => nxor2_5bit:xor_gate.a[2]
a[3] => nxor2_5bit:xor_gate.a[3]
a[4] => nxor2_5bit:xor_gate.a[4]
b[0] => nxor2_5bit:xor_gate.b[0]
b[1] => nxor2_5bit:xor_gate.b[1]
b[2] => nxor2_5bit:xor_gate.b[2]
b[3] => nxor2_5bit:xor_gate.b[3]
b[4] => nxor2_5bit:xor_gate.b[4]
comp_output <= comp_output.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst24|comp5:comparator2|nxor2_5bit:xor_gate
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst24|zerocomp5:nonzero1
a[0] => zero.IN1
a[1] => zero.IN1
a[2] => zero.IN1
a[3] => zero.IN0
a[4] => zero.IN1
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux
a[0] => mux8x1_1bit:mux0.a
a[1] => mux8x1_1bit:mux1.a
a[2] => mux8x1_1bit:mux2.a
a[3] => mux8x1_1bit:mux3.a
a[4] => mux8x1_1bit:mux4.a
a[5] => mux8x1_1bit:mux5.a
a[6] => mux8x1_1bit:mux6.a
a[7] => mux8x1_1bit:mux7.a
a[8] => mux8x1_1bit:mux8.a
a[9] => mux8x1_1bit:mux9.a
a[10] => mux8x1_1bit:mux10.a
a[11] => mux8x1_1bit:mux11.a
a[12] => mux8x1_1bit:mux12.a
a[13] => mux8x1_1bit:mux13.a
a[14] => mux8x1_1bit:mux14.a
a[15] => mux8x1_1bit:mux15.a
a[16] => mux8x1_1bit:mux16.a
a[17] => mux8x1_1bit:mux17.a
a[18] => mux8x1_1bit:mux18.a
a[19] => mux8x1_1bit:mux19.a
a[20] => mux8x1_1bit:mux20.a
a[21] => mux8x1_1bit:mux21.a
a[22] => mux8x1_1bit:mux22.a
a[23] => mux8x1_1bit:mux23.a
a[24] => mux8x1_1bit:mux24.a
a[25] => mux8x1_1bit:mux25.a
a[26] => mux8x1_1bit:mux26.a
a[27] => mux8x1_1bit:mux27.a
a[28] => mux8x1_1bit:mux28.a
a[29] => mux8x1_1bit:mux29.a
a[30] => mux8x1_1bit:mux30.a
a[31] => mux8x1_1bit:mux31.a
b[0] => mux8x1_1bit:mux0.b
b[1] => mux8x1_1bit:mux1.b
b[2] => mux8x1_1bit:mux2.b
b[3] => mux8x1_1bit:mux3.b
b[4] => mux8x1_1bit:mux4.b
b[5] => mux8x1_1bit:mux5.b
b[6] => mux8x1_1bit:mux6.b
b[7] => mux8x1_1bit:mux7.b
b[8] => mux8x1_1bit:mux8.b
b[9] => mux8x1_1bit:mux9.b
b[10] => mux8x1_1bit:mux10.b
b[11] => mux8x1_1bit:mux11.b
b[12] => mux8x1_1bit:mux12.b
b[13] => mux8x1_1bit:mux13.b
b[14] => mux8x1_1bit:mux14.b
b[15] => mux8x1_1bit:mux15.b
b[16] => mux8x1_1bit:mux16.b
b[17] => mux8x1_1bit:mux17.b
b[18] => mux8x1_1bit:mux18.b
b[19] => mux8x1_1bit:mux19.b
b[20] => mux8x1_1bit:mux20.b
b[21] => mux8x1_1bit:mux21.b
b[22] => mux8x1_1bit:mux22.b
b[23] => mux8x1_1bit:mux23.b
b[24] => mux8x1_1bit:mux24.b
b[25] => mux8x1_1bit:mux25.b
b[26] => mux8x1_1bit:mux26.b
b[27] => mux8x1_1bit:mux27.b
b[28] => mux8x1_1bit:mux28.b
b[29] => mux8x1_1bit:mux29.b
b[30] => mux8x1_1bit:mux30.b
b[31] => mux8x1_1bit:mux31.b
c[0] => mux8x1_1bit:mux0.c
c[1] => mux8x1_1bit:mux1.c
c[2] => mux8x1_1bit:mux2.c
c[3] => mux8x1_1bit:mux3.c
c[4] => mux8x1_1bit:mux4.c
c[5] => mux8x1_1bit:mux5.c
c[6] => mux8x1_1bit:mux6.c
c[7] => mux8x1_1bit:mux7.c
c[8] => mux8x1_1bit:mux8.c
c[9] => mux8x1_1bit:mux9.c
c[10] => mux8x1_1bit:mux10.c
c[11] => mux8x1_1bit:mux11.c
c[12] => mux8x1_1bit:mux12.c
c[13] => mux8x1_1bit:mux13.c
c[14] => mux8x1_1bit:mux14.c
c[15] => mux8x1_1bit:mux15.c
c[16] => mux8x1_1bit:mux16.c
c[17] => mux8x1_1bit:mux17.c
c[18] => mux8x1_1bit:mux18.c
c[19] => mux8x1_1bit:mux19.c
c[20] => mux8x1_1bit:mux20.c
c[21] => mux8x1_1bit:mux21.c
c[22] => mux8x1_1bit:mux22.c
c[23] => mux8x1_1bit:mux23.c
c[24] => mux8x1_1bit:mux24.c
c[25] => mux8x1_1bit:mux25.c
c[26] => mux8x1_1bit:mux26.c
c[27] => mux8x1_1bit:mux27.c
c[28] => mux8x1_1bit:mux28.c
c[29] => mux8x1_1bit:mux29.c
c[30] => mux8x1_1bit:mux30.c
c[31] => mux8x1_1bit:mux31.c
d[0] => mux8x1_1bit:mux0.d
d[1] => mux8x1_1bit:mux1.d
d[2] => mux8x1_1bit:mux2.d
d[3] => mux8x1_1bit:mux3.d
d[4] => mux8x1_1bit:mux4.d
d[5] => mux8x1_1bit:mux5.d
d[6] => mux8x1_1bit:mux6.d
d[7] => mux8x1_1bit:mux7.d
d[8] => mux8x1_1bit:mux8.d
d[9] => mux8x1_1bit:mux9.d
d[10] => mux8x1_1bit:mux10.d
d[11] => mux8x1_1bit:mux11.d
d[12] => mux8x1_1bit:mux12.d
d[13] => mux8x1_1bit:mux13.d
d[14] => mux8x1_1bit:mux14.d
d[15] => mux8x1_1bit:mux15.d
d[16] => mux8x1_1bit:mux16.d
d[17] => mux8x1_1bit:mux17.d
d[18] => mux8x1_1bit:mux18.d
d[19] => mux8x1_1bit:mux19.d
d[20] => mux8x1_1bit:mux20.d
d[21] => mux8x1_1bit:mux21.d
d[22] => mux8x1_1bit:mux22.d
d[23] => mux8x1_1bit:mux23.d
d[24] => mux8x1_1bit:mux24.d
d[25] => mux8x1_1bit:mux25.d
d[26] => mux8x1_1bit:mux26.d
d[27] => mux8x1_1bit:mux27.d
d[28] => mux8x1_1bit:mux28.d
d[29] => mux8x1_1bit:mux29.d
d[30] => mux8x1_1bit:mux30.d
d[31] => mux8x1_1bit:mux31.d
e[0] => mux8x1_1bit:mux0.e
e[1] => mux8x1_1bit:mux1.e
e[2] => mux8x1_1bit:mux2.e
e[3] => mux8x1_1bit:mux3.e
e[4] => mux8x1_1bit:mux4.e
e[5] => mux8x1_1bit:mux5.e
e[6] => mux8x1_1bit:mux6.e
e[7] => mux8x1_1bit:mux7.e
e[8] => mux8x1_1bit:mux8.e
e[9] => mux8x1_1bit:mux9.e
e[10] => mux8x1_1bit:mux10.e
e[11] => mux8x1_1bit:mux11.e
e[12] => mux8x1_1bit:mux12.e
e[13] => mux8x1_1bit:mux13.e
e[14] => mux8x1_1bit:mux14.e
e[15] => mux8x1_1bit:mux15.e
e[16] => mux8x1_1bit:mux16.e
e[17] => mux8x1_1bit:mux17.e
e[18] => mux8x1_1bit:mux18.e
e[19] => mux8x1_1bit:mux19.e
e[20] => mux8x1_1bit:mux20.e
e[21] => mux8x1_1bit:mux21.e
e[22] => mux8x1_1bit:mux22.e
e[23] => mux8x1_1bit:mux23.e
e[24] => mux8x1_1bit:mux24.e
e[25] => mux8x1_1bit:mux25.e
e[26] => mux8x1_1bit:mux26.e
e[27] => mux8x1_1bit:mux27.e
e[28] => mux8x1_1bit:mux28.e
e[29] => mux8x1_1bit:mux29.e
e[30] => mux8x1_1bit:mux30.e
e[31] => mux8x1_1bit:mux31.e
f[0] => mux8x1_1bit:mux0.f
f[1] => mux8x1_1bit:mux1.f
f[2] => mux8x1_1bit:mux2.f
f[3] => mux8x1_1bit:mux3.f
f[4] => mux8x1_1bit:mux4.f
f[5] => mux8x1_1bit:mux5.f
f[6] => mux8x1_1bit:mux6.f
f[7] => mux8x1_1bit:mux7.f
f[8] => mux8x1_1bit:mux8.f
f[9] => mux8x1_1bit:mux9.f
f[10] => mux8x1_1bit:mux10.f
f[11] => mux8x1_1bit:mux11.f
f[12] => mux8x1_1bit:mux12.f
f[13] => mux8x1_1bit:mux13.f
f[14] => mux8x1_1bit:mux14.f
f[15] => mux8x1_1bit:mux15.f
f[16] => mux8x1_1bit:mux16.f
f[17] => mux8x1_1bit:mux17.f
f[18] => mux8x1_1bit:mux18.f
f[19] => mux8x1_1bit:mux19.f
f[20] => mux8x1_1bit:mux20.f
f[21] => mux8x1_1bit:mux21.f
f[22] => mux8x1_1bit:mux22.f
f[23] => mux8x1_1bit:mux23.f
f[24] => mux8x1_1bit:mux24.f
f[25] => mux8x1_1bit:mux25.f
f[26] => mux8x1_1bit:mux26.f
f[27] => mux8x1_1bit:mux27.f
f[28] => mux8x1_1bit:mux28.f
f[29] => mux8x1_1bit:mux29.f
f[30] => mux8x1_1bit:mux30.f
f[31] => mux8x1_1bit:mux31.f
g[0] => mux8x1_1bit:mux0.g
g[1] => mux8x1_1bit:mux1.g
g[2] => mux8x1_1bit:mux2.g
g[3] => mux8x1_1bit:mux3.g
g[4] => mux8x1_1bit:mux4.g
g[5] => mux8x1_1bit:mux5.g
g[6] => mux8x1_1bit:mux6.g
g[7] => mux8x1_1bit:mux7.g
g[8] => mux8x1_1bit:mux8.g
g[9] => mux8x1_1bit:mux9.g
g[10] => mux8x1_1bit:mux10.g
g[11] => mux8x1_1bit:mux11.g
g[12] => mux8x1_1bit:mux12.g
g[13] => mux8x1_1bit:mux13.g
g[14] => mux8x1_1bit:mux14.g
g[15] => mux8x1_1bit:mux15.g
g[16] => mux8x1_1bit:mux16.g
g[17] => mux8x1_1bit:mux17.g
g[18] => mux8x1_1bit:mux18.g
g[19] => mux8x1_1bit:mux19.g
g[20] => mux8x1_1bit:mux20.g
g[21] => mux8x1_1bit:mux21.g
g[22] => mux8x1_1bit:mux22.g
g[23] => mux8x1_1bit:mux23.g
g[24] => mux8x1_1bit:mux24.g
g[25] => mux8x1_1bit:mux25.g
g[26] => mux8x1_1bit:mux26.g
g[27] => mux8x1_1bit:mux27.g
g[28] => mux8x1_1bit:mux28.g
g[29] => mux8x1_1bit:mux29.g
g[30] => mux8x1_1bit:mux30.g
g[31] => mux8x1_1bit:mux31.g
h[0] => mux8x1_1bit:mux0.h
h[1] => mux8x1_1bit:mux1.h
h[2] => mux8x1_1bit:mux2.h
h[3] => mux8x1_1bit:mux3.h
h[4] => mux8x1_1bit:mux4.h
h[5] => mux8x1_1bit:mux5.h
h[6] => mux8x1_1bit:mux6.h
h[7] => mux8x1_1bit:mux7.h
h[8] => mux8x1_1bit:mux8.h
h[9] => mux8x1_1bit:mux9.h
h[10] => mux8x1_1bit:mux10.h
h[11] => mux8x1_1bit:mux11.h
h[12] => mux8x1_1bit:mux12.h
h[13] => mux8x1_1bit:mux13.h
h[14] => mux8x1_1bit:mux14.h
h[15] => mux8x1_1bit:mux15.h
h[16] => mux8x1_1bit:mux16.h
h[17] => mux8x1_1bit:mux17.h
h[18] => mux8x1_1bit:mux18.h
h[19] => mux8x1_1bit:mux19.h
h[20] => mux8x1_1bit:mux20.h
h[21] => mux8x1_1bit:mux21.h
h[22] => mux8x1_1bit:mux22.h
h[23] => mux8x1_1bit:mux23.h
h[24] => mux8x1_1bit:mux24.h
h[25] => mux8x1_1bit:mux25.h
h[26] => mux8x1_1bit:mux26.h
h[27] => mux8x1_1bit:mux27.h
h[28] => mux8x1_1bit:mux28.h
h[29] => mux8x1_1bit:mux29.h
h[30] => mux8x1_1bit:mux30.h
h[31] => mux8x1_1bit:mux31.h
s[0] => mux8x1_1bit:mux31.s[0]
s[0] => mux8x1_1bit:mux30.s[0]
s[0] => mux8x1_1bit:mux29.s[0]
s[0] => mux8x1_1bit:mux28.s[0]
s[0] => mux8x1_1bit:mux27.s[0]
s[0] => mux8x1_1bit:mux26.s[0]
s[0] => mux8x1_1bit:mux25.s[0]
s[0] => mux8x1_1bit:mux24.s[0]
s[0] => mux8x1_1bit:mux23.s[0]
s[0] => mux8x1_1bit:mux22.s[0]
s[0] => mux8x1_1bit:mux21.s[0]
s[0] => mux8x1_1bit:mux20.s[0]
s[0] => mux8x1_1bit:mux19.s[0]
s[0] => mux8x1_1bit:mux18.s[0]
s[0] => mux8x1_1bit:mux17.s[0]
s[0] => mux8x1_1bit:mux16.s[0]
s[0] => mux8x1_1bit:mux15.s[0]
s[0] => mux8x1_1bit:mux14.s[0]
s[0] => mux8x1_1bit:mux13.s[0]
s[0] => mux8x1_1bit:mux12.s[0]
s[0] => mux8x1_1bit:mux11.s[0]
s[0] => mux8x1_1bit:mux10.s[0]
s[0] => mux8x1_1bit:mux9.s[0]
s[0] => mux8x1_1bit:mux8.s[0]
s[0] => mux8x1_1bit:mux7.s[0]
s[0] => mux8x1_1bit:mux6.s[0]
s[0] => mux8x1_1bit:mux5.s[0]
s[0] => mux8x1_1bit:mux4.s[0]
s[0] => mux8x1_1bit:mux3.s[0]
s[0] => mux8x1_1bit:mux2.s[0]
s[0] => mux8x1_1bit:mux1.s[0]
s[0] => mux8x1_1bit:mux0.s[0]
s[1] => mux8x1_1bit:mux31.s[1]
s[1] => mux8x1_1bit:mux30.s[1]
s[1] => mux8x1_1bit:mux29.s[1]
s[1] => mux8x1_1bit:mux28.s[1]
s[1] => mux8x1_1bit:mux27.s[1]
s[1] => mux8x1_1bit:mux26.s[1]
s[1] => mux8x1_1bit:mux25.s[1]
s[1] => mux8x1_1bit:mux24.s[1]
s[1] => mux8x1_1bit:mux23.s[1]
s[1] => mux8x1_1bit:mux22.s[1]
s[1] => mux8x1_1bit:mux21.s[1]
s[1] => mux8x1_1bit:mux20.s[1]
s[1] => mux8x1_1bit:mux19.s[1]
s[1] => mux8x1_1bit:mux18.s[1]
s[1] => mux8x1_1bit:mux17.s[1]
s[1] => mux8x1_1bit:mux16.s[1]
s[1] => mux8x1_1bit:mux15.s[1]
s[1] => mux8x1_1bit:mux14.s[1]
s[1] => mux8x1_1bit:mux13.s[1]
s[1] => mux8x1_1bit:mux12.s[1]
s[1] => mux8x1_1bit:mux11.s[1]
s[1] => mux8x1_1bit:mux10.s[1]
s[1] => mux8x1_1bit:mux9.s[1]
s[1] => mux8x1_1bit:mux8.s[1]
s[1] => mux8x1_1bit:mux7.s[1]
s[1] => mux8x1_1bit:mux6.s[1]
s[1] => mux8x1_1bit:mux5.s[1]
s[1] => mux8x1_1bit:mux4.s[1]
s[1] => mux8x1_1bit:mux3.s[1]
s[1] => mux8x1_1bit:mux2.s[1]
s[1] => mux8x1_1bit:mux1.s[1]
s[1] => mux8x1_1bit:mux0.s[1]
s[2] => mux8x1_1bit:mux31.s[2]
s[2] => mux8x1_1bit:mux30.s[2]
s[2] => mux8x1_1bit:mux29.s[2]
s[2] => mux8x1_1bit:mux28.s[2]
s[2] => mux8x1_1bit:mux27.s[2]
s[2] => mux8x1_1bit:mux26.s[2]
s[2] => mux8x1_1bit:mux25.s[2]
s[2] => mux8x1_1bit:mux24.s[2]
s[2] => mux8x1_1bit:mux23.s[2]
s[2] => mux8x1_1bit:mux22.s[2]
s[2] => mux8x1_1bit:mux21.s[2]
s[2] => mux8x1_1bit:mux20.s[2]
s[2] => mux8x1_1bit:mux19.s[2]
s[2] => mux8x1_1bit:mux18.s[2]
s[2] => mux8x1_1bit:mux17.s[2]
s[2] => mux8x1_1bit:mux16.s[2]
s[2] => mux8x1_1bit:mux15.s[2]
s[2] => mux8x1_1bit:mux14.s[2]
s[2] => mux8x1_1bit:mux13.s[2]
s[2] => mux8x1_1bit:mux12.s[2]
s[2] => mux8x1_1bit:mux11.s[2]
s[2] => mux8x1_1bit:mux10.s[2]
s[2] => mux8x1_1bit:mux9.s[2]
s[2] => mux8x1_1bit:mux8.s[2]
s[2] => mux8x1_1bit:mux7.s[2]
s[2] => mux8x1_1bit:mux6.s[2]
s[2] => mux8x1_1bit:mux5.s[2]
s[2] => mux8x1_1bit:mux4.s[2]
s[2] => mux8x1_1bit:mux3.s[2]
s[2] => mux8x1_1bit:mux2.s[2]
s[2] => mux8x1_1bit:mux1.s[2]
s[2] => mux8x1_1bit:mux0.s[2]
m[0] <= mux8x1_1bit:mux0.m
m[1] <= mux8x1_1bit:mux1.m
m[2] <= mux8x1_1bit:mux2.m
m[3] <= mux8x1_1bit:mux3.m
m[4] <= mux8x1_1bit:mux4.m
m[5] <= mux8x1_1bit:mux5.m
m[6] <= mux8x1_1bit:mux6.m
m[7] <= mux8x1_1bit:mux7.m
m[8] <= mux8x1_1bit:mux8.m
m[9] <= mux8x1_1bit:mux9.m
m[10] <= mux8x1_1bit:mux10.m
m[11] <= mux8x1_1bit:mux11.m
m[12] <= mux8x1_1bit:mux12.m
m[13] <= mux8x1_1bit:mux13.m
m[14] <= mux8x1_1bit:mux14.m
m[15] <= mux8x1_1bit:mux15.m
m[16] <= mux8x1_1bit:mux16.m
m[17] <= mux8x1_1bit:mux17.m
m[18] <= mux8x1_1bit:mux18.m
m[19] <= mux8x1_1bit:mux19.m
m[20] <= mux8x1_1bit:mux20.m
m[21] <= mux8x1_1bit:mux21.m
m[22] <= mux8x1_1bit:mux22.m
m[23] <= mux8x1_1bit:mux23.m
m[24] <= mux8x1_1bit:mux24.m
m[25] <= mux8x1_1bit:mux25.m
m[26] <= mux8x1_1bit:mux26.m
m[27] <= mux8x1_1bit:mux27.m
m[28] <= mux8x1_1bit:mux28.m
m[29] <= mux8x1_1bit:mux29.m
m[30] <= mux8x1_1bit:mux30.m
m[31] <= mux8x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux31
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux30
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux29
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux28
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux27
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux26
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux25
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux24
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux23
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux22
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux21
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux20
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux19
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux18
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux17
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux16
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux15
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux14
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux13
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux12
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux11
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux10
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux9
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux8
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux7
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux6
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux5
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux4
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux3
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux2
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_32bit:InstructionOutputMux|mux8x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|IFID:IF/ID
clk => reg32:pcreg.clk
clk => reg32:insreg.clk
en => reg32:pcreg.en
en => reg32:insreg.en
flush => reg32:pcreg.clr
flush => reg32:insreg.clr
i_pc4[0] => reg32:pcreg.d[0]
i_pc4[1] => reg32:pcreg.d[1]
i_pc4[2] => reg32:pcreg.d[2]
i_pc4[3] => reg32:pcreg.d[3]
i_pc4[4] => reg32:pcreg.d[4]
i_pc4[5] => reg32:pcreg.d[5]
i_pc4[6] => reg32:pcreg.d[6]
i_pc4[7] => reg32:pcreg.d[7]
i_pc4[8] => reg32:pcreg.d[8]
i_pc4[9] => reg32:pcreg.d[9]
i_pc4[10] => reg32:pcreg.d[10]
i_pc4[11] => reg32:pcreg.d[11]
i_pc4[12] => reg32:pcreg.d[12]
i_pc4[13] => reg32:pcreg.d[13]
i_pc4[14] => reg32:pcreg.d[14]
i_pc4[15] => reg32:pcreg.d[15]
i_pc4[16] => reg32:pcreg.d[16]
i_pc4[17] => reg32:pcreg.d[17]
i_pc4[18] => reg32:pcreg.d[18]
i_pc4[19] => reg32:pcreg.d[19]
i_pc4[20] => reg32:pcreg.d[20]
i_pc4[21] => reg32:pcreg.d[21]
i_pc4[22] => reg32:pcreg.d[22]
i_pc4[23] => reg32:pcreg.d[23]
i_pc4[24] => reg32:pcreg.d[24]
i_pc4[25] => reg32:pcreg.d[25]
i_pc4[26] => reg32:pcreg.d[26]
i_pc4[27] => reg32:pcreg.d[27]
i_pc4[28] => reg32:pcreg.d[28]
i_pc4[29] => reg32:pcreg.d[29]
i_pc4[30] => reg32:pcreg.d[30]
i_pc4[31] => reg32:pcreg.d[31]
i_ins[0] => reg32:insreg.d[0]
i_ins[1] => reg32:insreg.d[1]
i_ins[2] => reg32:insreg.d[2]
i_ins[3] => reg32:insreg.d[3]
i_ins[4] => reg32:insreg.d[4]
i_ins[5] => reg32:insreg.d[5]
i_ins[6] => reg32:insreg.d[6]
i_ins[7] => reg32:insreg.d[7]
i_ins[8] => reg32:insreg.d[8]
i_ins[9] => reg32:insreg.d[9]
i_ins[10] => reg32:insreg.d[10]
i_ins[11] => reg32:insreg.d[11]
i_ins[12] => reg32:insreg.d[12]
i_ins[13] => reg32:insreg.d[13]
i_ins[14] => reg32:insreg.d[14]
i_ins[15] => reg32:insreg.d[15]
i_ins[16] => reg32:insreg.d[16]
i_ins[17] => reg32:insreg.d[17]
i_ins[18] => reg32:insreg.d[18]
i_ins[19] => reg32:insreg.d[19]
i_ins[20] => reg32:insreg.d[20]
i_ins[21] => reg32:insreg.d[21]
i_ins[22] => reg32:insreg.d[22]
i_ins[23] => reg32:insreg.d[23]
i_ins[24] => reg32:insreg.d[24]
i_ins[25] => reg32:insreg.d[25]
i_ins[26] => reg32:insreg.d[26]
i_ins[27] => reg32:insreg.d[27]
i_ins[28] => reg32:insreg.d[28]
i_ins[29] => reg32:insreg.d[29]
i_ins[30] => reg32:insreg.d[30]
i_ins[31] => reg32:insreg.d[31]
o_pc4[0] <= o_pc4[0].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[1] <= o_pc4[1].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[2] <= o_pc4[2].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[3] <= o_pc4[3].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[4] <= o_pc4[4].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[5] <= o_pc4[5].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[6] <= o_pc4[6].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[7] <= o_pc4[7].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[8] <= o_pc4[8].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[9] <= o_pc4[9].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[10] <= o_pc4[10].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[11] <= o_pc4[11].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[12] <= o_pc4[12].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[13] <= o_pc4[13].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[14] <= o_pc4[14].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[15] <= o_pc4[15].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[16] <= o_pc4[16].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[17] <= o_pc4[17].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[18] <= o_pc4[18].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[19] <= o_pc4[19].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[20] <= o_pc4[20].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[21] <= o_pc4[21].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[22] <= o_pc4[22].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[23] <= o_pc4[23].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[24] <= o_pc4[24].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[25] <= o_pc4[25].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[26] <= o_pc4[26].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[27] <= o_pc4[27].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[28] <= o_pc4[28].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[29] <= o_pc4[29].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[30] <= o_pc4[30].DB_MAX_OUTPUT_PORT_TYPE
o_pc4[31] <= o_pc4[31].DB_MAX_OUTPUT_PORT_TYPE
o_ins[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_ins[1] <= o_ins[1].DB_MAX_OUTPUT_PORT_TYPE
o_ins[2] <= o_ins[2].DB_MAX_OUTPUT_PORT_TYPE
o_ins[3] <= o_ins[3].DB_MAX_OUTPUT_PORT_TYPE
o_ins[4] <= o_ins[4].DB_MAX_OUTPUT_PORT_TYPE
o_ins[5] <= o_ins[5].DB_MAX_OUTPUT_PORT_TYPE
o_ins[6] <= o_ins[6].DB_MAX_OUTPUT_PORT_TYPE
o_ins[7] <= o_ins[7].DB_MAX_OUTPUT_PORT_TYPE
o_ins[8] <= o_ins[8].DB_MAX_OUTPUT_PORT_TYPE
o_ins[9] <= o_ins[9].DB_MAX_OUTPUT_PORT_TYPE
o_ins[10] <= o_ins[10].DB_MAX_OUTPUT_PORT_TYPE
o_ins[11] <= o_ins[11].DB_MAX_OUTPUT_PORT_TYPE
o_ins[12] <= o_ins[12].DB_MAX_OUTPUT_PORT_TYPE
o_ins[13] <= o_ins[13].DB_MAX_OUTPUT_PORT_TYPE
o_ins[14] <= o_ins[14].DB_MAX_OUTPUT_PORT_TYPE
o_ins[15] <= o_ins[15].DB_MAX_OUTPUT_PORT_TYPE
o_ins[16] <= o_ins[16].DB_MAX_OUTPUT_PORT_TYPE
o_ins[17] <= o_ins[17].DB_MAX_OUTPUT_PORT_TYPE
o_ins[18] <= o_ins[18].DB_MAX_OUTPUT_PORT_TYPE
o_ins[19] <= o_ins[19].DB_MAX_OUTPUT_PORT_TYPE
o_ins[20] <= o_ins[20].DB_MAX_OUTPUT_PORT_TYPE
o_ins[21] <= o_ins[21].DB_MAX_OUTPUT_PORT_TYPE
o_ins[22] <= o_ins[22].DB_MAX_OUTPUT_PORT_TYPE
o_ins[23] <= o_ins[23].DB_MAX_OUTPUT_PORT_TYPE
o_ins[24] <= o_ins[24].DB_MAX_OUTPUT_PORT_TYPE
o_ins[25] <= o_ins[25].DB_MAX_OUTPUT_PORT_TYPE
o_ins[26] <= o_ins[26].DB_MAX_OUTPUT_PORT_TYPE
o_ins[27] <= o_ins[27].DB_MAX_OUTPUT_PORT_TYPE
o_ins[28] <= o_ins[28].DB_MAX_OUTPUT_PORT_TYPE
o_ins[29] <= o_ins[29].DB_MAX_OUTPUT_PORT_TYPE
o_ins[30] <= o_ins[30].DB_MAX_OUTPUT_PORT_TYPE
o_ins[31] <= o_ins[31].DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|IFID:IF/ID|reg32:pcreg
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
en => q[31]~reg0.ENA
en => q[30]~reg0.ENA
en => q[29]~reg0.ENA
en => q[28]~reg0.ENA
en => q[27]~reg0.ENA
en => q[26]~reg0.ENA
en => q[25]~reg0.ENA
en => q[24]~reg0.ENA
en => q[23]~reg0.ENA
en => q[22]~reg0.ENA
en => q[21]~reg0.ENA
en => q[20]~reg0.ENA
en => q[19]~reg0.ENA
en => q[18]~reg0.ENA
en => q[17]~reg0.ENA
en => q[16]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|IFID:IF/ID|reg32:insreg
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
en => q[31]~reg0.ENA
en => q[30]~reg0.ENA
en => q[29]~reg0.ENA
en => q[28]~reg0.ENA
en => q[27]~reg0.ENA
en => q[26]~reg0.ENA
en => q[25]~reg0.ENA
en => q[24]~reg0.ENA
en => q[23]~reg0.ENA
en => q[22]~reg0.ENA
en => q[21]~reg0.ENA
en => q[20]~reg0.ENA
en => q[19]~reg0.ENA
en => q[18]~reg0.ENA
en => q[17]~reg0.ENA
en => q[16]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ROM256x32:INSTRUCTION_MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|TOP|MIPS_PROCESSOR:inst|ROM256x32:INSTRUCTION_MEMORY|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d7b1:auto_generated.address_a[0]
address_a[1] => altsyncram_d7b1:auto_generated.address_a[1]
address_a[2] => altsyncram_d7b1:auto_generated.address_a[2]
address_a[3] => altsyncram_d7b1:auto_generated.address_a[3]
address_a[4] => altsyncram_d7b1:auto_generated.address_a[4]
address_a[5] => altsyncram_d7b1:auto_generated.address_a[5]
address_a[6] => altsyncram_d7b1:auto_generated.address_a[6]
address_a[7] => altsyncram_d7b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d7b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d7b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d7b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d7b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d7b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d7b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d7b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d7b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d7b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_d7b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_d7b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_d7b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_d7b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_d7b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_d7b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_d7b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_d7b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_d7b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_d7b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_d7b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_d7b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_d7b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_d7b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_d7b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_d7b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_d7b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_d7b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_d7b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_d7b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_d7b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_d7b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_d7b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_d7b1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|MIPS_PROCESSOR:inst|ROM256x32:INSTRUCTION_MEMORY|altsyncram:altsyncram_component|altsyncram_d7b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|TOP|MIPS_PROCESSOR:inst|reg32:PCRegister
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
en => q[31]~reg0.ENA
en => q[30]~reg0.ENA
en => q[29]~reg0.ENA
en => q[28]~reg0.ENA
en => q[27]~reg0.ENA
en => q[26]~reg0.ENA
en => q[25]~reg0.ENA
en => q[24]~reg0.ENA
en => q[23]~reg0.ENA
en => q[22]~reg0.ENA
en => q[21]~reg0.ENA
en => q[20]~reg0.ENA
en => q[19]~reg0.ENA
en => q[18]~reg0.ENA
en => q[17]~reg0.ENA
en => q[16]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
a[6] => mux2x1_1bit:mux6.a
a[7] => mux2x1_1bit:mux7.a
a[8] => mux2x1_1bit:mux8.a
a[9] => mux2x1_1bit:mux9.a
a[10] => mux2x1_1bit:mux10.a
a[11] => mux2x1_1bit:mux11.a
a[12] => mux2x1_1bit:mux12.a
a[13] => mux2x1_1bit:mux13.a
a[14] => mux2x1_1bit:mux14.a
a[15] => mux2x1_1bit:mux15.a
a[16] => mux2x1_1bit:mux16.a
a[17] => mux2x1_1bit:mux17.a
a[18] => mux2x1_1bit:mux18.a
a[19] => mux2x1_1bit:mux19.a
a[20] => mux2x1_1bit:mux20.a
a[21] => mux2x1_1bit:mux21.a
a[22] => mux2x1_1bit:mux22.a
a[23] => mux2x1_1bit:mux23.a
a[24] => mux2x1_1bit:mux24.a
a[25] => mux2x1_1bit:mux25.a
a[26] => mux2x1_1bit:mux26.a
a[27] => mux2x1_1bit:mux27.a
a[28] => mux2x1_1bit:mux28.a
a[29] => mux2x1_1bit:mux29.a
a[30] => mux2x1_1bit:mux30.a
a[31] => mux2x1_1bit:mux31.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
b[6] => mux2x1_1bit:mux6.b
b[7] => mux2x1_1bit:mux7.b
b[8] => mux2x1_1bit:mux8.b
b[9] => mux2x1_1bit:mux9.b
b[10] => mux2x1_1bit:mux10.b
b[11] => mux2x1_1bit:mux11.b
b[12] => mux2x1_1bit:mux12.b
b[13] => mux2x1_1bit:mux13.b
b[14] => mux2x1_1bit:mux14.b
b[15] => mux2x1_1bit:mux15.b
b[16] => mux2x1_1bit:mux16.b
b[17] => mux2x1_1bit:mux17.b
b[18] => mux2x1_1bit:mux18.b
b[19] => mux2x1_1bit:mux19.b
b[20] => mux2x1_1bit:mux20.b
b[21] => mux2x1_1bit:mux21.b
b[22] => mux2x1_1bit:mux22.b
b[23] => mux2x1_1bit:mux23.b
b[24] => mux2x1_1bit:mux24.b
b[25] => mux2x1_1bit:mux25.b
b[26] => mux2x1_1bit:mux26.b
b[27] => mux2x1_1bit:mux27.b
b[28] => mux2x1_1bit:mux28.b
b[29] => mux2x1_1bit:mux29.b
b[30] => mux2x1_1bit:mux30.b
b[31] => mux2x1_1bit:mux31.b
s => mux2x1_1bit:mux31.s
s => mux2x1_1bit:mux30.s
s => mux2x1_1bit:mux29.s
s => mux2x1_1bit:mux28.s
s => mux2x1_1bit:mux27.s
s => mux2x1_1bit:mux26.s
s => mux2x1_1bit:mux25.s
s => mux2x1_1bit:mux24.s
s => mux2x1_1bit:mux23.s
s => mux2x1_1bit:mux22.s
s => mux2x1_1bit:mux21.s
s => mux2x1_1bit:mux20.s
s => mux2x1_1bit:mux19.s
s => mux2x1_1bit:mux18.s
s => mux2x1_1bit:mux17.s
s => mux2x1_1bit:mux16.s
s => mux2x1_1bit:mux15.s
s => mux2x1_1bit:mux14.s
s => mux2x1_1bit:mux13.s
s => mux2x1_1bit:mux12.s
s => mux2x1_1bit:mux11.s
s => mux2x1_1bit:mux10.s
s => mux2x1_1bit:mux9.s
s => mux2x1_1bit:mux8.s
s => mux2x1_1bit:mux7.s
s => mux2x1_1bit:mux6.s
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m
m[6] <= mux2x1_1bit:mux6.m
m[7] <= mux2x1_1bit:mux7.m
m[8] <= mux2x1_1bit:mux8.m
m[9] <= mux2x1_1bit:mux9.m
m[10] <= mux2x1_1bit:mux10.m
m[11] <= mux2x1_1bit:mux11.m
m[12] <= mux2x1_1bit:mux12.m
m[13] <= mux2x1_1bit:mux13.m
m[14] <= mux2x1_1bit:mux14.m
m[15] <= mux2x1_1bit:mux15.m
m[16] <= mux2x1_1bit:mux16.m
m[17] <= mux2x1_1bit:mux17.m
m[18] <= mux2x1_1bit:mux18.m
m[19] <= mux2x1_1bit:mux19.m
m[20] <= mux2x1_1bit:mux20.m
m[21] <= mux2x1_1bit:mux21.m
m[22] <= mux2x1_1bit:mux22.m
m[23] <= mux2x1_1bit:mux23.m
m[24] <= mux2x1_1bit:mux24.m
m[25] <= mux2x1_1bit:mux25.m
m[26] <= mux2x1_1bit:mux26.m
m[27] <= mux2x1_1bit:mux27.m
m[28] <= mux2x1_1bit:mux28.m
m[29] <= mux2x1_1bit:mux29.m
m[30] <= mux2x1_1bit:mux30.m
m[31] <= mux2x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux31
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux30
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux29
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux28
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux27
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux26
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux25
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux24
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux23
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux22
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux21
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux20
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux19
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux18
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux17
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux16
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux15
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux14
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux13
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux12
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux11
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux10
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux9
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux8
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux7
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux6
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:JumpOrNot|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
a[6] => mux2x1_1bit:mux6.a
a[7] => mux2x1_1bit:mux7.a
a[8] => mux2x1_1bit:mux8.a
a[9] => mux2x1_1bit:mux9.a
a[10] => mux2x1_1bit:mux10.a
a[11] => mux2x1_1bit:mux11.a
a[12] => mux2x1_1bit:mux12.a
a[13] => mux2x1_1bit:mux13.a
a[14] => mux2x1_1bit:mux14.a
a[15] => mux2x1_1bit:mux15.a
a[16] => mux2x1_1bit:mux16.a
a[17] => mux2x1_1bit:mux17.a
a[18] => mux2x1_1bit:mux18.a
a[19] => mux2x1_1bit:mux19.a
a[20] => mux2x1_1bit:mux20.a
a[21] => mux2x1_1bit:mux21.a
a[22] => mux2x1_1bit:mux22.a
a[23] => mux2x1_1bit:mux23.a
a[24] => mux2x1_1bit:mux24.a
a[25] => mux2x1_1bit:mux25.a
a[26] => mux2x1_1bit:mux26.a
a[27] => mux2x1_1bit:mux27.a
a[28] => mux2x1_1bit:mux28.a
a[29] => mux2x1_1bit:mux29.a
a[30] => mux2x1_1bit:mux30.a
a[31] => mux2x1_1bit:mux31.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
b[6] => mux2x1_1bit:mux6.b
b[7] => mux2x1_1bit:mux7.b
b[8] => mux2x1_1bit:mux8.b
b[9] => mux2x1_1bit:mux9.b
b[10] => mux2x1_1bit:mux10.b
b[11] => mux2x1_1bit:mux11.b
b[12] => mux2x1_1bit:mux12.b
b[13] => mux2x1_1bit:mux13.b
b[14] => mux2x1_1bit:mux14.b
b[15] => mux2x1_1bit:mux15.b
b[16] => mux2x1_1bit:mux16.b
b[17] => mux2x1_1bit:mux17.b
b[18] => mux2x1_1bit:mux18.b
b[19] => mux2x1_1bit:mux19.b
b[20] => mux2x1_1bit:mux20.b
b[21] => mux2x1_1bit:mux21.b
b[22] => mux2x1_1bit:mux22.b
b[23] => mux2x1_1bit:mux23.b
b[24] => mux2x1_1bit:mux24.b
b[25] => mux2x1_1bit:mux25.b
b[26] => mux2x1_1bit:mux26.b
b[27] => mux2x1_1bit:mux27.b
b[28] => mux2x1_1bit:mux28.b
b[29] => mux2x1_1bit:mux29.b
b[30] => mux2x1_1bit:mux30.b
b[31] => mux2x1_1bit:mux31.b
s => mux2x1_1bit:mux31.s
s => mux2x1_1bit:mux30.s
s => mux2x1_1bit:mux29.s
s => mux2x1_1bit:mux28.s
s => mux2x1_1bit:mux27.s
s => mux2x1_1bit:mux26.s
s => mux2x1_1bit:mux25.s
s => mux2x1_1bit:mux24.s
s => mux2x1_1bit:mux23.s
s => mux2x1_1bit:mux22.s
s => mux2x1_1bit:mux21.s
s => mux2x1_1bit:mux20.s
s => mux2x1_1bit:mux19.s
s => mux2x1_1bit:mux18.s
s => mux2x1_1bit:mux17.s
s => mux2x1_1bit:mux16.s
s => mux2x1_1bit:mux15.s
s => mux2x1_1bit:mux14.s
s => mux2x1_1bit:mux13.s
s => mux2x1_1bit:mux12.s
s => mux2x1_1bit:mux11.s
s => mux2x1_1bit:mux10.s
s => mux2x1_1bit:mux9.s
s => mux2x1_1bit:mux8.s
s => mux2x1_1bit:mux7.s
s => mux2x1_1bit:mux6.s
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m
m[6] <= mux2x1_1bit:mux6.m
m[7] <= mux2x1_1bit:mux7.m
m[8] <= mux2x1_1bit:mux8.m
m[9] <= mux2x1_1bit:mux9.m
m[10] <= mux2x1_1bit:mux10.m
m[11] <= mux2x1_1bit:mux11.m
m[12] <= mux2x1_1bit:mux12.m
m[13] <= mux2x1_1bit:mux13.m
m[14] <= mux2x1_1bit:mux14.m
m[15] <= mux2x1_1bit:mux15.m
m[16] <= mux2x1_1bit:mux16.m
m[17] <= mux2x1_1bit:mux17.m
m[18] <= mux2x1_1bit:mux18.m
m[19] <= mux2x1_1bit:mux19.m
m[20] <= mux2x1_1bit:mux20.m
m[21] <= mux2x1_1bit:mux21.m
m[22] <= mux2x1_1bit:mux22.m
m[23] <= mux2x1_1bit:mux23.m
m[24] <= mux2x1_1bit:mux24.m
m[25] <= mux2x1_1bit:mux25.m
m[26] <= mux2x1_1bit:mux26.m
m[27] <= mux2x1_1bit:mux27.m
m[28] <= mux2x1_1bit:mux28.m
m[29] <= mux2x1_1bit:mux29.m
m[30] <= mux2x1_1bit:mux30.m
m[31] <= mux2x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux31
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux30
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux29
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux28
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux27
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux26
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux25
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux24
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux23
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux22
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux21
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux20
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux19
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux18
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux17
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux16
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux15
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux14
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux13
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux12
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux11
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux10
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux9
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux8
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux7
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux6
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:BranchOrNot|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|comp32:inst15
a[0] => nxor2_32bit:xor_gate.a[0]
a[1] => nxor2_32bit:xor_gate.a[1]
a[2] => nxor2_32bit:xor_gate.a[2]
a[3] => nxor2_32bit:xor_gate.a[3]
a[4] => nxor2_32bit:xor_gate.a[4]
a[5] => nxor2_32bit:xor_gate.a[5]
a[6] => nxor2_32bit:xor_gate.a[6]
a[7] => nxor2_32bit:xor_gate.a[7]
a[8] => nxor2_32bit:xor_gate.a[8]
a[9] => nxor2_32bit:xor_gate.a[9]
a[10] => nxor2_32bit:xor_gate.a[10]
a[11] => nxor2_32bit:xor_gate.a[11]
a[12] => nxor2_32bit:xor_gate.a[12]
a[13] => nxor2_32bit:xor_gate.a[13]
a[14] => nxor2_32bit:xor_gate.a[14]
a[15] => nxor2_32bit:xor_gate.a[15]
a[16] => nxor2_32bit:xor_gate.a[16]
a[17] => nxor2_32bit:xor_gate.a[17]
a[18] => nxor2_32bit:xor_gate.a[18]
a[19] => nxor2_32bit:xor_gate.a[19]
a[20] => nxor2_32bit:xor_gate.a[20]
a[21] => nxor2_32bit:xor_gate.a[21]
a[22] => nxor2_32bit:xor_gate.a[22]
a[23] => nxor2_32bit:xor_gate.a[23]
a[24] => nxor2_32bit:xor_gate.a[24]
a[25] => nxor2_32bit:xor_gate.a[25]
a[26] => nxor2_32bit:xor_gate.a[26]
a[27] => nxor2_32bit:xor_gate.a[27]
a[28] => nxor2_32bit:xor_gate.a[28]
a[29] => nxor2_32bit:xor_gate.a[29]
a[30] => nxor2_32bit:xor_gate.a[30]
a[31] => nxor2_32bit:xor_gate.a[31]
b[0] => nxor2_32bit:xor_gate.b[0]
b[1] => nxor2_32bit:xor_gate.b[1]
b[2] => nxor2_32bit:xor_gate.b[2]
b[3] => nxor2_32bit:xor_gate.b[3]
b[4] => nxor2_32bit:xor_gate.b[4]
b[5] => nxor2_32bit:xor_gate.b[5]
b[6] => nxor2_32bit:xor_gate.b[6]
b[7] => nxor2_32bit:xor_gate.b[7]
b[8] => nxor2_32bit:xor_gate.b[8]
b[9] => nxor2_32bit:xor_gate.b[9]
b[10] => nxor2_32bit:xor_gate.b[10]
b[11] => nxor2_32bit:xor_gate.b[11]
b[12] => nxor2_32bit:xor_gate.b[12]
b[13] => nxor2_32bit:xor_gate.b[13]
b[14] => nxor2_32bit:xor_gate.b[14]
b[15] => nxor2_32bit:xor_gate.b[15]
b[16] => nxor2_32bit:xor_gate.b[16]
b[17] => nxor2_32bit:xor_gate.b[17]
b[18] => nxor2_32bit:xor_gate.b[18]
b[19] => nxor2_32bit:xor_gate.b[19]
b[20] => nxor2_32bit:xor_gate.b[20]
b[21] => nxor2_32bit:xor_gate.b[21]
b[22] => nxor2_32bit:xor_gate.b[22]
b[23] => nxor2_32bit:xor_gate.b[23]
b[24] => nxor2_32bit:xor_gate.b[24]
b[25] => nxor2_32bit:xor_gate.b[25]
b[26] => nxor2_32bit:xor_gate.b[26]
b[27] => nxor2_32bit:xor_gate.b[27]
b[28] => nxor2_32bit:xor_gate.b[28]
b[29] => nxor2_32bit:xor_gate.b[29]
b[30] => nxor2_32bit:xor_gate.b[30]
b[31] => nxor2_32bit:xor_gate.b[31]
same <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|comp32:inst15|nxor2_32bit:xor_gate
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
a[16] => o.IN0
a[17] => o.IN0
a[18] => o.IN0
a[19] => o.IN0
a[20] => o.IN0
a[21] => o.IN0
a[22] => o.IN0
a[23] => o.IN0
a[24] => o.IN0
a[25] => o.IN0
a[26] => o.IN0
a[27] => o.IN0
a[28] => o.IN0
a[29] => o.IN0
a[30] => o.IN0
a[31] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
b[16] => o.IN1
b[17] => o.IN1
b[18] => o.IN1
b[19] => o.IN1
b[20] => o.IN1
b[21] => o.IN1
b[22] => o.IN1
b[23] => o.IN1
b[24] => o.IN1
b[25] => o.IN1
b[26] => o.IN1
b[27] => o.IN1
b[28] => o.IN1
b[29] => o.IN1
b[30] => o.IN1
b[31] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8
A[0] <= REGFILE_COMPONENT1:inst.q[0]
A[1] <= REGFILE_COMPONENT1:inst.q[1]
A[2] <= REGFILE_COMPONENT1:inst.q[2]
A[3] <= REGFILE_COMPONENT1:inst.q[3]
A[4] <= REGFILE_COMPONENT1:inst.q[4]
A[5] <= REGFILE_COMPONENT1:inst.q[5]
A[6] <= REGFILE_COMPONENT1:inst.q[6]
A[7] <= REGFILE_COMPONENT1:inst.q[7]
A[8] <= REGFILE_COMPONENT1:inst.q[8]
A[9] <= REGFILE_COMPONENT1:inst.q[9]
A[10] <= REGFILE_COMPONENT1:inst.q[10]
A[11] <= REGFILE_COMPONENT1:inst.q[11]
A[12] <= REGFILE_COMPONENT1:inst.q[12]
A[13] <= REGFILE_COMPONENT1:inst.q[13]
A[14] <= REGFILE_COMPONENT1:inst.q[14]
A[15] <= REGFILE_COMPONENT1:inst.q[15]
A[16] <= REGFILE_COMPONENT1:inst.q[16]
A[17] <= REGFILE_COMPONENT1:inst.q[17]
A[18] <= REGFILE_COMPONENT1:inst.q[18]
A[19] <= REGFILE_COMPONENT1:inst.q[19]
A[20] <= REGFILE_COMPONENT1:inst.q[20]
A[21] <= REGFILE_COMPONENT1:inst.q[21]
A[22] <= REGFILE_COMPONENT1:inst.q[22]
A[23] <= REGFILE_COMPONENT1:inst.q[23]
A[24] <= REGFILE_COMPONENT1:inst.q[24]
A[25] <= REGFILE_COMPONENT1:inst.q[25]
A[26] <= REGFILE_COMPONENT1:inst.q[26]
A[27] <= REGFILE_COMPONENT1:inst.q[27]
A[28] <= REGFILE_COMPONENT1:inst.q[28]
A[29] <= REGFILE_COMPONENT1:inst.q[29]
A[30] <= REGFILE_COMPONENT1:inst.q[30]
A[31] <= REGFILE_COMPONENT1:inst.q[31]
CLK => REGFILE_COMPONENT1:inst.clock
CLK => REGFILE_COMPONENT1:inst1.clock
RegWrite => REGFILE_COMPONENT1:inst.wren
RegWrite => REGFILE_COMPONENT1:inst1.wren
WR_DATA[0] => REGFILE_COMPONENT1:inst.data[0]
WR_DATA[0] => REGFILE_COMPONENT1:inst1.data[0]
WR_DATA[1] => REGFILE_COMPONENT1:inst.data[1]
WR_DATA[1] => REGFILE_COMPONENT1:inst1.data[1]
WR_DATA[2] => REGFILE_COMPONENT1:inst.data[2]
WR_DATA[2] => REGFILE_COMPONENT1:inst1.data[2]
WR_DATA[3] => REGFILE_COMPONENT1:inst.data[3]
WR_DATA[3] => REGFILE_COMPONENT1:inst1.data[3]
WR_DATA[4] => REGFILE_COMPONENT1:inst.data[4]
WR_DATA[4] => REGFILE_COMPONENT1:inst1.data[4]
WR_DATA[5] => REGFILE_COMPONENT1:inst.data[5]
WR_DATA[5] => REGFILE_COMPONENT1:inst1.data[5]
WR_DATA[6] => REGFILE_COMPONENT1:inst.data[6]
WR_DATA[6] => REGFILE_COMPONENT1:inst1.data[6]
WR_DATA[7] => REGFILE_COMPONENT1:inst.data[7]
WR_DATA[7] => REGFILE_COMPONENT1:inst1.data[7]
WR_DATA[8] => REGFILE_COMPONENT1:inst.data[8]
WR_DATA[8] => REGFILE_COMPONENT1:inst1.data[8]
WR_DATA[9] => REGFILE_COMPONENT1:inst.data[9]
WR_DATA[9] => REGFILE_COMPONENT1:inst1.data[9]
WR_DATA[10] => REGFILE_COMPONENT1:inst.data[10]
WR_DATA[10] => REGFILE_COMPONENT1:inst1.data[10]
WR_DATA[11] => REGFILE_COMPONENT1:inst.data[11]
WR_DATA[11] => REGFILE_COMPONENT1:inst1.data[11]
WR_DATA[12] => REGFILE_COMPONENT1:inst.data[12]
WR_DATA[12] => REGFILE_COMPONENT1:inst1.data[12]
WR_DATA[13] => REGFILE_COMPONENT1:inst.data[13]
WR_DATA[13] => REGFILE_COMPONENT1:inst1.data[13]
WR_DATA[14] => REGFILE_COMPONENT1:inst.data[14]
WR_DATA[14] => REGFILE_COMPONENT1:inst1.data[14]
WR_DATA[15] => REGFILE_COMPONENT1:inst.data[15]
WR_DATA[15] => REGFILE_COMPONENT1:inst1.data[15]
WR_DATA[16] => REGFILE_COMPONENT1:inst.data[16]
WR_DATA[16] => REGFILE_COMPONENT1:inst1.data[16]
WR_DATA[17] => REGFILE_COMPONENT1:inst.data[17]
WR_DATA[17] => REGFILE_COMPONENT1:inst1.data[17]
WR_DATA[18] => REGFILE_COMPONENT1:inst.data[18]
WR_DATA[18] => REGFILE_COMPONENT1:inst1.data[18]
WR_DATA[19] => REGFILE_COMPONENT1:inst.data[19]
WR_DATA[19] => REGFILE_COMPONENT1:inst1.data[19]
WR_DATA[20] => REGFILE_COMPONENT1:inst.data[20]
WR_DATA[20] => REGFILE_COMPONENT1:inst1.data[20]
WR_DATA[21] => REGFILE_COMPONENT1:inst.data[21]
WR_DATA[21] => REGFILE_COMPONENT1:inst1.data[21]
WR_DATA[22] => REGFILE_COMPONENT1:inst.data[22]
WR_DATA[22] => REGFILE_COMPONENT1:inst1.data[22]
WR_DATA[23] => REGFILE_COMPONENT1:inst.data[23]
WR_DATA[23] => REGFILE_COMPONENT1:inst1.data[23]
WR_DATA[24] => REGFILE_COMPONENT1:inst.data[24]
WR_DATA[24] => REGFILE_COMPONENT1:inst1.data[24]
WR_DATA[25] => REGFILE_COMPONENT1:inst.data[25]
WR_DATA[25] => REGFILE_COMPONENT1:inst1.data[25]
WR_DATA[26] => REGFILE_COMPONENT1:inst.data[26]
WR_DATA[26] => REGFILE_COMPONENT1:inst1.data[26]
WR_DATA[27] => REGFILE_COMPONENT1:inst.data[27]
WR_DATA[27] => REGFILE_COMPONENT1:inst1.data[27]
WR_DATA[28] => REGFILE_COMPONENT1:inst.data[28]
WR_DATA[28] => REGFILE_COMPONENT1:inst1.data[28]
WR_DATA[29] => REGFILE_COMPONENT1:inst.data[29]
WR_DATA[29] => REGFILE_COMPONENT1:inst1.data[29]
WR_DATA[30] => REGFILE_COMPONENT1:inst.data[30]
WR_DATA[30] => REGFILE_COMPONENT1:inst1.data[30]
WR_DATA[31] => REGFILE_COMPONENT1:inst.data[31]
WR_DATA[31] => REGFILE_COMPONENT1:inst1.data[31]
RD_ADDR1[0] => REGFILE_COMPONENT1:inst.rdaddress[0]
RD_ADDR1[1] => REGFILE_COMPONENT1:inst.rdaddress[1]
RD_ADDR1[2] => REGFILE_COMPONENT1:inst.rdaddress[2]
RD_ADDR1[3] => REGFILE_COMPONENT1:inst.rdaddress[3]
RD_ADDR1[4] => REGFILE_COMPONENT1:inst.rdaddress[4]
WR_ADDR[0] => REGFILE_COMPONENT1:inst.wraddress[0]
WR_ADDR[0] => REGFILE_COMPONENT1:inst1.wraddress[0]
WR_ADDR[1] => REGFILE_COMPONENT1:inst.wraddress[1]
WR_ADDR[1] => REGFILE_COMPONENT1:inst1.wraddress[1]
WR_ADDR[2] => REGFILE_COMPONENT1:inst.wraddress[2]
WR_ADDR[2] => REGFILE_COMPONENT1:inst1.wraddress[2]
WR_ADDR[3] => REGFILE_COMPONENT1:inst.wraddress[3]
WR_ADDR[3] => REGFILE_COMPONENT1:inst1.wraddress[3]
WR_ADDR[4] => REGFILE_COMPONENT1:inst.wraddress[4]
WR_ADDR[4] => REGFILE_COMPONENT1:inst1.wraddress[4]
B[0] <= REGFILE_COMPONENT1:inst1.q[0]
B[1] <= REGFILE_COMPONENT1:inst1.q[1]
B[2] <= REGFILE_COMPONENT1:inst1.q[2]
B[3] <= REGFILE_COMPONENT1:inst1.q[3]
B[4] <= REGFILE_COMPONENT1:inst1.q[4]
B[5] <= REGFILE_COMPONENT1:inst1.q[5]
B[6] <= REGFILE_COMPONENT1:inst1.q[6]
B[7] <= REGFILE_COMPONENT1:inst1.q[7]
B[8] <= REGFILE_COMPONENT1:inst1.q[8]
B[9] <= REGFILE_COMPONENT1:inst1.q[9]
B[10] <= REGFILE_COMPONENT1:inst1.q[10]
B[11] <= REGFILE_COMPONENT1:inst1.q[11]
B[12] <= REGFILE_COMPONENT1:inst1.q[12]
B[13] <= REGFILE_COMPONENT1:inst1.q[13]
B[14] <= REGFILE_COMPONENT1:inst1.q[14]
B[15] <= REGFILE_COMPONENT1:inst1.q[15]
B[16] <= REGFILE_COMPONENT1:inst1.q[16]
B[17] <= REGFILE_COMPONENT1:inst1.q[17]
B[18] <= REGFILE_COMPONENT1:inst1.q[18]
B[19] <= REGFILE_COMPONENT1:inst1.q[19]
B[20] <= REGFILE_COMPONENT1:inst1.q[20]
B[21] <= REGFILE_COMPONENT1:inst1.q[21]
B[22] <= REGFILE_COMPONENT1:inst1.q[22]
B[23] <= REGFILE_COMPONENT1:inst1.q[23]
B[24] <= REGFILE_COMPONENT1:inst1.q[24]
B[25] <= REGFILE_COMPONENT1:inst1.q[25]
B[26] <= REGFILE_COMPONENT1:inst1.q[26]
B[27] <= REGFILE_COMPONENT1:inst1.q[27]
B[28] <= REGFILE_COMPONENT1:inst1.q[28]
B[29] <= REGFILE_COMPONENT1:inst1.q[29]
B[30] <= REGFILE_COMPONENT1:inst1.q[30]
B[31] <= REGFILE_COMPONENT1:inst1.q[31]
RD_ADDR2[0] => REGFILE_COMPONENT1:inst1.rdaddress[0]
RD_ADDR2[1] => REGFILE_COMPONENT1:inst1.rdaddress[1]
RD_ADDR2[2] => REGFILE_COMPONENT1:inst1.rdaddress[2]
RD_ADDR2[3] => REGFILE_COMPONENT1:inst1.rdaddress[3]
RD_ADDR2[4] => REGFILE_COMPONENT1:inst1.rdaddress[4]


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8|REGFILE_COMPONENT1:inst
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8|REGFILE_COMPONENT1:inst|altsyncram:altsyncram_component
wren_a => altsyncram_2fn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2fn1:auto_generated.data_a[0]
data_a[1] => altsyncram_2fn1:auto_generated.data_a[1]
data_a[2] => altsyncram_2fn1:auto_generated.data_a[2]
data_a[3] => altsyncram_2fn1:auto_generated.data_a[3]
data_a[4] => altsyncram_2fn1:auto_generated.data_a[4]
data_a[5] => altsyncram_2fn1:auto_generated.data_a[5]
data_a[6] => altsyncram_2fn1:auto_generated.data_a[6]
data_a[7] => altsyncram_2fn1:auto_generated.data_a[7]
data_a[8] => altsyncram_2fn1:auto_generated.data_a[8]
data_a[9] => altsyncram_2fn1:auto_generated.data_a[9]
data_a[10] => altsyncram_2fn1:auto_generated.data_a[10]
data_a[11] => altsyncram_2fn1:auto_generated.data_a[11]
data_a[12] => altsyncram_2fn1:auto_generated.data_a[12]
data_a[13] => altsyncram_2fn1:auto_generated.data_a[13]
data_a[14] => altsyncram_2fn1:auto_generated.data_a[14]
data_a[15] => altsyncram_2fn1:auto_generated.data_a[15]
data_a[16] => altsyncram_2fn1:auto_generated.data_a[16]
data_a[17] => altsyncram_2fn1:auto_generated.data_a[17]
data_a[18] => altsyncram_2fn1:auto_generated.data_a[18]
data_a[19] => altsyncram_2fn1:auto_generated.data_a[19]
data_a[20] => altsyncram_2fn1:auto_generated.data_a[20]
data_a[21] => altsyncram_2fn1:auto_generated.data_a[21]
data_a[22] => altsyncram_2fn1:auto_generated.data_a[22]
data_a[23] => altsyncram_2fn1:auto_generated.data_a[23]
data_a[24] => altsyncram_2fn1:auto_generated.data_a[24]
data_a[25] => altsyncram_2fn1:auto_generated.data_a[25]
data_a[26] => altsyncram_2fn1:auto_generated.data_a[26]
data_a[27] => altsyncram_2fn1:auto_generated.data_a[27]
data_a[28] => altsyncram_2fn1:auto_generated.data_a[28]
data_a[29] => altsyncram_2fn1:auto_generated.data_a[29]
data_a[30] => altsyncram_2fn1:auto_generated.data_a[30]
data_a[31] => altsyncram_2fn1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_2fn1:auto_generated.address_a[0]
address_a[1] => altsyncram_2fn1:auto_generated.address_a[1]
address_a[2] => altsyncram_2fn1:auto_generated.address_a[2]
address_a[3] => altsyncram_2fn1:auto_generated.address_a[3]
address_a[4] => altsyncram_2fn1:auto_generated.address_a[4]
address_b[0] => altsyncram_2fn1:auto_generated.address_b[0]
address_b[1] => altsyncram_2fn1:auto_generated.address_b[1]
address_b[2] => altsyncram_2fn1:auto_generated.address_b[2]
address_b[3] => altsyncram_2fn1:auto_generated.address_b[3]
address_b[4] => altsyncram_2fn1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2fn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_2fn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2fn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2fn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2fn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2fn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2fn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2fn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2fn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2fn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2fn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2fn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2fn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2fn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2fn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2fn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2fn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_2fn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_2fn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_2fn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_2fn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_2fn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_2fn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_2fn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_2fn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_2fn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_2fn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_2fn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_2fn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_2fn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_2fn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_2fn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_2fn1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8|REGFILE_COMPONENT1:inst|altsyncram:altsyncram_component|altsyncram_2fn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8|REGFILE_COMPONENT1:inst1
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8|REGFILE_COMPONENT1:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_2fn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2fn1:auto_generated.data_a[0]
data_a[1] => altsyncram_2fn1:auto_generated.data_a[1]
data_a[2] => altsyncram_2fn1:auto_generated.data_a[2]
data_a[3] => altsyncram_2fn1:auto_generated.data_a[3]
data_a[4] => altsyncram_2fn1:auto_generated.data_a[4]
data_a[5] => altsyncram_2fn1:auto_generated.data_a[5]
data_a[6] => altsyncram_2fn1:auto_generated.data_a[6]
data_a[7] => altsyncram_2fn1:auto_generated.data_a[7]
data_a[8] => altsyncram_2fn1:auto_generated.data_a[8]
data_a[9] => altsyncram_2fn1:auto_generated.data_a[9]
data_a[10] => altsyncram_2fn1:auto_generated.data_a[10]
data_a[11] => altsyncram_2fn1:auto_generated.data_a[11]
data_a[12] => altsyncram_2fn1:auto_generated.data_a[12]
data_a[13] => altsyncram_2fn1:auto_generated.data_a[13]
data_a[14] => altsyncram_2fn1:auto_generated.data_a[14]
data_a[15] => altsyncram_2fn1:auto_generated.data_a[15]
data_a[16] => altsyncram_2fn1:auto_generated.data_a[16]
data_a[17] => altsyncram_2fn1:auto_generated.data_a[17]
data_a[18] => altsyncram_2fn1:auto_generated.data_a[18]
data_a[19] => altsyncram_2fn1:auto_generated.data_a[19]
data_a[20] => altsyncram_2fn1:auto_generated.data_a[20]
data_a[21] => altsyncram_2fn1:auto_generated.data_a[21]
data_a[22] => altsyncram_2fn1:auto_generated.data_a[22]
data_a[23] => altsyncram_2fn1:auto_generated.data_a[23]
data_a[24] => altsyncram_2fn1:auto_generated.data_a[24]
data_a[25] => altsyncram_2fn1:auto_generated.data_a[25]
data_a[26] => altsyncram_2fn1:auto_generated.data_a[26]
data_a[27] => altsyncram_2fn1:auto_generated.data_a[27]
data_a[28] => altsyncram_2fn1:auto_generated.data_a[28]
data_a[29] => altsyncram_2fn1:auto_generated.data_a[29]
data_a[30] => altsyncram_2fn1:auto_generated.data_a[30]
data_a[31] => altsyncram_2fn1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_2fn1:auto_generated.address_a[0]
address_a[1] => altsyncram_2fn1:auto_generated.address_a[1]
address_a[2] => altsyncram_2fn1:auto_generated.address_a[2]
address_a[3] => altsyncram_2fn1:auto_generated.address_a[3]
address_a[4] => altsyncram_2fn1:auto_generated.address_a[4]
address_b[0] => altsyncram_2fn1:auto_generated.address_b[0]
address_b[1] => altsyncram_2fn1:auto_generated.address_b[1]
address_b[2] => altsyncram_2fn1:auto_generated.address_b[2]
address_b[3] => altsyncram_2fn1:auto_generated.address_b[3]
address_b[4] => altsyncram_2fn1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2fn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_2fn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2fn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2fn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2fn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2fn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2fn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2fn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2fn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2fn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2fn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2fn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2fn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2fn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2fn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2fn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2fn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_2fn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_2fn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_2fn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_2fn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_2fn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_2fn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_2fn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_2fn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_2fn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_2fn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_2fn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_2fn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_2fn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_2fn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_2fn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_2fn1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|MIPS_PROCESSOR:inst|REGISTER_FILE:inst8|REGFILE_COMPONENT1:inst1|altsyncram:altsyncram_component|altsyncram_2fn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
a[6] => mux2x1_1bit:mux6.a
a[7] => mux2x1_1bit:mux7.a
a[8] => mux2x1_1bit:mux8.a
a[9] => mux2x1_1bit:mux9.a
a[10] => mux2x1_1bit:mux10.a
a[11] => mux2x1_1bit:mux11.a
a[12] => mux2x1_1bit:mux12.a
a[13] => mux2x1_1bit:mux13.a
a[14] => mux2x1_1bit:mux14.a
a[15] => mux2x1_1bit:mux15.a
a[16] => mux2x1_1bit:mux16.a
a[17] => mux2x1_1bit:mux17.a
a[18] => mux2x1_1bit:mux18.a
a[19] => mux2x1_1bit:mux19.a
a[20] => mux2x1_1bit:mux20.a
a[21] => mux2x1_1bit:mux21.a
a[22] => mux2x1_1bit:mux22.a
a[23] => mux2x1_1bit:mux23.a
a[24] => mux2x1_1bit:mux24.a
a[25] => mux2x1_1bit:mux25.a
a[26] => mux2x1_1bit:mux26.a
a[27] => mux2x1_1bit:mux27.a
a[28] => mux2x1_1bit:mux28.a
a[29] => mux2x1_1bit:mux29.a
a[30] => mux2x1_1bit:mux30.a
a[31] => mux2x1_1bit:mux31.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
b[6] => mux2x1_1bit:mux6.b
b[7] => mux2x1_1bit:mux7.b
b[8] => mux2x1_1bit:mux8.b
b[9] => mux2x1_1bit:mux9.b
b[10] => mux2x1_1bit:mux10.b
b[11] => mux2x1_1bit:mux11.b
b[12] => mux2x1_1bit:mux12.b
b[13] => mux2x1_1bit:mux13.b
b[14] => mux2x1_1bit:mux14.b
b[15] => mux2x1_1bit:mux15.b
b[16] => mux2x1_1bit:mux16.b
b[17] => mux2x1_1bit:mux17.b
b[18] => mux2x1_1bit:mux18.b
b[19] => mux2x1_1bit:mux19.b
b[20] => mux2x1_1bit:mux20.b
b[21] => mux2x1_1bit:mux21.b
b[22] => mux2x1_1bit:mux22.b
b[23] => mux2x1_1bit:mux23.b
b[24] => mux2x1_1bit:mux24.b
b[25] => mux2x1_1bit:mux25.b
b[26] => mux2x1_1bit:mux26.b
b[27] => mux2x1_1bit:mux27.b
b[28] => mux2x1_1bit:mux28.b
b[29] => mux2x1_1bit:mux29.b
b[30] => mux2x1_1bit:mux30.b
b[31] => mux2x1_1bit:mux31.b
s => mux2x1_1bit:mux31.s
s => mux2x1_1bit:mux30.s
s => mux2x1_1bit:mux29.s
s => mux2x1_1bit:mux28.s
s => mux2x1_1bit:mux27.s
s => mux2x1_1bit:mux26.s
s => mux2x1_1bit:mux25.s
s => mux2x1_1bit:mux24.s
s => mux2x1_1bit:mux23.s
s => mux2x1_1bit:mux22.s
s => mux2x1_1bit:mux21.s
s => mux2x1_1bit:mux20.s
s => mux2x1_1bit:mux19.s
s => mux2x1_1bit:mux18.s
s => mux2x1_1bit:mux17.s
s => mux2x1_1bit:mux16.s
s => mux2x1_1bit:mux15.s
s => mux2x1_1bit:mux14.s
s => mux2x1_1bit:mux13.s
s => mux2x1_1bit:mux12.s
s => mux2x1_1bit:mux11.s
s => mux2x1_1bit:mux10.s
s => mux2x1_1bit:mux9.s
s => mux2x1_1bit:mux8.s
s => mux2x1_1bit:mux7.s
s => mux2x1_1bit:mux6.s
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m
m[6] <= mux2x1_1bit:mux6.m
m[7] <= mux2x1_1bit:mux7.m
m[8] <= mux2x1_1bit:mux8.m
m[9] <= mux2x1_1bit:mux9.m
m[10] <= mux2x1_1bit:mux10.m
m[11] <= mux2x1_1bit:mux11.m
m[12] <= mux2x1_1bit:mux12.m
m[13] <= mux2x1_1bit:mux13.m
m[14] <= mux2x1_1bit:mux14.m
m[15] <= mux2x1_1bit:mux15.m
m[16] <= mux2x1_1bit:mux16.m
m[17] <= mux2x1_1bit:mux17.m
m[18] <= mux2x1_1bit:mux18.m
m[19] <= mux2x1_1bit:mux19.m
m[20] <= mux2x1_1bit:mux20.m
m[21] <= mux2x1_1bit:mux21.m
m[22] <= mux2x1_1bit:mux22.m
m[23] <= mux2x1_1bit:mux23.m
m[24] <= mux2x1_1bit:mux24.m
m[25] <= mux2x1_1bit:mux25.m
m[26] <= mux2x1_1bit:mux26.m
m[27] <= mux2x1_1bit:mux27.m
m[28] <= mux2x1_1bit:mux28.m
m[29] <= mux2x1_1bit:mux29.m
m[30] <= mux2x1_1bit:mux30.m
m[31] <= mux2x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux31
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux30
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux29
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux28
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux27
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux26
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux25
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux24
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux23
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux22
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux21
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux20
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux19
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux18
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux17
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux16
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux15
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux14
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux13
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux12
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux11
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux10
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux9
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux8
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux7
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux6
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst6|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ADDER32BITS_B:inst9
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|lpm_constant0:inst2
result[0] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[0]
result[1] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[1]
result[2] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[2]
result[3] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[3]
result[4] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[4]
result[5] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[5]
result[6] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[6]
result[7] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[7]
result[8] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[8]
result[9] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[9]
result[10] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[10]
result[11] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[11]
result[12] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[12]
result[13] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[13]
result[14] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[14]
result[15] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[15]
result[16] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[16]
result[17] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[17]
result[18] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[18]
result[19] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[19]
result[20] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[20]
result[21] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[21]
result[22] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[22]
result[23] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[23]
result[24] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[24]
result[25] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[25]
result[26] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[26]
result[27] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[27]
result[28] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[28]
result[29] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[29]
result[30] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[30]
result[31] <= lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component.result[31]


|TOP|MIPS_PROCESSOR:inst|lpm_constant0:inst2|lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|TOP|MIPS_PROCESSOR:inst|ADDER32BITS_B:inst3
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|shl2:ShiftLeft2
i[0] => o[2].DATAIN
i[1] => o[3].DATAIN
i[2] => o[4].DATAIN
i[3] => o[5].DATAIN
i[4] => o[6].DATAIN
i[5] => o[7].DATAIN
i[6] => o[8].DATAIN
i[7] => o[9].DATAIN
i[8] => o[10].DATAIN
i[9] => o[11].DATAIN
i[10] => o[12].DATAIN
i[11] => o[13].DATAIN
i[12] => o[14].DATAIN
i[13] => o[15].DATAIN
i[14] => o[16].DATAIN
i[15] => o[17].DATAIN
i[16] => o[18].DATAIN
i[17] => o[19].DATAIN
i[18] => o[20].DATAIN
i[19] => o[21].DATAIN
i[20] => o[22].DATAIN
i[21] => o[23].DATAIN
i[22] => o[24].DATAIN
i[23] => o[25].DATAIN
i[24] => o[26].DATAIN
i[25] => o[27].DATAIN
i[26] => o[28].DATAIN
i[27] => o[29].DATAIN
i[28] => o[30].DATAIN
i[29] => o[31].DATAIN
i[30] => ~NO_FANOUT~
i[31] => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= i[0].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= i[1].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= i[2].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= i[3].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= i[4].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= i[5].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= i[6].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= i[7].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= i[8].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= i[9].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= i[10].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= i[11].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= i[12].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= i[13].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= i[14].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= i[15].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= i[16].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= i[17].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= i[18].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= i[19].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= i[20].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= i[21].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= i[22].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= i[23].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= i[24].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= i[25].DB_MAX_OUTPUT_PORT_TYPE
o[28] <= i[26].DB_MAX_OUTPUT_PORT_TYPE
o[29] <= i[27].DB_MAX_OUTPUT_PORT_TYPE
o[30] <= i[28].DB_MAX_OUTPUT_PORT_TYPE
o[31] <= i[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|shl2extend:ShiftLeftAndExtend2
i[0] => o[2].DATAIN
i[1] => o[3].DATAIN
i[2] => o[4].DATAIN
i[3] => o[5].DATAIN
i[4] => o[6].DATAIN
i[5] => o[7].DATAIN
i[6] => o[8].DATAIN
i[7] => o[9].DATAIN
i[8] => o[10].DATAIN
i[9] => o[11].DATAIN
i[10] => o[12].DATAIN
i[11] => o[13].DATAIN
i[12] => o[14].DATAIN
i[13] => o[15].DATAIN
i[14] => o[16].DATAIN
i[15] => o[17].DATAIN
i[16] => o[18].DATAIN
i[17] => o[19].DATAIN
i[18] => o[20].DATAIN
i[19] => o[21].DATAIN
i[20] => o[22].DATAIN
i[21] => o[23].DATAIN
i[22] => o[24].DATAIN
i[23] => o[25].DATAIN
i[24] => o[26].DATAIN
i[25] => o[27].DATAIN
o[0] <= <GND>
o[1] <= <GND>
o[2] <= i[0].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= i[1].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= i[2].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= i[3].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= i[4].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= i[5].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= i[6].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= i[7].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= i[8].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= i[9].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= i[10].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= i[11].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= i[12].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= i[13].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= i[14].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= i[15].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= i[16].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= i[17].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= i[18].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= i[19].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= i[20].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= i[21].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= i[22].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= i[23].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= i[24].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= i[25].DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|signextend:inst1
i[0] => o[0].DATAIN
i[1] => o[1].DATAIN
i[2] => o[2].DATAIN
i[3] => o[3].DATAIN
i[4] => o[4].DATAIN
i[5] => o[5].DATAIN
i[6] => o[6].DATAIN
i[7] => o[7].DATAIN
i[8] => o[8].DATAIN
i[9] => o[9].DATAIN
i[10] => o[10].DATAIN
i[11] => o[11].DATAIN
i[12] => o[12].DATAIN
i[13] => o[13].DATAIN
i[14] => o[14].DATAIN
i[15] => o[15].DATAIN
o[0] <= i[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= i[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= i[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= i[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= i[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= i[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= i[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= i[7].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= i[8].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= i[9].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= i[10].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= i[11].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= i[12].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= i[13].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= i[14].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= i[15].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst
a[0] => and2_32bit:and_unit.a[0]
a[0] => or2_32bit:or_unit.a[0]
a[0] => ADDER32BITS_B:adder.a[0]
a[1] => and2_32bit:and_unit.a[1]
a[1] => or2_32bit:or_unit.a[1]
a[1] => ADDER32BITS_B:adder.a[1]
a[2] => and2_32bit:and_unit.a[2]
a[2] => or2_32bit:or_unit.a[2]
a[2] => ADDER32BITS_B:adder.a[2]
a[3] => and2_32bit:and_unit.a[3]
a[3] => or2_32bit:or_unit.a[3]
a[3] => ADDER32BITS_B:adder.a[3]
a[4] => and2_32bit:and_unit.a[4]
a[4] => or2_32bit:or_unit.a[4]
a[4] => ADDER32BITS_B:adder.a[4]
a[5] => and2_32bit:and_unit.a[5]
a[5] => or2_32bit:or_unit.a[5]
a[5] => ADDER32BITS_B:adder.a[5]
a[6] => and2_32bit:and_unit.a[6]
a[6] => or2_32bit:or_unit.a[6]
a[6] => ADDER32BITS_B:adder.a[6]
a[7] => and2_32bit:and_unit.a[7]
a[7] => or2_32bit:or_unit.a[7]
a[7] => ADDER32BITS_B:adder.a[7]
a[8] => and2_32bit:and_unit.a[8]
a[8] => or2_32bit:or_unit.a[8]
a[8] => ADDER32BITS_B:adder.a[8]
a[9] => and2_32bit:and_unit.a[9]
a[9] => or2_32bit:or_unit.a[9]
a[9] => ADDER32BITS_B:adder.a[9]
a[10] => and2_32bit:and_unit.a[10]
a[10] => or2_32bit:or_unit.a[10]
a[10] => ADDER32BITS_B:adder.a[10]
a[11] => and2_32bit:and_unit.a[11]
a[11] => or2_32bit:or_unit.a[11]
a[11] => ADDER32BITS_B:adder.a[11]
a[12] => and2_32bit:and_unit.a[12]
a[12] => or2_32bit:or_unit.a[12]
a[12] => ADDER32BITS_B:adder.a[12]
a[13] => and2_32bit:and_unit.a[13]
a[13] => or2_32bit:or_unit.a[13]
a[13] => ADDER32BITS_B:adder.a[13]
a[14] => and2_32bit:and_unit.a[14]
a[14] => or2_32bit:or_unit.a[14]
a[14] => ADDER32BITS_B:adder.a[14]
a[15] => and2_32bit:and_unit.a[15]
a[15] => or2_32bit:or_unit.a[15]
a[15] => ADDER32BITS_B:adder.a[15]
a[16] => and2_32bit:and_unit.a[16]
a[16] => or2_32bit:or_unit.a[16]
a[16] => ADDER32BITS_B:adder.a[16]
a[17] => and2_32bit:and_unit.a[17]
a[17] => or2_32bit:or_unit.a[17]
a[17] => ADDER32BITS_B:adder.a[17]
a[18] => and2_32bit:and_unit.a[18]
a[18] => or2_32bit:or_unit.a[18]
a[18] => ADDER32BITS_B:adder.a[18]
a[19] => and2_32bit:and_unit.a[19]
a[19] => or2_32bit:or_unit.a[19]
a[19] => ADDER32BITS_B:adder.a[19]
a[20] => and2_32bit:and_unit.a[20]
a[20] => or2_32bit:or_unit.a[20]
a[20] => ADDER32BITS_B:adder.a[20]
a[21] => and2_32bit:and_unit.a[21]
a[21] => or2_32bit:or_unit.a[21]
a[21] => ADDER32BITS_B:adder.a[21]
a[22] => and2_32bit:and_unit.a[22]
a[22] => or2_32bit:or_unit.a[22]
a[22] => ADDER32BITS_B:adder.a[22]
a[23] => and2_32bit:and_unit.a[23]
a[23] => or2_32bit:or_unit.a[23]
a[23] => ADDER32BITS_B:adder.a[23]
a[24] => and2_32bit:and_unit.a[24]
a[24] => or2_32bit:or_unit.a[24]
a[24] => ADDER32BITS_B:adder.a[24]
a[25] => and2_32bit:and_unit.a[25]
a[25] => or2_32bit:or_unit.a[25]
a[25] => ADDER32BITS_B:adder.a[25]
a[26] => and2_32bit:and_unit.a[26]
a[26] => or2_32bit:or_unit.a[26]
a[26] => ADDER32BITS_B:adder.a[26]
a[27] => and2_32bit:and_unit.a[27]
a[27] => or2_32bit:or_unit.a[27]
a[27] => ADDER32BITS_B:adder.a[27]
a[28] => and2_32bit:and_unit.a[28]
a[28] => or2_32bit:or_unit.a[28]
a[28] => ADDER32BITS_B:adder.a[28]
a[29] => and2_32bit:and_unit.a[29]
a[29] => or2_32bit:or_unit.a[29]
a[29] => ADDER32BITS_B:adder.a[29]
a[30] => and2_32bit:and_unit.a[30]
a[30] => or2_32bit:or_unit.a[30]
a[30] => ADDER32BITS_B:adder.a[30]
a[31] => and2_32bit:and_unit.a[31]
a[31] => or2_32bit:or_unit.a[31]
a[31] => ADDER32BITS_B:adder.a[31]
b[0] => and2_32bit:and_unit.b[0]
b[0] => or2_32bit:or_unit.b[0]
b[0] => not_32bit:not_unit.a[0]
b[0] => mux2x1_32bit:b_mux.a[0]
b[1] => and2_32bit:and_unit.b[1]
b[1] => or2_32bit:or_unit.b[1]
b[1] => not_32bit:not_unit.a[1]
b[1] => mux2x1_32bit:b_mux.a[1]
b[2] => and2_32bit:and_unit.b[2]
b[2] => or2_32bit:or_unit.b[2]
b[2] => not_32bit:not_unit.a[2]
b[2] => mux2x1_32bit:b_mux.a[2]
b[3] => and2_32bit:and_unit.b[3]
b[3] => or2_32bit:or_unit.b[3]
b[3] => not_32bit:not_unit.a[3]
b[3] => mux2x1_32bit:b_mux.a[3]
b[4] => and2_32bit:and_unit.b[4]
b[4] => or2_32bit:or_unit.b[4]
b[4] => not_32bit:not_unit.a[4]
b[4] => mux2x1_32bit:b_mux.a[4]
b[5] => and2_32bit:and_unit.b[5]
b[5] => or2_32bit:or_unit.b[5]
b[5] => not_32bit:not_unit.a[5]
b[5] => mux2x1_32bit:b_mux.a[5]
b[6] => and2_32bit:and_unit.b[6]
b[6] => or2_32bit:or_unit.b[6]
b[6] => not_32bit:not_unit.a[6]
b[6] => mux2x1_32bit:b_mux.a[6]
b[7] => and2_32bit:and_unit.b[7]
b[7] => or2_32bit:or_unit.b[7]
b[7] => not_32bit:not_unit.a[7]
b[7] => mux2x1_32bit:b_mux.a[7]
b[8] => and2_32bit:and_unit.b[8]
b[8] => or2_32bit:or_unit.b[8]
b[8] => not_32bit:not_unit.a[8]
b[8] => mux2x1_32bit:b_mux.a[8]
b[9] => and2_32bit:and_unit.b[9]
b[9] => or2_32bit:or_unit.b[9]
b[9] => not_32bit:not_unit.a[9]
b[9] => mux2x1_32bit:b_mux.a[9]
b[10] => and2_32bit:and_unit.b[10]
b[10] => or2_32bit:or_unit.b[10]
b[10] => not_32bit:not_unit.a[10]
b[10] => mux2x1_32bit:b_mux.a[10]
b[11] => and2_32bit:and_unit.b[11]
b[11] => or2_32bit:or_unit.b[11]
b[11] => not_32bit:not_unit.a[11]
b[11] => mux2x1_32bit:b_mux.a[11]
b[12] => and2_32bit:and_unit.b[12]
b[12] => or2_32bit:or_unit.b[12]
b[12] => not_32bit:not_unit.a[12]
b[12] => mux2x1_32bit:b_mux.a[12]
b[13] => and2_32bit:and_unit.b[13]
b[13] => or2_32bit:or_unit.b[13]
b[13] => not_32bit:not_unit.a[13]
b[13] => mux2x1_32bit:b_mux.a[13]
b[14] => and2_32bit:and_unit.b[14]
b[14] => or2_32bit:or_unit.b[14]
b[14] => not_32bit:not_unit.a[14]
b[14] => mux2x1_32bit:b_mux.a[14]
b[15] => and2_32bit:and_unit.b[15]
b[15] => or2_32bit:or_unit.b[15]
b[15] => not_32bit:not_unit.a[15]
b[15] => mux2x1_32bit:b_mux.a[15]
b[16] => and2_32bit:and_unit.b[16]
b[16] => or2_32bit:or_unit.b[16]
b[16] => not_32bit:not_unit.a[16]
b[16] => mux2x1_32bit:b_mux.a[16]
b[17] => and2_32bit:and_unit.b[17]
b[17] => or2_32bit:or_unit.b[17]
b[17] => not_32bit:not_unit.a[17]
b[17] => mux2x1_32bit:b_mux.a[17]
b[18] => and2_32bit:and_unit.b[18]
b[18] => or2_32bit:or_unit.b[18]
b[18] => not_32bit:not_unit.a[18]
b[18] => mux2x1_32bit:b_mux.a[18]
b[19] => and2_32bit:and_unit.b[19]
b[19] => or2_32bit:or_unit.b[19]
b[19] => not_32bit:not_unit.a[19]
b[19] => mux2x1_32bit:b_mux.a[19]
b[20] => and2_32bit:and_unit.b[20]
b[20] => or2_32bit:or_unit.b[20]
b[20] => not_32bit:not_unit.a[20]
b[20] => mux2x1_32bit:b_mux.a[20]
b[21] => and2_32bit:and_unit.b[21]
b[21] => or2_32bit:or_unit.b[21]
b[21] => not_32bit:not_unit.a[21]
b[21] => mux2x1_32bit:b_mux.a[21]
b[22] => and2_32bit:and_unit.b[22]
b[22] => or2_32bit:or_unit.b[22]
b[22] => not_32bit:not_unit.a[22]
b[22] => mux2x1_32bit:b_mux.a[22]
b[23] => and2_32bit:and_unit.b[23]
b[23] => or2_32bit:or_unit.b[23]
b[23] => not_32bit:not_unit.a[23]
b[23] => mux2x1_32bit:b_mux.a[23]
b[24] => and2_32bit:and_unit.b[24]
b[24] => or2_32bit:or_unit.b[24]
b[24] => not_32bit:not_unit.a[24]
b[24] => mux2x1_32bit:b_mux.a[24]
b[25] => and2_32bit:and_unit.b[25]
b[25] => or2_32bit:or_unit.b[25]
b[25] => not_32bit:not_unit.a[25]
b[25] => mux2x1_32bit:b_mux.a[25]
b[26] => and2_32bit:and_unit.b[26]
b[26] => or2_32bit:or_unit.b[26]
b[26] => not_32bit:not_unit.a[26]
b[26] => mux2x1_32bit:b_mux.a[26]
b[27] => and2_32bit:and_unit.b[27]
b[27] => or2_32bit:or_unit.b[27]
b[27] => not_32bit:not_unit.a[27]
b[27] => mux2x1_32bit:b_mux.a[27]
b[28] => and2_32bit:and_unit.b[28]
b[28] => or2_32bit:or_unit.b[28]
b[28] => not_32bit:not_unit.a[28]
b[28] => mux2x1_32bit:b_mux.a[28]
b[29] => and2_32bit:and_unit.b[29]
b[29] => or2_32bit:or_unit.b[29]
b[29] => not_32bit:not_unit.a[29]
b[29] => mux2x1_32bit:b_mux.a[29]
b[30] => and2_32bit:and_unit.b[30]
b[30] => or2_32bit:or_unit.b[30]
b[30] => not_32bit:not_unit.a[30]
b[30] => mux2x1_32bit:b_mux.a[30]
b[31] => and2_32bit:and_unit.b[31]
b[31] => or2_32bit:or_unit.b[31]
b[31] => not_32bit:not_unit.a[31]
b[31] => mux2x1_32bit:b_mux.a[31]
op[0] => mux4x1_32bit:mux.s[0]
op[1] => mux4x1_32bit:mux.s[1]
op[2] => mux2x1_32bit:b_mux.s
op[2] => mux2x1_32bit:inc_mux.s
result[0] <= mux4x1_32bit:mux.m[0]
result[1] <= mux4x1_32bit:mux.m[1]
result[2] <= mux4x1_32bit:mux.m[2]
result[3] <= mux4x1_32bit:mux.m[3]
result[4] <= mux4x1_32bit:mux.m[4]
result[5] <= mux4x1_32bit:mux.m[5]
result[6] <= mux4x1_32bit:mux.m[6]
result[7] <= mux4x1_32bit:mux.m[7]
result[8] <= mux4x1_32bit:mux.m[8]
result[9] <= mux4x1_32bit:mux.m[9]
result[10] <= mux4x1_32bit:mux.m[10]
result[11] <= mux4x1_32bit:mux.m[11]
result[12] <= mux4x1_32bit:mux.m[12]
result[13] <= mux4x1_32bit:mux.m[13]
result[14] <= mux4x1_32bit:mux.m[14]
result[15] <= mux4x1_32bit:mux.m[15]
result[16] <= mux4x1_32bit:mux.m[16]
result[17] <= mux4x1_32bit:mux.m[17]
result[18] <= mux4x1_32bit:mux.m[18]
result[19] <= mux4x1_32bit:mux.m[19]
result[20] <= mux4x1_32bit:mux.m[20]
result[21] <= mux4x1_32bit:mux.m[21]
result[22] <= mux4x1_32bit:mux.m[22]
result[23] <= mux4x1_32bit:mux.m[23]
result[24] <= mux4x1_32bit:mux.m[24]
result[25] <= mux4x1_32bit:mux.m[25]
result[26] <= mux4x1_32bit:mux.m[26]
result[27] <= mux4x1_32bit:mux.m[27]
result[28] <= mux4x1_32bit:mux.m[28]
result[29] <= mux4x1_32bit:mux.m[29]
result[30] <= mux4x1_32bit:mux.m[30]
result[31] <= mux4x1_32bit:mux.m[31]
zero <= zerocomp32:zerocomp.zero
cout <= <GND>


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|and2_32bit:and_unit
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
a[16] => o.IN0
a[17] => o.IN0
a[18] => o.IN0
a[19] => o.IN0
a[20] => o.IN0
a[21] => o.IN0
a[22] => o.IN0
a[23] => o.IN0
a[24] => o.IN0
a[25] => o.IN0
a[26] => o.IN0
a[27] => o.IN0
a[28] => o.IN0
a[29] => o.IN0
a[30] => o.IN0
a[31] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
b[16] => o.IN1
b[17] => o.IN1
b[18] => o.IN1
b[19] => o.IN1
b[20] => o.IN1
b[21] => o.IN1
b[22] => o.IN1
b[23] => o.IN1
b[24] => o.IN1
b[25] => o.IN1
b[26] => o.IN1
b[27] => o.IN1
b[28] => o.IN1
b[29] => o.IN1
b[30] => o.IN1
b[31] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|or2_32bit:or_unit
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
a[16] => o.IN0
a[17] => o.IN0
a[18] => o.IN0
a[19] => o.IN0
a[20] => o.IN0
a[21] => o.IN0
a[22] => o.IN0
a[23] => o.IN0
a[24] => o.IN0
a[25] => o.IN0
a[26] => o.IN0
a[27] => o.IN0
a[28] => o.IN0
a[29] => o.IN0
a[30] => o.IN0
a[31] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
b[16] => o.IN1
b[17] => o.IN1
b[18] => o.IN1
b[19] => o.IN1
b[20] => o.IN1
b[21] => o.IN1
b[22] => o.IN1
b[23] => o.IN1
b[24] => o.IN1
b[25] => o.IN1
b[26] => o.IN1
b[27] => o.IN1
b[28] => o.IN1
b[29] => o.IN1
b[30] => o.IN1
b[31] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|not_32bit:not_unit
a[0] => o[0].DATAIN
a[1] => o[1].DATAIN
a[2] => o[2].DATAIN
a[3] => o[3].DATAIN
a[4] => o[4].DATAIN
a[5] => o[5].DATAIN
a[6] => o[6].DATAIN
a[7] => o[7].DATAIN
a[8] => o[8].DATAIN
a[9] => o[9].DATAIN
a[10] => o[10].DATAIN
a[11] => o[11].DATAIN
a[12] => o[12].DATAIN
a[13] => o[13].DATAIN
a[14] => o[14].DATAIN
a[15] => o[15].DATAIN
a[16] => o[16].DATAIN
a[17] => o[17].DATAIN
a[18] => o[18].DATAIN
a[19] => o[19].DATAIN
a[20] => o[20].DATAIN
a[21] => o[21].DATAIN
a[22] => o[22].DATAIN
a[23] => o[23].DATAIN
a[24] => o[24].DATAIN
a[25] => o[25].DATAIN
a[26] => o[26].DATAIN
a[27] => o[27].DATAIN
a[28] => o[28].DATAIN
a[29] => o[29].DATAIN
a[30] => o[30].DATAIN
a[31] => o[31].DATAIN
o[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
o[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
o[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
o[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
o[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
a[6] => mux2x1_1bit:mux6.a
a[7] => mux2x1_1bit:mux7.a
a[8] => mux2x1_1bit:mux8.a
a[9] => mux2x1_1bit:mux9.a
a[10] => mux2x1_1bit:mux10.a
a[11] => mux2x1_1bit:mux11.a
a[12] => mux2x1_1bit:mux12.a
a[13] => mux2x1_1bit:mux13.a
a[14] => mux2x1_1bit:mux14.a
a[15] => mux2x1_1bit:mux15.a
a[16] => mux2x1_1bit:mux16.a
a[17] => mux2x1_1bit:mux17.a
a[18] => mux2x1_1bit:mux18.a
a[19] => mux2x1_1bit:mux19.a
a[20] => mux2x1_1bit:mux20.a
a[21] => mux2x1_1bit:mux21.a
a[22] => mux2x1_1bit:mux22.a
a[23] => mux2x1_1bit:mux23.a
a[24] => mux2x1_1bit:mux24.a
a[25] => mux2x1_1bit:mux25.a
a[26] => mux2x1_1bit:mux26.a
a[27] => mux2x1_1bit:mux27.a
a[28] => mux2x1_1bit:mux28.a
a[29] => mux2x1_1bit:mux29.a
a[30] => mux2x1_1bit:mux30.a
a[31] => mux2x1_1bit:mux31.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
b[6] => mux2x1_1bit:mux6.b
b[7] => mux2x1_1bit:mux7.b
b[8] => mux2x1_1bit:mux8.b
b[9] => mux2x1_1bit:mux9.b
b[10] => mux2x1_1bit:mux10.b
b[11] => mux2x1_1bit:mux11.b
b[12] => mux2x1_1bit:mux12.b
b[13] => mux2x1_1bit:mux13.b
b[14] => mux2x1_1bit:mux14.b
b[15] => mux2x1_1bit:mux15.b
b[16] => mux2x1_1bit:mux16.b
b[17] => mux2x1_1bit:mux17.b
b[18] => mux2x1_1bit:mux18.b
b[19] => mux2x1_1bit:mux19.b
b[20] => mux2x1_1bit:mux20.b
b[21] => mux2x1_1bit:mux21.b
b[22] => mux2x1_1bit:mux22.b
b[23] => mux2x1_1bit:mux23.b
b[24] => mux2x1_1bit:mux24.b
b[25] => mux2x1_1bit:mux25.b
b[26] => mux2x1_1bit:mux26.b
b[27] => mux2x1_1bit:mux27.b
b[28] => mux2x1_1bit:mux28.b
b[29] => mux2x1_1bit:mux29.b
b[30] => mux2x1_1bit:mux30.b
b[31] => mux2x1_1bit:mux31.b
s => mux2x1_1bit:mux31.s
s => mux2x1_1bit:mux30.s
s => mux2x1_1bit:mux29.s
s => mux2x1_1bit:mux28.s
s => mux2x1_1bit:mux27.s
s => mux2x1_1bit:mux26.s
s => mux2x1_1bit:mux25.s
s => mux2x1_1bit:mux24.s
s => mux2x1_1bit:mux23.s
s => mux2x1_1bit:mux22.s
s => mux2x1_1bit:mux21.s
s => mux2x1_1bit:mux20.s
s => mux2x1_1bit:mux19.s
s => mux2x1_1bit:mux18.s
s => mux2x1_1bit:mux17.s
s => mux2x1_1bit:mux16.s
s => mux2x1_1bit:mux15.s
s => mux2x1_1bit:mux14.s
s => mux2x1_1bit:mux13.s
s => mux2x1_1bit:mux12.s
s => mux2x1_1bit:mux11.s
s => mux2x1_1bit:mux10.s
s => mux2x1_1bit:mux9.s
s => mux2x1_1bit:mux8.s
s => mux2x1_1bit:mux7.s
s => mux2x1_1bit:mux6.s
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m
m[6] <= mux2x1_1bit:mux6.m
m[7] <= mux2x1_1bit:mux7.m
m[8] <= mux2x1_1bit:mux8.m
m[9] <= mux2x1_1bit:mux9.m
m[10] <= mux2x1_1bit:mux10.m
m[11] <= mux2x1_1bit:mux11.m
m[12] <= mux2x1_1bit:mux12.m
m[13] <= mux2x1_1bit:mux13.m
m[14] <= mux2x1_1bit:mux14.m
m[15] <= mux2x1_1bit:mux15.m
m[16] <= mux2x1_1bit:mux16.m
m[17] <= mux2x1_1bit:mux17.m
m[18] <= mux2x1_1bit:mux18.m
m[19] <= mux2x1_1bit:mux19.m
m[20] <= mux2x1_1bit:mux20.m
m[21] <= mux2x1_1bit:mux21.m
m[22] <= mux2x1_1bit:mux22.m
m[23] <= mux2x1_1bit:mux23.m
m[24] <= mux2x1_1bit:mux24.m
m[25] <= mux2x1_1bit:mux25.m
m[26] <= mux2x1_1bit:mux26.m
m[27] <= mux2x1_1bit:mux27.m
m[28] <= mux2x1_1bit:mux28.m
m[29] <= mux2x1_1bit:mux29.m
m[30] <= mux2x1_1bit:mux30.m
m[31] <= mux2x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux31
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux30
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux29
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux28
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux27
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux26
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux25
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux24
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux23
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux22
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux21
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux20
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux19
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux18
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux17
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux16
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux15
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux14
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux13
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux12
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux11
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux10
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux9
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux8
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux7
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux6
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:b_mux|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|ADDER32BITS_B:adder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|ADDER32BITS_B:incrementor
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
a[6] => mux2x1_1bit:mux6.a
a[7] => mux2x1_1bit:mux7.a
a[8] => mux2x1_1bit:mux8.a
a[9] => mux2x1_1bit:mux9.a
a[10] => mux2x1_1bit:mux10.a
a[11] => mux2x1_1bit:mux11.a
a[12] => mux2x1_1bit:mux12.a
a[13] => mux2x1_1bit:mux13.a
a[14] => mux2x1_1bit:mux14.a
a[15] => mux2x1_1bit:mux15.a
a[16] => mux2x1_1bit:mux16.a
a[17] => mux2x1_1bit:mux17.a
a[18] => mux2x1_1bit:mux18.a
a[19] => mux2x1_1bit:mux19.a
a[20] => mux2x1_1bit:mux20.a
a[21] => mux2x1_1bit:mux21.a
a[22] => mux2x1_1bit:mux22.a
a[23] => mux2x1_1bit:mux23.a
a[24] => mux2x1_1bit:mux24.a
a[25] => mux2x1_1bit:mux25.a
a[26] => mux2x1_1bit:mux26.a
a[27] => mux2x1_1bit:mux27.a
a[28] => mux2x1_1bit:mux28.a
a[29] => mux2x1_1bit:mux29.a
a[30] => mux2x1_1bit:mux30.a
a[31] => mux2x1_1bit:mux31.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
b[6] => mux2x1_1bit:mux6.b
b[7] => mux2x1_1bit:mux7.b
b[8] => mux2x1_1bit:mux8.b
b[9] => mux2x1_1bit:mux9.b
b[10] => mux2x1_1bit:mux10.b
b[11] => mux2x1_1bit:mux11.b
b[12] => mux2x1_1bit:mux12.b
b[13] => mux2x1_1bit:mux13.b
b[14] => mux2x1_1bit:mux14.b
b[15] => mux2x1_1bit:mux15.b
b[16] => mux2x1_1bit:mux16.b
b[17] => mux2x1_1bit:mux17.b
b[18] => mux2x1_1bit:mux18.b
b[19] => mux2x1_1bit:mux19.b
b[20] => mux2x1_1bit:mux20.b
b[21] => mux2x1_1bit:mux21.b
b[22] => mux2x1_1bit:mux22.b
b[23] => mux2x1_1bit:mux23.b
b[24] => mux2x1_1bit:mux24.b
b[25] => mux2x1_1bit:mux25.b
b[26] => mux2x1_1bit:mux26.b
b[27] => mux2x1_1bit:mux27.b
b[28] => mux2x1_1bit:mux28.b
b[29] => mux2x1_1bit:mux29.b
b[30] => mux2x1_1bit:mux30.b
b[31] => mux2x1_1bit:mux31.b
s => mux2x1_1bit:mux31.s
s => mux2x1_1bit:mux30.s
s => mux2x1_1bit:mux29.s
s => mux2x1_1bit:mux28.s
s => mux2x1_1bit:mux27.s
s => mux2x1_1bit:mux26.s
s => mux2x1_1bit:mux25.s
s => mux2x1_1bit:mux24.s
s => mux2x1_1bit:mux23.s
s => mux2x1_1bit:mux22.s
s => mux2x1_1bit:mux21.s
s => mux2x1_1bit:mux20.s
s => mux2x1_1bit:mux19.s
s => mux2x1_1bit:mux18.s
s => mux2x1_1bit:mux17.s
s => mux2x1_1bit:mux16.s
s => mux2x1_1bit:mux15.s
s => mux2x1_1bit:mux14.s
s => mux2x1_1bit:mux13.s
s => mux2x1_1bit:mux12.s
s => mux2x1_1bit:mux11.s
s => mux2x1_1bit:mux10.s
s => mux2x1_1bit:mux9.s
s => mux2x1_1bit:mux8.s
s => mux2x1_1bit:mux7.s
s => mux2x1_1bit:mux6.s
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m
m[6] <= mux2x1_1bit:mux6.m
m[7] <= mux2x1_1bit:mux7.m
m[8] <= mux2x1_1bit:mux8.m
m[9] <= mux2x1_1bit:mux9.m
m[10] <= mux2x1_1bit:mux10.m
m[11] <= mux2x1_1bit:mux11.m
m[12] <= mux2x1_1bit:mux12.m
m[13] <= mux2x1_1bit:mux13.m
m[14] <= mux2x1_1bit:mux14.m
m[15] <= mux2x1_1bit:mux15.m
m[16] <= mux2x1_1bit:mux16.m
m[17] <= mux2x1_1bit:mux17.m
m[18] <= mux2x1_1bit:mux18.m
m[19] <= mux2x1_1bit:mux19.m
m[20] <= mux2x1_1bit:mux20.m
m[21] <= mux2x1_1bit:mux21.m
m[22] <= mux2x1_1bit:mux22.m
m[23] <= mux2x1_1bit:mux23.m
m[24] <= mux2x1_1bit:mux24.m
m[25] <= mux2x1_1bit:mux25.m
m[26] <= mux2x1_1bit:mux26.m
m[27] <= mux2x1_1bit:mux27.m
m[28] <= mux2x1_1bit:mux28.m
m[29] <= mux2x1_1bit:mux29.m
m[30] <= mux2x1_1bit:mux30.m
m[31] <= mux2x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux31
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux30
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux29
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux28
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux27
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux26
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux25
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux24
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux23
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux22
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux21
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux20
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux19
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux18
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux17
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux16
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux15
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux14
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux13
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux12
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux11
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux10
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux9
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux8
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux7
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux6
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux2x1_32bit:inc_mux|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|zerocomp32:zerocomp
a[0] => zero.IN1
a[1] => zero.IN1
a[2] => zero.IN1
a[3] => zero.IN1
a[4] => zero.IN1
a[5] => zero.IN1
a[6] => zero.IN1
a[7] => zero.IN1
a[8] => zero.IN1
a[9] => zero.IN1
a[10] => zero.IN1
a[11] => zero.IN1
a[12] => zero.IN1
a[13] => zero.IN1
a[14] => zero.IN1
a[15] => zero.IN1
a[16] => zero.IN1
a[17] => zero.IN1
a[18] => zero.IN1
a[19] => zero.IN1
a[20] => zero.IN1
a[21] => zero.IN1
a[22] => zero.IN1
a[23] => zero.IN1
a[24] => zero.IN1
a[25] => zero.IN1
a[26] => zero.IN1
a[27] => zero.IN1
a[28] => zero.IN1
a[29] => zero.IN1
a[30] => zero.IN0
a[31] => zero.IN1
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux
a[0] => mux4x1_1bit:mux0.a
a[1] => mux4x1_1bit:mux1.a
a[2] => mux4x1_1bit:mux2.a
a[3] => mux4x1_1bit:mux3.a
a[4] => mux4x1_1bit:mux4.a
a[5] => mux4x1_1bit:mux5.a
a[6] => mux4x1_1bit:mux6.a
a[7] => mux4x1_1bit:mux7.a
a[8] => mux4x1_1bit:mux8.a
a[9] => mux4x1_1bit:mux9.a
a[10] => mux4x1_1bit:mux10.a
a[11] => mux4x1_1bit:mux11.a
a[12] => mux4x1_1bit:mux12.a
a[13] => mux4x1_1bit:mux13.a
a[14] => mux4x1_1bit:mux14.a
a[15] => mux4x1_1bit:mux15.a
a[16] => mux4x1_1bit:mux16.a
a[17] => mux4x1_1bit:mux17.a
a[18] => mux4x1_1bit:mux18.a
a[19] => mux4x1_1bit:mux19.a
a[20] => mux4x1_1bit:mux20.a
a[21] => mux4x1_1bit:mux21.a
a[22] => mux4x1_1bit:mux22.a
a[23] => mux4x1_1bit:mux23.a
a[24] => mux4x1_1bit:mux24.a
a[25] => mux4x1_1bit:mux25.a
a[26] => mux4x1_1bit:mux26.a
a[27] => mux4x1_1bit:mux27.a
a[28] => mux4x1_1bit:mux28.a
a[29] => mux4x1_1bit:mux29.a
a[30] => mux4x1_1bit:mux30.a
a[31] => mux4x1_1bit:mux31.a
b[0] => mux4x1_1bit:mux0.b
b[1] => mux4x1_1bit:mux1.b
b[2] => mux4x1_1bit:mux2.b
b[3] => mux4x1_1bit:mux3.b
b[4] => mux4x1_1bit:mux4.b
b[5] => mux4x1_1bit:mux5.b
b[6] => mux4x1_1bit:mux6.b
b[7] => mux4x1_1bit:mux7.b
b[8] => mux4x1_1bit:mux8.b
b[9] => mux4x1_1bit:mux9.b
b[10] => mux4x1_1bit:mux10.b
b[11] => mux4x1_1bit:mux11.b
b[12] => mux4x1_1bit:mux12.b
b[13] => mux4x1_1bit:mux13.b
b[14] => mux4x1_1bit:mux14.b
b[15] => mux4x1_1bit:mux15.b
b[16] => mux4x1_1bit:mux16.b
b[17] => mux4x1_1bit:mux17.b
b[18] => mux4x1_1bit:mux18.b
b[19] => mux4x1_1bit:mux19.b
b[20] => mux4x1_1bit:mux20.b
b[21] => mux4x1_1bit:mux21.b
b[22] => mux4x1_1bit:mux22.b
b[23] => mux4x1_1bit:mux23.b
b[24] => mux4x1_1bit:mux24.b
b[25] => mux4x1_1bit:mux25.b
b[26] => mux4x1_1bit:mux26.b
b[27] => mux4x1_1bit:mux27.b
b[28] => mux4x1_1bit:mux28.b
b[29] => mux4x1_1bit:mux29.b
b[30] => mux4x1_1bit:mux30.b
b[31] => mux4x1_1bit:mux31.b
c[0] => mux4x1_1bit:mux0.c
c[1] => mux4x1_1bit:mux1.c
c[2] => mux4x1_1bit:mux2.c
c[3] => mux4x1_1bit:mux3.c
c[4] => mux4x1_1bit:mux4.c
c[5] => mux4x1_1bit:mux5.c
c[6] => mux4x1_1bit:mux6.c
c[7] => mux4x1_1bit:mux7.c
c[8] => mux4x1_1bit:mux8.c
c[9] => mux4x1_1bit:mux9.c
c[10] => mux4x1_1bit:mux10.c
c[11] => mux4x1_1bit:mux11.c
c[12] => mux4x1_1bit:mux12.c
c[13] => mux4x1_1bit:mux13.c
c[14] => mux4x1_1bit:mux14.c
c[15] => mux4x1_1bit:mux15.c
c[16] => mux4x1_1bit:mux16.c
c[17] => mux4x1_1bit:mux17.c
c[18] => mux4x1_1bit:mux18.c
c[19] => mux4x1_1bit:mux19.c
c[20] => mux4x1_1bit:mux20.c
c[21] => mux4x1_1bit:mux21.c
c[22] => mux4x1_1bit:mux22.c
c[23] => mux4x1_1bit:mux23.c
c[24] => mux4x1_1bit:mux24.c
c[25] => mux4x1_1bit:mux25.c
c[26] => mux4x1_1bit:mux26.c
c[27] => mux4x1_1bit:mux27.c
c[28] => mux4x1_1bit:mux28.c
c[29] => mux4x1_1bit:mux29.c
c[30] => mux4x1_1bit:mux30.c
c[31] => mux4x1_1bit:mux31.c
d[0] => mux4x1_1bit:mux0.d
d[1] => mux4x1_1bit:mux1.d
d[2] => mux4x1_1bit:mux2.d
d[3] => mux4x1_1bit:mux3.d
d[4] => mux4x1_1bit:mux4.d
d[5] => mux4x1_1bit:mux5.d
d[6] => mux4x1_1bit:mux6.d
d[7] => mux4x1_1bit:mux7.d
d[8] => mux4x1_1bit:mux8.d
d[9] => mux4x1_1bit:mux9.d
d[10] => mux4x1_1bit:mux10.d
d[11] => mux4x1_1bit:mux11.d
d[12] => mux4x1_1bit:mux12.d
d[13] => mux4x1_1bit:mux13.d
d[14] => mux4x1_1bit:mux14.d
d[15] => mux4x1_1bit:mux15.d
d[16] => mux4x1_1bit:mux16.d
d[17] => mux4x1_1bit:mux17.d
d[18] => mux4x1_1bit:mux18.d
d[19] => mux4x1_1bit:mux19.d
d[20] => mux4x1_1bit:mux20.d
d[21] => mux4x1_1bit:mux21.d
d[22] => mux4x1_1bit:mux22.d
d[23] => mux4x1_1bit:mux23.d
d[24] => mux4x1_1bit:mux24.d
d[25] => mux4x1_1bit:mux25.d
d[26] => mux4x1_1bit:mux26.d
d[27] => mux4x1_1bit:mux27.d
d[28] => mux4x1_1bit:mux28.d
d[29] => mux4x1_1bit:mux29.d
d[30] => mux4x1_1bit:mux30.d
d[31] => mux4x1_1bit:mux31.d
s[0] => mux4x1_1bit:mux31.s[0]
s[0] => mux4x1_1bit:mux30.s[0]
s[0] => mux4x1_1bit:mux29.s[0]
s[0] => mux4x1_1bit:mux28.s[0]
s[0] => mux4x1_1bit:mux27.s[0]
s[0] => mux4x1_1bit:mux26.s[0]
s[0] => mux4x1_1bit:mux25.s[0]
s[0] => mux4x1_1bit:mux24.s[0]
s[0] => mux4x1_1bit:mux23.s[0]
s[0] => mux4x1_1bit:mux22.s[0]
s[0] => mux4x1_1bit:mux21.s[0]
s[0] => mux4x1_1bit:mux20.s[0]
s[0] => mux4x1_1bit:mux19.s[0]
s[0] => mux4x1_1bit:mux18.s[0]
s[0] => mux4x1_1bit:mux17.s[0]
s[0] => mux4x1_1bit:mux16.s[0]
s[0] => mux4x1_1bit:mux15.s[0]
s[0] => mux4x1_1bit:mux14.s[0]
s[0] => mux4x1_1bit:mux13.s[0]
s[0] => mux4x1_1bit:mux12.s[0]
s[0] => mux4x1_1bit:mux11.s[0]
s[0] => mux4x1_1bit:mux10.s[0]
s[0] => mux4x1_1bit:mux9.s[0]
s[0] => mux4x1_1bit:mux8.s[0]
s[0] => mux4x1_1bit:mux7.s[0]
s[0] => mux4x1_1bit:mux6.s[0]
s[0] => mux4x1_1bit:mux5.s[0]
s[0] => mux4x1_1bit:mux4.s[0]
s[0] => mux4x1_1bit:mux3.s[0]
s[0] => mux4x1_1bit:mux2.s[0]
s[0] => mux4x1_1bit:mux1.s[0]
s[0] => mux4x1_1bit:mux0.s[0]
s[1] => mux4x1_1bit:mux31.s[1]
s[1] => mux4x1_1bit:mux30.s[1]
s[1] => mux4x1_1bit:mux29.s[1]
s[1] => mux4x1_1bit:mux28.s[1]
s[1] => mux4x1_1bit:mux27.s[1]
s[1] => mux4x1_1bit:mux26.s[1]
s[1] => mux4x1_1bit:mux25.s[1]
s[1] => mux4x1_1bit:mux24.s[1]
s[1] => mux4x1_1bit:mux23.s[1]
s[1] => mux4x1_1bit:mux22.s[1]
s[1] => mux4x1_1bit:mux21.s[1]
s[1] => mux4x1_1bit:mux20.s[1]
s[1] => mux4x1_1bit:mux19.s[1]
s[1] => mux4x1_1bit:mux18.s[1]
s[1] => mux4x1_1bit:mux17.s[1]
s[1] => mux4x1_1bit:mux16.s[1]
s[1] => mux4x1_1bit:mux15.s[1]
s[1] => mux4x1_1bit:mux14.s[1]
s[1] => mux4x1_1bit:mux13.s[1]
s[1] => mux4x1_1bit:mux12.s[1]
s[1] => mux4x1_1bit:mux11.s[1]
s[1] => mux4x1_1bit:mux10.s[1]
s[1] => mux4x1_1bit:mux9.s[1]
s[1] => mux4x1_1bit:mux8.s[1]
s[1] => mux4x1_1bit:mux7.s[1]
s[1] => mux4x1_1bit:mux6.s[1]
s[1] => mux4x1_1bit:mux5.s[1]
s[1] => mux4x1_1bit:mux4.s[1]
s[1] => mux4x1_1bit:mux3.s[1]
s[1] => mux4x1_1bit:mux2.s[1]
s[1] => mux4x1_1bit:mux1.s[1]
s[1] => mux4x1_1bit:mux0.s[1]
m[0] <= mux4x1_1bit:mux0.m
m[1] <= mux4x1_1bit:mux1.m
m[2] <= mux4x1_1bit:mux2.m
m[3] <= mux4x1_1bit:mux3.m
m[4] <= mux4x1_1bit:mux4.m
m[5] <= mux4x1_1bit:mux5.m
m[6] <= mux4x1_1bit:mux6.m
m[7] <= mux4x1_1bit:mux7.m
m[8] <= mux4x1_1bit:mux8.m
m[9] <= mux4x1_1bit:mux9.m
m[10] <= mux4x1_1bit:mux10.m
m[11] <= mux4x1_1bit:mux11.m
m[12] <= mux4x1_1bit:mux12.m
m[13] <= mux4x1_1bit:mux13.m
m[14] <= mux4x1_1bit:mux14.m
m[15] <= mux4x1_1bit:mux15.m
m[16] <= mux4x1_1bit:mux16.m
m[17] <= mux4x1_1bit:mux17.m
m[18] <= mux4x1_1bit:mux18.m
m[19] <= mux4x1_1bit:mux19.m
m[20] <= mux4x1_1bit:mux20.m
m[21] <= mux4x1_1bit:mux21.m
m[22] <= mux4x1_1bit:mux22.m
m[23] <= mux4x1_1bit:mux23.m
m[24] <= mux4x1_1bit:mux24.m
m[25] <= mux4x1_1bit:mux25.m
m[26] <= mux4x1_1bit:mux26.m
m[27] <= mux4x1_1bit:mux27.m
m[28] <= mux4x1_1bit:mux28.m
m[29] <= mux4x1_1bit:mux29.m
m[30] <= mux4x1_1bit:mux30.m
m[31] <= mux4x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux31
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux30
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux29
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux28
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux27
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux26
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux25
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux24
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux23
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux22
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux21
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux20
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux19
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux18
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux17
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux16
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux15
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux14
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux13
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux12
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux11
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux10
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux9
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux8
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux7
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux6
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux5
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux4
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux3
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux2
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|mux4x1_32bit:mux|mux4x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux
a[0] => mux4x1_1bit:mux0.a
a[1] => mux4x1_1bit:mux1.a
a[2] => mux4x1_1bit:mux2.a
a[3] => mux4x1_1bit:mux3.a
a[4] => mux4x1_1bit:mux4.a
a[5] => mux4x1_1bit:mux5.a
a[6] => mux4x1_1bit:mux6.a
a[7] => mux4x1_1bit:mux7.a
a[8] => mux4x1_1bit:mux8.a
a[9] => mux4x1_1bit:mux9.a
a[10] => mux4x1_1bit:mux10.a
a[11] => mux4x1_1bit:mux11.a
a[12] => mux4x1_1bit:mux12.a
a[13] => mux4x1_1bit:mux13.a
a[14] => mux4x1_1bit:mux14.a
a[15] => mux4x1_1bit:mux15.a
a[16] => mux4x1_1bit:mux16.a
a[17] => mux4x1_1bit:mux17.a
a[18] => mux4x1_1bit:mux18.a
a[19] => mux4x1_1bit:mux19.a
a[20] => mux4x1_1bit:mux20.a
a[21] => mux4x1_1bit:mux21.a
a[22] => mux4x1_1bit:mux22.a
a[23] => mux4x1_1bit:mux23.a
a[24] => mux4x1_1bit:mux24.a
a[25] => mux4x1_1bit:mux25.a
a[26] => mux4x1_1bit:mux26.a
a[27] => mux4x1_1bit:mux27.a
a[28] => mux4x1_1bit:mux28.a
a[29] => mux4x1_1bit:mux29.a
a[30] => mux4x1_1bit:mux30.a
a[31] => mux4x1_1bit:mux31.a
b[0] => mux4x1_1bit:mux0.b
b[1] => mux4x1_1bit:mux1.b
b[2] => mux4x1_1bit:mux2.b
b[3] => mux4x1_1bit:mux3.b
b[4] => mux4x1_1bit:mux4.b
b[5] => mux4x1_1bit:mux5.b
b[6] => mux4x1_1bit:mux6.b
b[7] => mux4x1_1bit:mux7.b
b[8] => mux4x1_1bit:mux8.b
b[9] => mux4x1_1bit:mux9.b
b[10] => mux4x1_1bit:mux10.b
b[11] => mux4x1_1bit:mux11.b
b[12] => mux4x1_1bit:mux12.b
b[13] => mux4x1_1bit:mux13.b
b[14] => mux4x1_1bit:mux14.b
b[15] => mux4x1_1bit:mux15.b
b[16] => mux4x1_1bit:mux16.b
b[17] => mux4x1_1bit:mux17.b
b[18] => mux4x1_1bit:mux18.b
b[19] => mux4x1_1bit:mux19.b
b[20] => mux4x1_1bit:mux20.b
b[21] => mux4x1_1bit:mux21.b
b[22] => mux4x1_1bit:mux22.b
b[23] => mux4x1_1bit:mux23.b
b[24] => mux4x1_1bit:mux24.b
b[25] => mux4x1_1bit:mux25.b
b[26] => mux4x1_1bit:mux26.b
b[27] => mux4x1_1bit:mux27.b
b[28] => mux4x1_1bit:mux28.b
b[29] => mux4x1_1bit:mux29.b
b[30] => mux4x1_1bit:mux30.b
b[31] => mux4x1_1bit:mux31.b
c[0] => mux4x1_1bit:mux0.c
c[1] => mux4x1_1bit:mux1.c
c[2] => mux4x1_1bit:mux2.c
c[3] => mux4x1_1bit:mux3.c
c[4] => mux4x1_1bit:mux4.c
c[5] => mux4x1_1bit:mux5.c
c[6] => mux4x1_1bit:mux6.c
c[7] => mux4x1_1bit:mux7.c
c[8] => mux4x1_1bit:mux8.c
c[9] => mux4x1_1bit:mux9.c
c[10] => mux4x1_1bit:mux10.c
c[11] => mux4x1_1bit:mux11.c
c[12] => mux4x1_1bit:mux12.c
c[13] => mux4x1_1bit:mux13.c
c[14] => mux4x1_1bit:mux14.c
c[15] => mux4x1_1bit:mux15.c
c[16] => mux4x1_1bit:mux16.c
c[17] => mux4x1_1bit:mux17.c
c[18] => mux4x1_1bit:mux18.c
c[19] => mux4x1_1bit:mux19.c
c[20] => mux4x1_1bit:mux20.c
c[21] => mux4x1_1bit:mux21.c
c[22] => mux4x1_1bit:mux22.c
c[23] => mux4x1_1bit:mux23.c
c[24] => mux4x1_1bit:mux24.c
c[25] => mux4x1_1bit:mux25.c
c[26] => mux4x1_1bit:mux26.c
c[27] => mux4x1_1bit:mux27.c
c[28] => mux4x1_1bit:mux28.c
c[29] => mux4x1_1bit:mux29.c
c[30] => mux4x1_1bit:mux30.c
c[31] => mux4x1_1bit:mux31.c
d[0] => mux4x1_1bit:mux0.d
d[1] => mux4x1_1bit:mux1.d
d[2] => mux4x1_1bit:mux2.d
d[3] => mux4x1_1bit:mux3.d
d[4] => mux4x1_1bit:mux4.d
d[5] => mux4x1_1bit:mux5.d
d[6] => mux4x1_1bit:mux6.d
d[7] => mux4x1_1bit:mux7.d
d[8] => mux4x1_1bit:mux8.d
d[9] => mux4x1_1bit:mux9.d
d[10] => mux4x1_1bit:mux10.d
d[11] => mux4x1_1bit:mux11.d
d[12] => mux4x1_1bit:mux12.d
d[13] => mux4x1_1bit:mux13.d
d[14] => mux4x1_1bit:mux14.d
d[15] => mux4x1_1bit:mux15.d
d[16] => mux4x1_1bit:mux16.d
d[17] => mux4x1_1bit:mux17.d
d[18] => mux4x1_1bit:mux18.d
d[19] => mux4x1_1bit:mux19.d
d[20] => mux4x1_1bit:mux20.d
d[21] => mux4x1_1bit:mux21.d
d[22] => mux4x1_1bit:mux22.d
d[23] => mux4x1_1bit:mux23.d
d[24] => mux4x1_1bit:mux24.d
d[25] => mux4x1_1bit:mux25.d
d[26] => mux4x1_1bit:mux26.d
d[27] => mux4x1_1bit:mux27.d
d[28] => mux4x1_1bit:mux28.d
d[29] => mux4x1_1bit:mux29.d
d[30] => mux4x1_1bit:mux30.d
d[31] => mux4x1_1bit:mux31.d
s[0] => mux4x1_1bit:mux31.s[0]
s[0] => mux4x1_1bit:mux30.s[0]
s[0] => mux4x1_1bit:mux29.s[0]
s[0] => mux4x1_1bit:mux28.s[0]
s[0] => mux4x1_1bit:mux27.s[0]
s[0] => mux4x1_1bit:mux26.s[0]
s[0] => mux4x1_1bit:mux25.s[0]
s[0] => mux4x1_1bit:mux24.s[0]
s[0] => mux4x1_1bit:mux23.s[0]
s[0] => mux4x1_1bit:mux22.s[0]
s[0] => mux4x1_1bit:mux21.s[0]
s[0] => mux4x1_1bit:mux20.s[0]
s[0] => mux4x1_1bit:mux19.s[0]
s[0] => mux4x1_1bit:mux18.s[0]
s[0] => mux4x1_1bit:mux17.s[0]
s[0] => mux4x1_1bit:mux16.s[0]
s[0] => mux4x1_1bit:mux15.s[0]
s[0] => mux4x1_1bit:mux14.s[0]
s[0] => mux4x1_1bit:mux13.s[0]
s[0] => mux4x1_1bit:mux12.s[0]
s[0] => mux4x1_1bit:mux11.s[0]
s[0] => mux4x1_1bit:mux10.s[0]
s[0] => mux4x1_1bit:mux9.s[0]
s[0] => mux4x1_1bit:mux8.s[0]
s[0] => mux4x1_1bit:mux7.s[0]
s[0] => mux4x1_1bit:mux6.s[0]
s[0] => mux4x1_1bit:mux5.s[0]
s[0] => mux4x1_1bit:mux4.s[0]
s[0] => mux4x1_1bit:mux3.s[0]
s[0] => mux4x1_1bit:mux2.s[0]
s[0] => mux4x1_1bit:mux1.s[0]
s[0] => mux4x1_1bit:mux0.s[0]
s[1] => mux4x1_1bit:mux31.s[1]
s[1] => mux4x1_1bit:mux30.s[1]
s[1] => mux4x1_1bit:mux29.s[1]
s[1] => mux4x1_1bit:mux28.s[1]
s[1] => mux4x1_1bit:mux27.s[1]
s[1] => mux4x1_1bit:mux26.s[1]
s[1] => mux4x1_1bit:mux25.s[1]
s[1] => mux4x1_1bit:mux24.s[1]
s[1] => mux4x1_1bit:mux23.s[1]
s[1] => mux4x1_1bit:mux22.s[1]
s[1] => mux4x1_1bit:mux21.s[1]
s[1] => mux4x1_1bit:mux20.s[1]
s[1] => mux4x1_1bit:mux19.s[1]
s[1] => mux4x1_1bit:mux18.s[1]
s[1] => mux4x1_1bit:mux17.s[1]
s[1] => mux4x1_1bit:mux16.s[1]
s[1] => mux4x1_1bit:mux15.s[1]
s[1] => mux4x1_1bit:mux14.s[1]
s[1] => mux4x1_1bit:mux13.s[1]
s[1] => mux4x1_1bit:mux12.s[1]
s[1] => mux4x1_1bit:mux11.s[1]
s[1] => mux4x1_1bit:mux10.s[1]
s[1] => mux4x1_1bit:mux9.s[1]
s[1] => mux4x1_1bit:mux8.s[1]
s[1] => mux4x1_1bit:mux7.s[1]
s[1] => mux4x1_1bit:mux6.s[1]
s[1] => mux4x1_1bit:mux5.s[1]
s[1] => mux4x1_1bit:mux4.s[1]
s[1] => mux4x1_1bit:mux3.s[1]
s[1] => mux4x1_1bit:mux2.s[1]
s[1] => mux4x1_1bit:mux1.s[1]
s[1] => mux4x1_1bit:mux0.s[1]
m[0] <= mux4x1_1bit:mux0.m
m[1] <= mux4x1_1bit:mux1.m
m[2] <= mux4x1_1bit:mux2.m
m[3] <= mux4x1_1bit:mux3.m
m[4] <= mux4x1_1bit:mux4.m
m[5] <= mux4x1_1bit:mux5.m
m[6] <= mux4x1_1bit:mux6.m
m[7] <= mux4x1_1bit:mux7.m
m[8] <= mux4x1_1bit:mux8.m
m[9] <= mux4x1_1bit:mux9.m
m[10] <= mux4x1_1bit:mux10.m
m[11] <= mux4x1_1bit:mux11.m
m[12] <= mux4x1_1bit:mux12.m
m[13] <= mux4x1_1bit:mux13.m
m[14] <= mux4x1_1bit:mux14.m
m[15] <= mux4x1_1bit:mux15.m
m[16] <= mux4x1_1bit:mux16.m
m[17] <= mux4x1_1bit:mux17.m
m[18] <= mux4x1_1bit:mux18.m
m[19] <= mux4x1_1bit:mux19.m
m[20] <= mux4x1_1bit:mux20.m
m[21] <= mux4x1_1bit:mux21.m
m[22] <= mux4x1_1bit:mux22.m
m[23] <= mux4x1_1bit:mux23.m
m[24] <= mux4x1_1bit:mux24.m
m[25] <= mux4x1_1bit:mux25.m
m[26] <= mux4x1_1bit:mux26.m
m[27] <= mux4x1_1bit:mux27.m
m[28] <= mux4x1_1bit:mux28.m
m[29] <= mux4x1_1bit:mux29.m
m[30] <= mux4x1_1bit:mux30.m
m[31] <= mux4x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux31
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux30
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux29
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux28
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux27
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux26
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux25
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux24
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux23
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux22
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux21
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux20
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux19
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux18
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux17
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux16
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux15
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux14
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux13
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux12
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux11
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux10
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux9
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux8
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux7
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux6
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux5
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux4
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux3
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux2
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_AMux|mux4x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20
EXMrd[0] => comp5:comparator3.b[0]
EXMrd[0] => zerocomp5:nonzero1.a[0]
EXMrd[1] => comp5:comparator3.b[1]
EXMrd[1] => zerocomp5:nonzero1.a[1]
EXMrd[2] => comp5:comparator3.b[2]
EXMrd[2] => zerocomp5:nonzero1.a[2]
EXMrd[3] => comp5:comparator3.b[3]
EXMrd[3] => zerocomp5:nonzero1.a[3]
EXMrd[4] => comp5:comparator3.b[4]
EXMrd[4] => zerocomp5:nonzero1.a[4]
MWBrd[0] => comp5:comparator2.a[0]
MWBrd[0] => comp5:comparator4.a[0]
MWBrd[0] => zerocomp5:nonzero2.a[0]
MWBrd[1] => comp5:comparator2.a[1]
MWBrd[1] => comp5:comparator4.a[1]
MWBrd[1] => zerocomp5:nonzero2.a[1]
MWBrd[2] => comp5:comparator2.a[2]
MWBrd[2] => comp5:comparator4.a[2]
MWBrd[2] => zerocomp5:nonzero2.a[2]
MWBrd[3] => comp5:comparator2.a[3]
MWBrd[3] => comp5:comparator4.a[3]
MWBrd[3] => zerocomp5:nonzero2.a[3]
MWBrd[4] => comp5:comparator2.a[4]
MWBrd[4] => comp5:comparator4.a[4]
MWBrd[4] => zerocomp5:nonzero2.a[4]
IDEXrs[0] => comp5:comparator2.b[0]
IDEXrs[0] => comp5:comparator3.a[0]
IDEXrs[1] => comp5:comparator2.b[1]
IDEXrs[1] => comp5:comparator3.a[1]
IDEXrs[2] => comp5:comparator2.b[2]
IDEXrs[2] => comp5:comparator3.a[2]
IDEXrs[3] => comp5:comparator2.b[3]
IDEXrs[3] => comp5:comparator3.a[3]
IDEXrs[4] => comp5:comparator2.b[4]
IDEXrs[4] => comp5:comparator3.a[4]
IDEXrt[0] => comp5:comparator4.b[0]
IDEXrt[1] => comp5:comparator4.b[1]
IDEXrt[2] => comp5:comparator4.b[2]
IDEXrt[3] => comp5:comparator4.b[3]
IDEXrt[4] => comp5:comparator4.b[4]
EXMRegWrite => ~NO_FANOUT~
MWBRegWrite => ~NO_FANOUT~
ForwardA[0] <= mux4x1_2bit:fwdAmux.m[0]
ForwardA[1] <= mux4x1_2bit:fwdAmux.m[1]
ForwardB[0] <= mux4x1_2bit:fwdBmux.m[0]
ForwardB[1] <= mux4x1_2bit:fwdBmux.m[1]


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|comp5:comparator2
a[0] => nxor2_5bit:xor_gate.a[0]
a[1] => nxor2_5bit:xor_gate.a[1]
a[2] => nxor2_5bit:xor_gate.a[2]
a[3] => nxor2_5bit:xor_gate.a[3]
a[4] => nxor2_5bit:xor_gate.a[4]
b[0] => nxor2_5bit:xor_gate.b[0]
b[1] => nxor2_5bit:xor_gate.b[1]
b[2] => nxor2_5bit:xor_gate.b[2]
b[3] => nxor2_5bit:xor_gate.b[3]
b[4] => nxor2_5bit:xor_gate.b[4]
comp_output <= comp_output.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|comp5:comparator2|nxor2_5bit:xor_gate
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|comp5:comparator3
a[0] => nxor2_5bit:xor_gate.a[0]
a[1] => nxor2_5bit:xor_gate.a[1]
a[2] => nxor2_5bit:xor_gate.a[2]
a[3] => nxor2_5bit:xor_gate.a[3]
a[4] => nxor2_5bit:xor_gate.a[4]
b[0] => nxor2_5bit:xor_gate.b[0]
b[1] => nxor2_5bit:xor_gate.b[1]
b[2] => nxor2_5bit:xor_gate.b[2]
b[3] => nxor2_5bit:xor_gate.b[3]
b[4] => nxor2_5bit:xor_gate.b[4]
comp_output <= comp_output.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|comp5:comparator3|nxor2_5bit:xor_gate
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|comp5:comparator4
a[0] => nxor2_5bit:xor_gate.a[0]
a[1] => nxor2_5bit:xor_gate.a[1]
a[2] => nxor2_5bit:xor_gate.a[2]
a[3] => nxor2_5bit:xor_gate.a[3]
a[4] => nxor2_5bit:xor_gate.a[4]
b[0] => nxor2_5bit:xor_gate.b[0]
b[1] => nxor2_5bit:xor_gate.b[1]
b[2] => nxor2_5bit:xor_gate.b[2]
b[3] => nxor2_5bit:xor_gate.b[3]
b[4] => nxor2_5bit:xor_gate.b[4]
comp_output <= comp_output.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|comp5:comparator4|nxor2_5bit:xor_gate
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|zerocomp5:nonzero1
a[0] => zero.IN1
a[1] => zero.IN1
a[2] => zero.IN1
a[3] => zero.IN0
a[4] => zero.IN1
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|zerocomp5:nonzero2
a[0] => zero.IN1
a[1] => zero.IN1
a[2] => zero.IN1
a[3] => zero.IN0
a[4] => zero.IN1
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|mux4x1_2bit:fwdAmux
a[0] => mux4x1_1bit:mux0.a
a[1] => mux4x1_1bit:mux1.a
b[0] => mux4x1_1bit:mux0.b
b[1] => mux4x1_1bit:mux1.b
c[0] => mux4x1_1bit:mux0.c
c[1] => mux4x1_1bit:mux1.c
d[0] => mux4x1_1bit:mux0.d
d[1] => mux4x1_1bit:mux1.d
s[0] => mux4x1_1bit:mux1.s[0]
s[0] => mux4x1_1bit:mux0.s[0]
s[1] => mux4x1_1bit:mux1.s[1]
s[1] => mux4x1_1bit:mux0.s[1]
m[0] <= mux4x1_1bit:mux0.m
m[1] <= mux4x1_1bit:mux1.m


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|mux4x1_2bit:fwdAmux|mux4x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|mux4x1_2bit:fwdAmux|mux4x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|mux4x1_2bit:fwdBmux
a[0] => mux4x1_1bit:mux0.a
a[1] => mux4x1_1bit:mux1.a
b[0] => mux4x1_1bit:mux0.b
b[1] => mux4x1_1bit:mux1.b
c[0] => mux4x1_1bit:mux0.c
c[1] => mux4x1_1bit:mux1.c
d[0] => mux4x1_1bit:mux0.d
d[1] => mux4x1_1bit:mux1.d
s[0] => mux4x1_1bit:mux1.s[0]
s[0] => mux4x1_1bit:mux0.s[0]
s[1] => mux4x1_1bit:mux1.s[1]
s[1] => mux4x1_1bit:mux0.s[1]
m[0] <= mux4x1_1bit:mux0.m
m[1] <= mux4x1_1bit:mux1.m


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|mux4x1_2bit:fwdBmux|mux4x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20|mux4x1_2bit:fwdBmux|mux4x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
a[5] => mux2x1_1bit:mux5.a
a[6] => mux2x1_1bit:mux6.a
a[7] => mux2x1_1bit:mux7.a
a[8] => mux2x1_1bit:mux8.a
a[9] => mux2x1_1bit:mux9.a
a[10] => mux2x1_1bit:mux10.a
a[11] => mux2x1_1bit:mux11.a
a[12] => mux2x1_1bit:mux12.a
a[13] => mux2x1_1bit:mux13.a
a[14] => mux2x1_1bit:mux14.a
a[15] => mux2x1_1bit:mux15.a
a[16] => mux2x1_1bit:mux16.a
a[17] => mux2x1_1bit:mux17.a
a[18] => mux2x1_1bit:mux18.a
a[19] => mux2x1_1bit:mux19.a
a[20] => mux2x1_1bit:mux20.a
a[21] => mux2x1_1bit:mux21.a
a[22] => mux2x1_1bit:mux22.a
a[23] => mux2x1_1bit:mux23.a
a[24] => mux2x1_1bit:mux24.a
a[25] => mux2x1_1bit:mux25.a
a[26] => mux2x1_1bit:mux26.a
a[27] => mux2x1_1bit:mux27.a
a[28] => mux2x1_1bit:mux28.a
a[29] => mux2x1_1bit:mux29.a
a[30] => mux2x1_1bit:mux30.a
a[31] => mux2x1_1bit:mux31.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
b[5] => mux2x1_1bit:mux5.b
b[6] => mux2x1_1bit:mux6.b
b[7] => mux2x1_1bit:mux7.b
b[8] => mux2x1_1bit:mux8.b
b[9] => mux2x1_1bit:mux9.b
b[10] => mux2x1_1bit:mux10.b
b[11] => mux2x1_1bit:mux11.b
b[12] => mux2x1_1bit:mux12.b
b[13] => mux2x1_1bit:mux13.b
b[14] => mux2x1_1bit:mux14.b
b[15] => mux2x1_1bit:mux15.b
b[16] => mux2x1_1bit:mux16.b
b[17] => mux2x1_1bit:mux17.b
b[18] => mux2x1_1bit:mux18.b
b[19] => mux2x1_1bit:mux19.b
b[20] => mux2x1_1bit:mux20.b
b[21] => mux2x1_1bit:mux21.b
b[22] => mux2x1_1bit:mux22.b
b[23] => mux2x1_1bit:mux23.b
b[24] => mux2x1_1bit:mux24.b
b[25] => mux2x1_1bit:mux25.b
b[26] => mux2x1_1bit:mux26.b
b[27] => mux2x1_1bit:mux27.b
b[28] => mux2x1_1bit:mux28.b
b[29] => mux2x1_1bit:mux29.b
b[30] => mux2x1_1bit:mux30.b
b[31] => mux2x1_1bit:mux31.b
s => mux2x1_1bit:mux31.s
s => mux2x1_1bit:mux30.s
s => mux2x1_1bit:mux29.s
s => mux2x1_1bit:mux28.s
s => mux2x1_1bit:mux27.s
s => mux2x1_1bit:mux26.s
s => mux2x1_1bit:mux25.s
s => mux2x1_1bit:mux24.s
s => mux2x1_1bit:mux23.s
s => mux2x1_1bit:mux22.s
s => mux2x1_1bit:mux21.s
s => mux2x1_1bit:mux20.s
s => mux2x1_1bit:mux19.s
s => mux2x1_1bit:mux18.s
s => mux2x1_1bit:mux17.s
s => mux2x1_1bit:mux16.s
s => mux2x1_1bit:mux15.s
s => mux2x1_1bit:mux14.s
s => mux2x1_1bit:mux13.s
s => mux2x1_1bit:mux12.s
s => mux2x1_1bit:mux11.s
s => mux2x1_1bit:mux10.s
s => mux2x1_1bit:mux9.s
s => mux2x1_1bit:mux8.s
s => mux2x1_1bit:mux7.s
s => mux2x1_1bit:mux6.s
s => mux2x1_1bit:mux5.s
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m
m[5] <= mux2x1_1bit:mux5.m
m[6] <= mux2x1_1bit:mux6.m
m[7] <= mux2x1_1bit:mux7.m
m[8] <= mux2x1_1bit:mux8.m
m[9] <= mux2x1_1bit:mux9.m
m[10] <= mux2x1_1bit:mux10.m
m[11] <= mux2x1_1bit:mux11.m
m[12] <= mux2x1_1bit:mux12.m
m[13] <= mux2x1_1bit:mux13.m
m[14] <= mux2x1_1bit:mux14.m
m[15] <= mux2x1_1bit:mux15.m
m[16] <= mux2x1_1bit:mux16.m
m[17] <= mux2x1_1bit:mux17.m
m[18] <= mux2x1_1bit:mux18.m
m[19] <= mux2x1_1bit:mux19.m
m[20] <= mux2x1_1bit:mux20.m
m[21] <= mux2x1_1bit:mux21.m
m[22] <= mux2x1_1bit:mux22.m
m[23] <= mux2x1_1bit:mux23.m
m[24] <= mux2x1_1bit:mux24.m
m[25] <= mux2x1_1bit:mux25.m
m[26] <= mux2x1_1bit:mux26.m
m[27] <= mux2x1_1bit:mux27.m
m[28] <= mux2x1_1bit:mux28.m
m[29] <= mux2x1_1bit:mux29.m
m[30] <= mux2x1_1bit:mux30.m
m[31] <= mux2x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux31
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux30
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux29
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux28
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux27
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux26
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux25
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux24
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux23
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux22
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux21
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux20
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux19
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux18
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux17
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux16
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux15
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux14
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux13
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux12
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux11
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux10
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux9
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux8
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux7
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux6
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux5
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_32bit:inst4|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux
a[0] => mux4x1_1bit:mux0.a
a[1] => mux4x1_1bit:mux1.a
a[2] => mux4x1_1bit:mux2.a
a[3] => mux4x1_1bit:mux3.a
a[4] => mux4x1_1bit:mux4.a
a[5] => mux4x1_1bit:mux5.a
a[6] => mux4x1_1bit:mux6.a
a[7] => mux4x1_1bit:mux7.a
a[8] => mux4x1_1bit:mux8.a
a[9] => mux4x1_1bit:mux9.a
a[10] => mux4x1_1bit:mux10.a
a[11] => mux4x1_1bit:mux11.a
a[12] => mux4x1_1bit:mux12.a
a[13] => mux4x1_1bit:mux13.a
a[14] => mux4x1_1bit:mux14.a
a[15] => mux4x1_1bit:mux15.a
a[16] => mux4x1_1bit:mux16.a
a[17] => mux4x1_1bit:mux17.a
a[18] => mux4x1_1bit:mux18.a
a[19] => mux4x1_1bit:mux19.a
a[20] => mux4x1_1bit:mux20.a
a[21] => mux4x1_1bit:mux21.a
a[22] => mux4x1_1bit:mux22.a
a[23] => mux4x1_1bit:mux23.a
a[24] => mux4x1_1bit:mux24.a
a[25] => mux4x1_1bit:mux25.a
a[26] => mux4x1_1bit:mux26.a
a[27] => mux4x1_1bit:mux27.a
a[28] => mux4x1_1bit:mux28.a
a[29] => mux4x1_1bit:mux29.a
a[30] => mux4x1_1bit:mux30.a
a[31] => mux4x1_1bit:mux31.a
b[0] => mux4x1_1bit:mux0.b
b[1] => mux4x1_1bit:mux1.b
b[2] => mux4x1_1bit:mux2.b
b[3] => mux4x1_1bit:mux3.b
b[4] => mux4x1_1bit:mux4.b
b[5] => mux4x1_1bit:mux5.b
b[6] => mux4x1_1bit:mux6.b
b[7] => mux4x1_1bit:mux7.b
b[8] => mux4x1_1bit:mux8.b
b[9] => mux4x1_1bit:mux9.b
b[10] => mux4x1_1bit:mux10.b
b[11] => mux4x1_1bit:mux11.b
b[12] => mux4x1_1bit:mux12.b
b[13] => mux4x1_1bit:mux13.b
b[14] => mux4x1_1bit:mux14.b
b[15] => mux4x1_1bit:mux15.b
b[16] => mux4x1_1bit:mux16.b
b[17] => mux4x1_1bit:mux17.b
b[18] => mux4x1_1bit:mux18.b
b[19] => mux4x1_1bit:mux19.b
b[20] => mux4x1_1bit:mux20.b
b[21] => mux4x1_1bit:mux21.b
b[22] => mux4x1_1bit:mux22.b
b[23] => mux4x1_1bit:mux23.b
b[24] => mux4x1_1bit:mux24.b
b[25] => mux4x1_1bit:mux25.b
b[26] => mux4x1_1bit:mux26.b
b[27] => mux4x1_1bit:mux27.b
b[28] => mux4x1_1bit:mux28.b
b[29] => mux4x1_1bit:mux29.b
b[30] => mux4x1_1bit:mux30.b
b[31] => mux4x1_1bit:mux31.b
c[0] => mux4x1_1bit:mux0.c
c[1] => mux4x1_1bit:mux1.c
c[2] => mux4x1_1bit:mux2.c
c[3] => mux4x1_1bit:mux3.c
c[4] => mux4x1_1bit:mux4.c
c[5] => mux4x1_1bit:mux5.c
c[6] => mux4x1_1bit:mux6.c
c[7] => mux4x1_1bit:mux7.c
c[8] => mux4x1_1bit:mux8.c
c[9] => mux4x1_1bit:mux9.c
c[10] => mux4x1_1bit:mux10.c
c[11] => mux4x1_1bit:mux11.c
c[12] => mux4x1_1bit:mux12.c
c[13] => mux4x1_1bit:mux13.c
c[14] => mux4x1_1bit:mux14.c
c[15] => mux4x1_1bit:mux15.c
c[16] => mux4x1_1bit:mux16.c
c[17] => mux4x1_1bit:mux17.c
c[18] => mux4x1_1bit:mux18.c
c[19] => mux4x1_1bit:mux19.c
c[20] => mux4x1_1bit:mux20.c
c[21] => mux4x1_1bit:mux21.c
c[22] => mux4x1_1bit:mux22.c
c[23] => mux4x1_1bit:mux23.c
c[24] => mux4x1_1bit:mux24.c
c[25] => mux4x1_1bit:mux25.c
c[26] => mux4x1_1bit:mux26.c
c[27] => mux4x1_1bit:mux27.c
c[28] => mux4x1_1bit:mux28.c
c[29] => mux4x1_1bit:mux29.c
c[30] => mux4x1_1bit:mux30.c
c[31] => mux4x1_1bit:mux31.c
d[0] => mux4x1_1bit:mux0.d
d[1] => mux4x1_1bit:mux1.d
d[2] => mux4x1_1bit:mux2.d
d[3] => mux4x1_1bit:mux3.d
d[4] => mux4x1_1bit:mux4.d
d[5] => mux4x1_1bit:mux5.d
d[6] => mux4x1_1bit:mux6.d
d[7] => mux4x1_1bit:mux7.d
d[8] => mux4x1_1bit:mux8.d
d[9] => mux4x1_1bit:mux9.d
d[10] => mux4x1_1bit:mux10.d
d[11] => mux4x1_1bit:mux11.d
d[12] => mux4x1_1bit:mux12.d
d[13] => mux4x1_1bit:mux13.d
d[14] => mux4x1_1bit:mux14.d
d[15] => mux4x1_1bit:mux15.d
d[16] => mux4x1_1bit:mux16.d
d[17] => mux4x1_1bit:mux17.d
d[18] => mux4x1_1bit:mux18.d
d[19] => mux4x1_1bit:mux19.d
d[20] => mux4x1_1bit:mux20.d
d[21] => mux4x1_1bit:mux21.d
d[22] => mux4x1_1bit:mux22.d
d[23] => mux4x1_1bit:mux23.d
d[24] => mux4x1_1bit:mux24.d
d[25] => mux4x1_1bit:mux25.d
d[26] => mux4x1_1bit:mux26.d
d[27] => mux4x1_1bit:mux27.d
d[28] => mux4x1_1bit:mux28.d
d[29] => mux4x1_1bit:mux29.d
d[30] => mux4x1_1bit:mux30.d
d[31] => mux4x1_1bit:mux31.d
s[0] => mux4x1_1bit:mux31.s[0]
s[0] => mux4x1_1bit:mux30.s[0]
s[0] => mux4x1_1bit:mux29.s[0]
s[0] => mux4x1_1bit:mux28.s[0]
s[0] => mux4x1_1bit:mux27.s[0]
s[0] => mux4x1_1bit:mux26.s[0]
s[0] => mux4x1_1bit:mux25.s[0]
s[0] => mux4x1_1bit:mux24.s[0]
s[0] => mux4x1_1bit:mux23.s[0]
s[0] => mux4x1_1bit:mux22.s[0]
s[0] => mux4x1_1bit:mux21.s[0]
s[0] => mux4x1_1bit:mux20.s[0]
s[0] => mux4x1_1bit:mux19.s[0]
s[0] => mux4x1_1bit:mux18.s[0]
s[0] => mux4x1_1bit:mux17.s[0]
s[0] => mux4x1_1bit:mux16.s[0]
s[0] => mux4x1_1bit:mux15.s[0]
s[0] => mux4x1_1bit:mux14.s[0]
s[0] => mux4x1_1bit:mux13.s[0]
s[0] => mux4x1_1bit:mux12.s[0]
s[0] => mux4x1_1bit:mux11.s[0]
s[0] => mux4x1_1bit:mux10.s[0]
s[0] => mux4x1_1bit:mux9.s[0]
s[0] => mux4x1_1bit:mux8.s[0]
s[0] => mux4x1_1bit:mux7.s[0]
s[0] => mux4x1_1bit:mux6.s[0]
s[0] => mux4x1_1bit:mux5.s[0]
s[0] => mux4x1_1bit:mux4.s[0]
s[0] => mux4x1_1bit:mux3.s[0]
s[0] => mux4x1_1bit:mux2.s[0]
s[0] => mux4x1_1bit:mux1.s[0]
s[0] => mux4x1_1bit:mux0.s[0]
s[1] => mux4x1_1bit:mux31.s[1]
s[1] => mux4x1_1bit:mux30.s[1]
s[1] => mux4x1_1bit:mux29.s[1]
s[1] => mux4x1_1bit:mux28.s[1]
s[1] => mux4x1_1bit:mux27.s[1]
s[1] => mux4x1_1bit:mux26.s[1]
s[1] => mux4x1_1bit:mux25.s[1]
s[1] => mux4x1_1bit:mux24.s[1]
s[1] => mux4x1_1bit:mux23.s[1]
s[1] => mux4x1_1bit:mux22.s[1]
s[1] => mux4x1_1bit:mux21.s[1]
s[1] => mux4x1_1bit:mux20.s[1]
s[1] => mux4x1_1bit:mux19.s[1]
s[1] => mux4x1_1bit:mux18.s[1]
s[1] => mux4x1_1bit:mux17.s[1]
s[1] => mux4x1_1bit:mux16.s[1]
s[1] => mux4x1_1bit:mux15.s[1]
s[1] => mux4x1_1bit:mux14.s[1]
s[1] => mux4x1_1bit:mux13.s[1]
s[1] => mux4x1_1bit:mux12.s[1]
s[1] => mux4x1_1bit:mux11.s[1]
s[1] => mux4x1_1bit:mux10.s[1]
s[1] => mux4x1_1bit:mux9.s[1]
s[1] => mux4x1_1bit:mux8.s[1]
s[1] => mux4x1_1bit:mux7.s[1]
s[1] => mux4x1_1bit:mux6.s[1]
s[1] => mux4x1_1bit:mux5.s[1]
s[1] => mux4x1_1bit:mux4.s[1]
s[1] => mux4x1_1bit:mux3.s[1]
s[1] => mux4x1_1bit:mux2.s[1]
s[1] => mux4x1_1bit:mux1.s[1]
s[1] => mux4x1_1bit:mux0.s[1]
m[0] <= mux4x1_1bit:mux0.m
m[1] <= mux4x1_1bit:mux1.m
m[2] <= mux4x1_1bit:mux2.m
m[3] <= mux4x1_1bit:mux3.m
m[4] <= mux4x1_1bit:mux4.m
m[5] <= mux4x1_1bit:mux5.m
m[6] <= mux4x1_1bit:mux6.m
m[7] <= mux4x1_1bit:mux7.m
m[8] <= mux4x1_1bit:mux8.m
m[9] <= mux4x1_1bit:mux9.m
m[10] <= mux4x1_1bit:mux10.m
m[11] <= mux4x1_1bit:mux11.m
m[12] <= mux4x1_1bit:mux12.m
m[13] <= mux4x1_1bit:mux13.m
m[14] <= mux4x1_1bit:mux14.m
m[15] <= mux4x1_1bit:mux15.m
m[16] <= mux4x1_1bit:mux16.m
m[17] <= mux4x1_1bit:mux17.m
m[18] <= mux4x1_1bit:mux18.m
m[19] <= mux4x1_1bit:mux19.m
m[20] <= mux4x1_1bit:mux20.m
m[21] <= mux4x1_1bit:mux21.m
m[22] <= mux4x1_1bit:mux22.m
m[23] <= mux4x1_1bit:mux23.m
m[24] <= mux4x1_1bit:mux24.m
m[25] <= mux4x1_1bit:mux25.m
m[26] <= mux4x1_1bit:mux26.m
m[27] <= mux4x1_1bit:mux27.m
m[28] <= mux4x1_1bit:mux28.m
m[29] <= mux4x1_1bit:mux29.m
m[30] <= mux4x1_1bit:mux30.m
m[31] <= mux4x1_1bit:mux31.m


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux31
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux30
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux29
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux28
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux27
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux26
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux25
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux24
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux23
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux22
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux21
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux20
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux19
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux18
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux17
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux16
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux15
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux14
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux13
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux12
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux11
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux10
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux9
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux8
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux7
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux6
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux5
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux4
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux3
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux2
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux4x1_32bit:ALU_BMux|mux4x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|alu_controller:inst13
funct[0] => Op.IN0
funct[1] => Op.IN0
funct[2] => Op.IN0
funct[3] => Op.IN1
funct[4] => ~NO_FANOUT~
funct[5] => ~NO_FANOUT~
ALUOp[0] => Op.IN1
ALUOp[1] => Op.IN1
ALUOp[1] => Op.IN1
ALUOp[1] => Op.IN1
Op[0] <= Op.DB_MAX_OUTPUT_PORT_TYPE
Op[1] <= Op.DB_MAX_OUTPUT_PORT_TYPE
Op[2] <= Op.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_5bit:inst14
a[0] => mux2x1_1bit:mux0.a
a[1] => mux2x1_1bit:mux1.a
a[2] => mux2x1_1bit:mux2.a
a[3] => mux2x1_1bit:mux3.a
a[4] => mux2x1_1bit:mux4.a
b[0] => mux2x1_1bit:mux0.b
b[1] => mux2x1_1bit:mux1.b
b[2] => mux2x1_1bit:mux2.b
b[3] => mux2x1_1bit:mux3.b
b[4] => mux2x1_1bit:mux4.b
s => mux2x1_1bit:mux4.s
s => mux2x1_1bit:mux3.s
s => mux2x1_1bit:mux2.s
s => mux2x1_1bit:mux1.s
s => mux2x1_1bit:mux0.s
m[0] <= mux2x1_1bit:mux0.m
m[1] <= mux2x1_1bit:mux1.m
m[2] <= mux2x1_1bit:mux2.m
m[3] <= mux2x1_1bit:mux3.m
m[4] <= mux2x1_1bit:mux4.m


|TOP|MIPS_PROCESSOR:inst|mux2x1_5bit:inst14|mux2x1_1bit:mux4
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_5bit:inst14|mux2x1_1bit:mux3
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_5bit:inst14|mux2x1_1bit:mux2
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_5bit:inst14|mux2x1_1bit:mux1
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux2x1_5bit:inst14|mux2x1_1bit:mux0
a => m.IN0
b => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|RAM256x32:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|TOP|MIPS_PROCESSOR:inst|RAM256x32:inst5|altsyncram:altsyncram_component
wren_a => altsyncram_a6i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a6i1:auto_generated.data_a[0]
data_a[1] => altsyncram_a6i1:auto_generated.data_a[1]
data_a[2] => altsyncram_a6i1:auto_generated.data_a[2]
data_a[3] => altsyncram_a6i1:auto_generated.data_a[3]
data_a[4] => altsyncram_a6i1:auto_generated.data_a[4]
data_a[5] => altsyncram_a6i1:auto_generated.data_a[5]
data_a[6] => altsyncram_a6i1:auto_generated.data_a[6]
data_a[7] => altsyncram_a6i1:auto_generated.data_a[7]
data_a[8] => altsyncram_a6i1:auto_generated.data_a[8]
data_a[9] => altsyncram_a6i1:auto_generated.data_a[9]
data_a[10] => altsyncram_a6i1:auto_generated.data_a[10]
data_a[11] => altsyncram_a6i1:auto_generated.data_a[11]
data_a[12] => altsyncram_a6i1:auto_generated.data_a[12]
data_a[13] => altsyncram_a6i1:auto_generated.data_a[13]
data_a[14] => altsyncram_a6i1:auto_generated.data_a[14]
data_a[15] => altsyncram_a6i1:auto_generated.data_a[15]
data_a[16] => altsyncram_a6i1:auto_generated.data_a[16]
data_a[17] => altsyncram_a6i1:auto_generated.data_a[17]
data_a[18] => altsyncram_a6i1:auto_generated.data_a[18]
data_a[19] => altsyncram_a6i1:auto_generated.data_a[19]
data_a[20] => altsyncram_a6i1:auto_generated.data_a[20]
data_a[21] => altsyncram_a6i1:auto_generated.data_a[21]
data_a[22] => altsyncram_a6i1:auto_generated.data_a[22]
data_a[23] => altsyncram_a6i1:auto_generated.data_a[23]
data_a[24] => altsyncram_a6i1:auto_generated.data_a[24]
data_a[25] => altsyncram_a6i1:auto_generated.data_a[25]
data_a[26] => altsyncram_a6i1:auto_generated.data_a[26]
data_a[27] => altsyncram_a6i1:auto_generated.data_a[27]
data_a[28] => altsyncram_a6i1:auto_generated.data_a[28]
data_a[29] => altsyncram_a6i1:auto_generated.data_a[29]
data_a[30] => altsyncram_a6i1:auto_generated.data_a[30]
data_a[31] => altsyncram_a6i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a6i1:auto_generated.address_a[0]
address_a[1] => altsyncram_a6i1:auto_generated.address_a[1]
address_a[2] => altsyncram_a6i1:auto_generated.address_a[2]
address_a[3] => altsyncram_a6i1:auto_generated.address_a[3]
address_a[4] => altsyncram_a6i1:auto_generated.address_a[4]
address_a[5] => altsyncram_a6i1:auto_generated.address_a[5]
address_a[6] => altsyncram_a6i1:auto_generated.address_a[6]
address_a[7] => altsyncram_a6i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a6i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a6i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a6i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a6i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a6i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_a6i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_a6i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_a6i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_a6i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_a6i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_a6i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_a6i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_a6i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_a6i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_a6i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_a6i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_a6i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_a6i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_a6i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_a6i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_a6i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_a6i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_a6i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_a6i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_a6i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_a6i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_a6i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_a6i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_a6i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_a6i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_a6i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_a6i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_a6i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|MIPS_PROCESSOR:inst|RAM256x32:inst5|altsyncram:altsyncram_component|altsyncram_a6i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor
a[0] => mux8x1_1bit:mux0.a
a[1] => mux8x1_1bit:mux1.a
a[2] => mux8x1_1bit:mux2.a
a[3] => mux8x1_1bit:mux3.a
a[4] => mux8x1_1bit:mux4.a
a[5] => mux8x1_1bit:mux5.a
a[6] => mux8x1_1bit:mux6.a
a[7] => mux8x1_1bit:mux7.a
b[0] => mux8x1_1bit:mux0.b
b[1] => mux8x1_1bit:mux1.b
b[2] => mux8x1_1bit:mux2.b
b[3] => mux8x1_1bit:mux3.b
b[4] => mux8x1_1bit:mux4.b
b[5] => mux8x1_1bit:mux5.b
b[6] => mux8x1_1bit:mux6.b
b[7] => mux8x1_1bit:mux7.b
c[0] => mux8x1_1bit:mux0.c
c[1] => mux8x1_1bit:mux1.c
c[2] => mux8x1_1bit:mux2.c
c[3] => mux8x1_1bit:mux3.c
c[4] => mux8x1_1bit:mux4.c
c[5] => mux8x1_1bit:mux5.c
c[6] => mux8x1_1bit:mux6.c
c[7] => mux8x1_1bit:mux7.c
d[0] => mux8x1_1bit:mux0.d
d[1] => mux8x1_1bit:mux1.d
d[2] => mux8x1_1bit:mux2.d
d[3] => mux8x1_1bit:mux3.d
d[4] => mux8x1_1bit:mux4.d
d[5] => mux8x1_1bit:mux5.d
d[6] => mux8x1_1bit:mux6.d
d[7] => mux8x1_1bit:mux7.d
e[0] => mux8x1_1bit:mux0.e
e[1] => mux8x1_1bit:mux1.e
e[2] => mux8x1_1bit:mux2.e
e[3] => mux8x1_1bit:mux3.e
e[4] => mux8x1_1bit:mux4.e
e[5] => mux8x1_1bit:mux5.e
e[6] => mux8x1_1bit:mux6.e
e[7] => mux8x1_1bit:mux7.e
f[0] => mux8x1_1bit:mux0.f
f[1] => mux8x1_1bit:mux1.f
f[2] => mux8x1_1bit:mux2.f
f[3] => mux8x1_1bit:mux3.f
f[4] => mux8x1_1bit:mux4.f
f[5] => mux8x1_1bit:mux5.f
f[6] => mux8x1_1bit:mux6.f
f[7] => mux8x1_1bit:mux7.f
g[0] => mux8x1_1bit:mux0.g
g[1] => mux8x1_1bit:mux1.g
g[2] => mux8x1_1bit:mux2.g
g[3] => mux8x1_1bit:mux3.g
g[4] => mux8x1_1bit:mux4.g
g[5] => mux8x1_1bit:mux5.g
g[6] => mux8x1_1bit:mux6.g
g[7] => mux8x1_1bit:mux7.g
h[0] => mux8x1_1bit:mux0.h
h[1] => mux8x1_1bit:mux1.h
h[2] => mux8x1_1bit:mux2.h
h[3] => mux8x1_1bit:mux3.h
h[4] => mux8x1_1bit:mux4.h
h[5] => mux8x1_1bit:mux5.h
h[6] => mux8x1_1bit:mux6.h
h[7] => mux8x1_1bit:mux7.h
s[0] => mux8x1_1bit:mux7.s[0]
s[0] => mux8x1_1bit:mux6.s[0]
s[0] => mux8x1_1bit:mux5.s[0]
s[0] => mux8x1_1bit:mux4.s[0]
s[0] => mux8x1_1bit:mux3.s[0]
s[0] => mux8x1_1bit:mux2.s[0]
s[0] => mux8x1_1bit:mux1.s[0]
s[0] => mux8x1_1bit:mux0.s[0]
s[1] => mux8x1_1bit:mux7.s[1]
s[1] => mux8x1_1bit:mux6.s[1]
s[1] => mux8x1_1bit:mux5.s[1]
s[1] => mux8x1_1bit:mux4.s[1]
s[1] => mux8x1_1bit:mux3.s[1]
s[1] => mux8x1_1bit:mux2.s[1]
s[1] => mux8x1_1bit:mux1.s[1]
s[1] => mux8x1_1bit:mux0.s[1]
s[2] => mux8x1_1bit:mux7.s[2]
s[2] => mux8x1_1bit:mux6.s[2]
s[2] => mux8x1_1bit:mux5.s[2]
s[2] => mux8x1_1bit:mux4.s[2]
s[2] => mux8x1_1bit:mux3.s[2]
s[2] => mux8x1_1bit:mux2.s[2]
s[2] => mux8x1_1bit:mux1.s[2]
s[2] => mux8x1_1bit:mux0.s[2]
m[0] <= mux8x1_1bit:mux0.m
m[1] <= mux8x1_1bit:mux1.m
m[2] <= mux8x1_1bit:mux2.m
m[3] <= mux8x1_1bit:mux3.m
m[4] <= mux8x1_1bit:mux4.m
m[5] <= mux8x1_1bit:mux5.m
m[6] <= mux8x1_1bit:mux6.m
m[7] <= mux8x1_1bit:mux7.m


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux7
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux6
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux5
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux4
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux3
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux2
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux1
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|mux8x1_8bit:OutputMultiplexor|mux8x1_1bit:mux0
a => m.IN0
b => m.IN0
c => m.IN0
d => m.IN0
e => m.IN0
f => m.IN0
g => m.IN0
h => m.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
s[2] => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|TOP|MIPS_PROCESSOR:inst|lpm_constant2:inst16
result[0] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[0]
result[1] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[1]
result[2] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[2]
result[3] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[3]
result[4] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[4]
result[5] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[5]
result[6] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[6]
result[7] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[7]
result[8] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[8]
result[9] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[9]
result[10] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[10]
result[11] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[11]
result[12] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[12]
result[13] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[13]
result[14] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[14]
result[15] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[15]
result[16] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[16]
result[17] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[17]
result[18] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[18]
result[19] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[19]
result[20] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[20]
result[21] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[21]
result[22] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[22]
result[23] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[23]
result[24] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[24]
result[25] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[25]
result[26] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[26]
result[27] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[27]
result[28] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[28]
result[29] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[29]
result[30] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[30]
result[31] <= lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component.result[31]


|TOP|MIPS_PROCESSOR:inst|lpm_constant2:inst16|lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


