#include "pch.h"

namespace IntelCPU {

OpcodeShiftRot::OpcodeShiftRot(const String &mnemonic, BYTE extension)
  : Opcode2ArgMI8(mnemonic, 0xC0, extension)
  , m_clCode(     mnemonic, 0xD2, extension, ALL_GPR_ALLOWED | ALL_GPRPTR_ALLOWED | HAS_ALL_SIZEBITS)
{
}

bool OpcodeShiftRot::isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError) const {
  if(!validateIsRegisterOrMemoryOperand(op1, 1, throwOnError)) {
    return false;
  }
  return validateIsShiftAmountOperand(op2, 2, throwOnError);
}

InstructionBase OpcodeShiftRot::operator()(const InstructionOperand &op1, const InstructionOperand &op2) const {
  switch(op2.getType()) {
  case REGISTER      :
    isValidOperandCombination(op1, op2, true);
    return m_clCode(op1);
  case IMMEDIATEVALUE:
    return __super::operator()(op1,op2);
  }
  throwInvalidOperandCombination(op1,op2);
  return __super::operator()(op1,op2);
}

#define _DSHIFT_FLAGS (NONBYTE_GPR_ALLOWED | NONBYTE_GPRPTR_ALLOWED | HAS_NONBYTE_SIZEBITS)

OpcodeDoubleShift::OpcodeDoubleShift(const String &mnemonic, UINT opCL, UINT opImm)
  : Opcode3Arg(mnemonic, opImm, _DSHIFT_FLAGS | IMM8_ALLOWED)
  , m_clCode(  mnemonic, opCL , _DSHIFT_FLAGS)
{
}

bool OpcodeDoubleShift::isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3, bool throwOnError) const {
  if(!validateIsRegisterOrMemoryOperand(op1, 1, throwOnError)) {
    return false;
  }
  if(!validateIsRegisterOperand(op2, 2, throwOnError)) {
    return false;
  }
  if(!validateCompatibleSize(op1, op2, throwOnError)) {
    return false;
  }
  return validateIsShiftAmountOperand(op3,3,throwOnError);
}

InstructionBase OpcodeDoubleShift::operator()(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3) const {
  isValidOperandCombination(op1,op2,op3,true);
  switch(op3.getType()) {
  case REGISTER      :
    return m_clCode(op1,op2);
  case IMMEDIATEVALUE:
    switch(op1.getType()) {
    case REGISTER     : return InstructionBuilder(*this).setRegRegOperands(   op1.getRegister()  , op2.getRegister()).setImmediateOperand(op3,REGSIZE_BYTE);
    case MEMORYOPERAND: return InstructionBuilder(*this).setMemoryRegOperands((MemoryOperand&)op1, op2.getRegister()).setImmediateOperand(op3,REGSIZE_BYTE);
    }
    break;
  }
  throwInvalidOperandCombination(op1,op2,op3);
  return __super::operator()(op1,op2,op3);
}

}; // namespace
