<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='411' type='void llvm::RegPressureTracker::addLiveRegs(ArrayRef&lt;llvm::RegisterMaskPair&gt; Regs)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1664' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='408'>/// Force liveness of virtual registers or physical register
  /// units. Particularly useful to initialize the livein/out state of the
  /// tracker before the first call to advance/recede.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1029' u='c' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1030' u='c' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<def f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='707' ll='713' type='void llvm::RegPressureTracker::addLiveRegs(ArrayRef&lt;llvm::RegisterMaskPair&gt; Regs)'/>
<doc f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='706'>/// Force liveness of registers.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='327' u='c' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='328' u='c' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
