{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765483105373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765483105375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 11:58:24 2025 " "Processing started: Thu Dec 11 11:58:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765483105375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765483105375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA2 -c FPGA2 " "Command: quartus_sta FPGA2 -c FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765483105375 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765483105669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765483106353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765483106353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765483106471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765483106471 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765483107107 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765483107116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 46 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_nios2_qsys_0.sdc(46): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 46 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_nios2_qsys_0.sdc(46): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107123 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 47 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_nios2_qsys_0.sdc(47): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 47 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_nios2_qsys_0.sdc(47): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107127 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 48 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_nios2_qsys_0.sdc(48): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 48 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_nios2_qsys_0.sdc(48): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107130 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 49 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_nios2_qsys_0.sdc(49): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 49 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_nios2_qsys_0.sdc(49): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107133 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 50 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_nios2_qsys_0.sdc(50): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107135 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 51 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(51): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 51 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(51): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_nios2_qsys_0_jtag_sr*    -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_nios2_qsys_0_jtag_sr*    -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107141 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 52 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(52): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107148 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 53 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(53): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765483107151 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1765483107152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765483107158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1765483107158 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1765483107158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1765483107159 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1765483107159 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765483107159 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1765483107173 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765483107176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107244 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765483107255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765483107289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765483107647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765483107708 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1765483107708 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1765483107708 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1765483107708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765483107814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765483107911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1765483107911 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1765483107911 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1765483107911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765483107952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765483108435 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765483108436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765483108502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 11:58:28 2025 " "Processing ended: Thu Dec 11 11:58:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765483108502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765483108502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765483108502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765483108502 ""}
