
task2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005eac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017ec  0800604c  0800604c  0001604c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007838  08007838  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08007838  08007838  00017838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007840  08007840  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007840  08007840  00017840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007844  08007844  00017844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007848  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  20000088  080078d0  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  080078d0  00020350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eef7  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002426  00000000  00000000  0002efaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec8  00000000  00000000  000313d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018bd6  00000000  00000000  000322a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000104ee  00000000  00000000  0004ae76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0009b702  00000000  00000000  0005b364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000f6a66  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000da8  00000000  00000000  000f6ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000048e8  00000000  00000000  000f7860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006034 	.word	0x08006034

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08006034 	.word	0x08006034

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <klav>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int pr1 = 0, pr2 = 0, pr3 = 0, pr4 = 0, pr5 = 0, pr6 = 0, pr7 = 0, pr8 = 0,
pr9 = 0, pr10 = 0, pr11 = 0, pr12 = 0, pr13 = 0, pr14 = 0, pr15 = 0, pr16 = 0;

int klav() {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8000588:	2200      	movs	r2, #0
 800058a:	2140      	movs	r1, #64	; 0x40
 800058c:	4897      	ldr	r0, [pc, #604]	; (80007ec <klav+0x268>)
 800058e:	f003 f991 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000592:	2201      	movs	r2, #1
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	4895      	ldr	r0, [pc, #596]	; (80007ec <klav+0x268>)
 8000598:	f003 f98c 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 800059c:	2201      	movs	r2, #1
 800059e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005a2:	4892      	ldr	r0, [pc, #584]	; (80007ec <klav+0x268>)
 80005a4:	f003 f986 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80005a8:	2201      	movs	r2, #1
 80005aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005ae:	488f      	ldr	r0, [pc, #572]	; (80007ec <klav+0x268>)
 80005b0:	f003 f980 	bl	80038b4 <HAL_GPIO_WritePin>

    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) != GPIO_PIN_SET) {
 80005b4:	2120      	movs	r1, #32
 80005b6:	488d      	ldr	r0, [pc, #564]	; (80007ec <klav+0x268>)
 80005b8:	f003 f964 	bl	8003884 <HAL_GPIO_ReadPin>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d009      	beq.n	80005d6 <klav+0x52>
        if (pr1 == 0) return 1;
 80005c2:	4b8b      	ldr	r3, [pc, #556]	; (80007f0 <klav+0x26c>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d101      	bne.n	80005ce <klav+0x4a>
 80005ca:	2301      	movs	r3, #1
 80005cc:	e195      	b.n	80008fa <klav+0x376>
        pr1 = 1;
 80005ce:	4b88      	ldr	r3, [pc, #544]	; (80007f0 <klav+0x26c>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	e002      	b.n	80005dc <klav+0x58>
    }
    else pr1 = 0;
 80005d6:	4b86      	ldr	r3, [pc, #536]	; (80007f0 <klav+0x26c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) != GPIO_PIN_SET) {
 80005dc:	2110      	movs	r1, #16
 80005de:	4883      	ldr	r0, [pc, #524]	; (80007ec <klav+0x268>)
 80005e0:	f003 f950 	bl	8003884 <HAL_GPIO_ReadPin>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d009      	beq.n	80005fe <klav+0x7a>
        if (pr2 == 0) return 2;
 80005ea:	4b82      	ldr	r3, [pc, #520]	; (80007f4 <klav+0x270>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d101      	bne.n	80005f6 <klav+0x72>
 80005f2:	2302      	movs	r3, #2
 80005f4:	e181      	b.n	80008fa <klav+0x376>
        pr2 = 1;
 80005f6:	4b7f      	ldr	r3, [pc, #508]	; (80007f4 <klav+0x270>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	e002      	b.n	8000604 <klav+0x80>
    }
    else pr2 = 0;
 80005fe:	4b7d      	ldr	r3, [pc, #500]	; (80007f4 <klav+0x270>)
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) != GPIO_PIN_SET) {
 8000604:	2108      	movs	r1, #8
 8000606:	4879      	ldr	r0, [pc, #484]	; (80007ec <klav+0x268>)
 8000608:	f003 f93c 	bl	8003884 <HAL_GPIO_ReadPin>
 800060c:	4603      	mov	r3, r0
 800060e:	2b01      	cmp	r3, #1
 8000610:	d009      	beq.n	8000626 <klav+0xa2>
        if (pr3 == 0) return 3;
 8000612:	4b79      	ldr	r3, [pc, #484]	; (80007f8 <klav+0x274>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d101      	bne.n	800061e <klav+0x9a>
 800061a:	2303      	movs	r3, #3
 800061c:	e16d      	b.n	80008fa <klav+0x376>
        pr3 = 1;
 800061e:	4b76      	ldr	r3, [pc, #472]	; (80007f8 <klav+0x274>)
 8000620:	2201      	movs	r2, #1
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	e002      	b.n	800062c <klav+0xa8>
    }
    else pr3 = 0;
 8000626:	4b74      	ldr	r3, [pc, #464]	; (80007f8 <klav+0x274>)
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) != GPIO_PIN_SET) {
 800062c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000630:	4872      	ldr	r0, [pc, #456]	; (80007fc <klav+0x278>)
 8000632:	f003 f927 	bl	8003884 <HAL_GPIO_ReadPin>
 8000636:	4603      	mov	r3, r0
 8000638:	2b01      	cmp	r3, #1
 800063a:	d009      	beq.n	8000650 <klav+0xcc>
        if (pr4 == 0) return 4;
 800063c:	4b70      	ldr	r3, [pc, #448]	; (8000800 <klav+0x27c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d101      	bne.n	8000648 <klav+0xc4>
 8000644:	2304      	movs	r3, #4
 8000646:	e158      	b.n	80008fa <klav+0x376>
        pr4 = 1;
 8000648:	4b6d      	ldr	r3, [pc, #436]	; (8000800 <klav+0x27c>)
 800064a:	2201      	movs	r2, #1
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	e002      	b.n	8000656 <klav+0xd2>
    }
    else pr4 = 0;
 8000650:	4b6b      	ldr	r3, [pc, #428]	; (8000800 <klav+0x27c>)
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 8000656:	2201      	movs	r2, #1
 8000658:	2140      	movs	r1, #64	; 0x40
 800065a:	4864      	ldr	r0, [pc, #400]	; (80007ec <klav+0x268>)
 800065c:	f003 f92a 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8000660:	2200      	movs	r2, #0
 8000662:	2180      	movs	r1, #128	; 0x80
 8000664:	4861      	ldr	r0, [pc, #388]	; (80007ec <klav+0x268>)
 8000666:	f003 f925 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000670:	485e      	ldr	r0, [pc, #376]	; (80007ec <klav+0x268>)
 8000672:	f003 f91f 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8000676:	2201      	movs	r2, #1
 8000678:	f44f 7100 	mov.w	r1, #512	; 0x200
 800067c:	485b      	ldr	r0, [pc, #364]	; (80007ec <klav+0x268>)
 800067e:	f003 f919 	bl	80038b4 <HAL_GPIO_WritePin>

    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) != GPIO_PIN_SET) {
 8000682:	2120      	movs	r1, #32
 8000684:	4859      	ldr	r0, [pc, #356]	; (80007ec <klav+0x268>)
 8000686:	f003 f8fd 	bl	8003884 <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b01      	cmp	r3, #1
 800068e:	d009      	beq.n	80006a4 <klav+0x120>
        if (pr5 == 0) return 5;
 8000690:	4b5c      	ldr	r3, [pc, #368]	; (8000804 <klav+0x280>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d101      	bne.n	800069c <klav+0x118>
 8000698:	2305      	movs	r3, #5
 800069a:	e12e      	b.n	80008fa <klav+0x376>
        pr5 = 1;
 800069c:	4b59      	ldr	r3, [pc, #356]	; (8000804 <klav+0x280>)
 800069e:	2201      	movs	r2, #1
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	e002      	b.n	80006aa <klav+0x126>
    }
    else pr5 = 0;
 80006a4:	4b57      	ldr	r3, [pc, #348]	; (8000804 <klav+0x280>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) != GPIO_PIN_SET) {
 80006aa:	2110      	movs	r1, #16
 80006ac:	484f      	ldr	r0, [pc, #316]	; (80007ec <klav+0x268>)
 80006ae:	f003 f8e9 	bl	8003884 <HAL_GPIO_ReadPin>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d009      	beq.n	80006cc <klav+0x148>
        if (pr6 == 0) return 6;
 80006b8:	4b53      	ldr	r3, [pc, #332]	; (8000808 <klav+0x284>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d101      	bne.n	80006c4 <klav+0x140>
 80006c0:	2306      	movs	r3, #6
 80006c2:	e11a      	b.n	80008fa <klav+0x376>
        pr6 = 1;
 80006c4:	4b50      	ldr	r3, [pc, #320]	; (8000808 <klav+0x284>)
 80006c6:	2201      	movs	r2, #1
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	e002      	b.n	80006d2 <klav+0x14e>
    }
    else pr6 = 0;
 80006cc:	4b4e      	ldr	r3, [pc, #312]	; (8000808 <klav+0x284>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) != GPIO_PIN_SET) {
 80006d2:	2108      	movs	r1, #8
 80006d4:	4845      	ldr	r0, [pc, #276]	; (80007ec <klav+0x268>)
 80006d6:	f003 f8d5 	bl	8003884 <HAL_GPIO_ReadPin>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b01      	cmp	r3, #1
 80006de:	d009      	beq.n	80006f4 <klav+0x170>
        if (pr7 == 0) return 7;
 80006e0:	4b4a      	ldr	r3, [pc, #296]	; (800080c <klav+0x288>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d101      	bne.n	80006ec <klav+0x168>
 80006e8:	2307      	movs	r3, #7
 80006ea:	e106      	b.n	80008fa <klav+0x376>
        pr7 = 1;
 80006ec:	4b47      	ldr	r3, [pc, #284]	; (800080c <klav+0x288>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	e002      	b.n	80006fa <klav+0x176>
    }
    else pr7 = 0;
 80006f4:	4b45      	ldr	r3, [pc, #276]	; (800080c <klav+0x288>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) != GPIO_PIN_SET) {
 80006fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006fe:	483f      	ldr	r0, [pc, #252]	; (80007fc <klav+0x278>)
 8000700:	f003 f8c0 	bl	8003884 <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	2b01      	cmp	r3, #1
 8000708:	d009      	beq.n	800071e <klav+0x19a>
        if (pr8 == 0) return 8;
 800070a:	4b41      	ldr	r3, [pc, #260]	; (8000810 <klav+0x28c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d101      	bne.n	8000716 <klav+0x192>
 8000712:	2308      	movs	r3, #8
 8000714:	e0f1      	b.n	80008fa <klav+0x376>
        pr8 = 1;
 8000716:	4b3e      	ldr	r3, [pc, #248]	; (8000810 <klav+0x28c>)
 8000718:	2201      	movs	r2, #1
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	e002      	b.n	8000724 <klav+0x1a0>
    }
    else pr8 = 0;
 800071e:	4b3c      	ldr	r3, [pc, #240]	; (8000810 <klav+0x28c>)
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 8000724:	2201      	movs	r2, #1
 8000726:	2140      	movs	r1, #64	; 0x40
 8000728:	4830      	ldr	r0, [pc, #192]	; (80007ec <klav+0x268>)
 800072a:	f003 f8c3 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800072e:	2201      	movs	r2, #1
 8000730:	2180      	movs	r1, #128	; 0x80
 8000732:	482e      	ldr	r0, [pc, #184]	; (80007ec <klav+0x268>)
 8000734:	f003 f8be 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8000738:	2200      	movs	r2, #0
 800073a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800073e:	482b      	ldr	r0, [pc, #172]	; (80007ec <klav+0x268>)
 8000740:	f003 f8b8 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 7100 	mov.w	r1, #512	; 0x200
 800074a:	4828      	ldr	r0, [pc, #160]	; (80007ec <klav+0x268>)
 800074c:	f003 f8b2 	bl	80038b4 <HAL_GPIO_WritePin>

    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) != GPIO_PIN_SET) {
 8000750:	2120      	movs	r1, #32
 8000752:	4826      	ldr	r0, [pc, #152]	; (80007ec <klav+0x268>)
 8000754:	f003 f896 	bl	8003884 <HAL_GPIO_ReadPin>
 8000758:	4603      	mov	r3, r0
 800075a:	2b01      	cmp	r3, #1
 800075c:	d009      	beq.n	8000772 <klav+0x1ee>
        if (pr9 == 0) return 9;
 800075e:	4b2d      	ldr	r3, [pc, #180]	; (8000814 <klav+0x290>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d101      	bne.n	800076a <klav+0x1e6>
 8000766:	2309      	movs	r3, #9
 8000768:	e0c7      	b.n	80008fa <klav+0x376>
        pr9 = 1;
 800076a:	4b2a      	ldr	r3, [pc, #168]	; (8000814 <klav+0x290>)
 800076c:	2201      	movs	r2, #1
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	e002      	b.n	8000778 <klav+0x1f4>
    }
    else pr9 = 0;
 8000772:	4b28      	ldr	r3, [pc, #160]	; (8000814 <klav+0x290>)
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) != GPIO_PIN_SET) {
 8000778:	2110      	movs	r1, #16
 800077a:	481c      	ldr	r0, [pc, #112]	; (80007ec <klav+0x268>)
 800077c:	f003 f882 	bl	8003884 <HAL_GPIO_ReadPin>
 8000780:	4603      	mov	r3, r0
 8000782:	2b01      	cmp	r3, #1
 8000784:	d009      	beq.n	800079a <klav+0x216>
        if (pr10 == 0) return 10;
 8000786:	4b24      	ldr	r3, [pc, #144]	; (8000818 <klav+0x294>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d101      	bne.n	8000792 <klav+0x20e>
 800078e:	230a      	movs	r3, #10
 8000790:	e0b3      	b.n	80008fa <klav+0x376>
        pr10 = 1;
 8000792:	4b21      	ldr	r3, [pc, #132]	; (8000818 <klav+0x294>)
 8000794:	2201      	movs	r2, #1
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	e002      	b.n	80007a0 <klav+0x21c>
    }
    else pr10 = 0;
 800079a:	4b1f      	ldr	r3, [pc, #124]	; (8000818 <klav+0x294>)
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) != GPIO_PIN_SET) {
 80007a0:	2108      	movs	r1, #8
 80007a2:	4812      	ldr	r0, [pc, #72]	; (80007ec <klav+0x268>)
 80007a4:	f003 f86e 	bl	8003884 <HAL_GPIO_ReadPin>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d009      	beq.n	80007c2 <klav+0x23e>
        if (pr11 == 0) return 11;
 80007ae:	4b1b      	ldr	r3, [pc, #108]	; (800081c <klav+0x298>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d101      	bne.n	80007ba <klav+0x236>
 80007b6:	230b      	movs	r3, #11
 80007b8:	e09f      	b.n	80008fa <klav+0x376>
        pr11 = 1;
 80007ba:	4b18      	ldr	r3, [pc, #96]	; (800081c <klav+0x298>)
 80007bc:	2201      	movs	r2, #1
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	e002      	b.n	80007c8 <klav+0x244>
    }
    else pr11 = 0;
 80007c2:	4b16      	ldr	r3, [pc, #88]	; (800081c <klav+0x298>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) != GPIO_PIN_SET) {
 80007c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007cc:	480b      	ldr	r0, [pc, #44]	; (80007fc <klav+0x278>)
 80007ce:	f003 f859 	bl	8003884 <HAL_GPIO_ReadPin>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d025      	beq.n	8000824 <klav+0x2a0>
        if (pr12 == 0) return 12;
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <klav+0x29c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d101      	bne.n	80007e4 <klav+0x260>
 80007e0:	230c      	movs	r3, #12
 80007e2:	e08a      	b.n	80008fa <klav+0x376>
        pr12 = 1;
 80007e4:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <klav+0x29c>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	e01e      	b.n	800082a <klav+0x2a6>
 80007ec:	40020400 	.word	0x40020400
 80007f0:	200001f0 	.word	0x200001f0
 80007f4:	200001f4 	.word	0x200001f4
 80007f8:	200001f8 	.word	0x200001f8
 80007fc:	40020000 	.word	0x40020000
 8000800:	200001fc 	.word	0x200001fc
 8000804:	20000200 	.word	0x20000200
 8000808:	20000204 	.word	0x20000204
 800080c:	20000208 	.word	0x20000208
 8000810:	2000020c 	.word	0x2000020c
 8000814:	20000210 	.word	0x20000210
 8000818:	20000214 	.word	0x20000214
 800081c:	20000218 	.word	0x20000218
 8000820:	2000021c 	.word	0x2000021c
    }
    else pr12 = 0;
 8000824:	4b36      	ldr	r3, [pc, #216]	; (8000900 <klav+0x37c>)
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 800082a:	2201      	movs	r2, #1
 800082c:	2140      	movs	r1, #64	; 0x40
 800082e:	4835      	ldr	r0, [pc, #212]	; (8000904 <klav+0x380>)
 8000830:	f003 f840 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000834:	2201      	movs	r2, #1
 8000836:	2180      	movs	r1, #128	; 0x80
 8000838:	4832      	ldr	r0, [pc, #200]	; (8000904 <klav+0x380>)
 800083a:	f003 f83b 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000844:	482f      	ldr	r0, [pc, #188]	; (8000904 <klav+0x380>)
 8000846:	f003 f835 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000850:	482c      	ldr	r0, [pc, #176]	; (8000904 <klav+0x380>)
 8000852:	f003 f82f 	bl	80038b4 <HAL_GPIO_WritePin>

    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) != GPIO_PIN_SET) {
 8000856:	2120      	movs	r1, #32
 8000858:	482a      	ldr	r0, [pc, #168]	; (8000904 <klav+0x380>)
 800085a:	f003 f813 	bl	8003884 <HAL_GPIO_ReadPin>
 800085e:	4603      	mov	r3, r0
 8000860:	2b01      	cmp	r3, #1
 8000862:	d009      	beq.n	8000878 <klav+0x2f4>
        if (pr13 == 0) return 13;
 8000864:	4b28      	ldr	r3, [pc, #160]	; (8000908 <klav+0x384>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d101      	bne.n	8000870 <klav+0x2ec>
 800086c:	230d      	movs	r3, #13
 800086e:	e044      	b.n	80008fa <klav+0x376>
        pr13 = 1;
 8000870:	4b25      	ldr	r3, [pc, #148]	; (8000908 <klav+0x384>)
 8000872:	2201      	movs	r2, #1
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	e002      	b.n	800087e <klav+0x2fa>
    }
    else pr13 = 0;
 8000878:	4b23      	ldr	r3, [pc, #140]	; (8000908 <klav+0x384>)
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) != GPIO_PIN_SET) {
 800087e:	2110      	movs	r1, #16
 8000880:	4820      	ldr	r0, [pc, #128]	; (8000904 <klav+0x380>)
 8000882:	f002 ffff 	bl	8003884 <HAL_GPIO_ReadPin>
 8000886:	4603      	mov	r3, r0
 8000888:	2b01      	cmp	r3, #1
 800088a:	d009      	beq.n	80008a0 <klav+0x31c>
        if (pr14 == 0) return 14;
 800088c:	4b1f      	ldr	r3, [pc, #124]	; (800090c <klav+0x388>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d101      	bne.n	8000898 <klav+0x314>
 8000894:	230e      	movs	r3, #14
 8000896:	e030      	b.n	80008fa <klav+0x376>
        pr14 = 1;
 8000898:	4b1c      	ldr	r3, [pc, #112]	; (800090c <klav+0x388>)
 800089a:	2201      	movs	r2, #1
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	e002      	b.n	80008a6 <klav+0x322>
    }
    else pr14 = 0;
 80008a0:	4b1a      	ldr	r3, [pc, #104]	; (800090c <klav+0x388>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) != GPIO_PIN_SET) {
 80008a6:	2108      	movs	r1, #8
 80008a8:	4816      	ldr	r0, [pc, #88]	; (8000904 <klav+0x380>)
 80008aa:	f002 ffeb 	bl	8003884 <HAL_GPIO_ReadPin>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d009      	beq.n	80008c8 <klav+0x344>
        if (pr15 == 0) return 15;
 80008b4:	4b16      	ldr	r3, [pc, #88]	; (8000910 <klav+0x38c>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d101      	bne.n	80008c0 <klav+0x33c>
 80008bc:	230f      	movs	r3, #15
 80008be:	e01c      	b.n	80008fa <klav+0x376>
        pr15 = 1;
 80008c0:	4b13      	ldr	r3, [pc, #76]	; (8000910 <klav+0x38c>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	e002      	b.n	80008ce <klav+0x34a>
    }
    else pr15 = 0;
 80008c8:	4b11      	ldr	r3, [pc, #68]	; (8000910 <klav+0x38c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) != GPIO_PIN_SET) {
 80008ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008d2:	4810      	ldr	r0, [pc, #64]	; (8000914 <klav+0x390>)
 80008d4:	f002 ffd6 	bl	8003884 <HAL_GPIO_ReadPin>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d009      	beq.n	80008f2 <klav+0x36e>
        if (pr16 == 0) return 16;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <klav+0x394>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d101      	bne.n	80008ea <klav+0x366>
 80008e6:	2310      	movs	r3, #16
 80008e8:	e007      	b.n	80008fa <klav+0x376>
        pr16 = 1;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <klav+0x394>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	e002      	b.n	80008f8 <klav+0x374>
    }
    else pr16 = 0;
 80008f2:	4b09      	ldr	r3, [pc, #36]	; (8000918 <klav+0x394>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]

    return 0;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	2000021c 	.word	0x2000021c
 8000904:	40020400 	.word	0x40020400
 8000908:	20000220 	.word	0x20000220
 800090c:	20000224 	.word	0x20000224
 8000910:	20000228 	.word	0x20000228
 8000914:	40020000 	.word	0x40020000
 8000918:	2000022c 	.word	0x2000022c

0800091c <read_joystick>:

void read_joystick(int *x, int *y) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	6039      	str	r1, [r7, #0]
    // Запускаем АЦП преобразование
    HAL_ADC_Start(&hadc1);
 8000926:	4818      	ldr	r0, [pc, #96]	; (8000988 <read_joystick+0x6c>)
 8000928:	f001 fe8e 	bl	8002648 <HAL_ADC_Start>

    // Читаем оба канала последовательно (Scan Mode)
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800092c:	210a      	movs	r1, #10
 800092e:	4816      	ldr	r0, [pc, #88]	; (8000988 <read_joystick+0x6c>)
 8000930:	f001 ff71 	bl	8002816 <HAL_ADC_PollForConversion>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d106      	bne.n	8000948 <read_joystick+0x2c>
        adc_vals[0] = HAL_ADC_GetValue(&hadc1); // X (PA0)
 800093a:	4813      	ldr	r0, [pc, #76]	; (8000988 <read_joystick+0x6c>)
 800093c:	f001 fff6 	bl	800292c <HAL_ADC_GetValue>
 8000940:	4603      	mov	r3, r0
 8000942:	b29a      	uxth	r2, r3
 8000944:	4b11      	ldr	r3, [pc, #68]	; (800098c <read_joystick+0x70>)
 8000946:	801a      	strh	r2, [r3, #0]
    }

    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000948:	210a      	movs	r1, #10
 800094a:	480f      	ldr	r0, [pc, #60]	; (8000988 <read_joystick+0x6c>)
 800094c:	f001 ff63 	bl	8002816 <HAL_ADC_PollForConversion>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d106      	bne.n	8000964 <read_joystick+0x48>
        adc_vals[1] = HAL_ADC_GetValue(&hadc1); // Y (PA1)
 8000956:	480c      	ldr	r0, [pc, #48]	; (8000988 <read_joystick+0x6c>)
 8000958:	f001 ffe8 	bl	800292c <HAL_ADC_GetValue>
 800095c:	4603      	mov	r3, r0
 800095e:	b29a      	uxth	r2, r3
 8000960:	4b0a      	ldr	r3, [pc, #40]	; (800098c <read_joystick+0x70>)
 8000962:	805a      	strh	r2, [r3, #2]
    }

    HAL_ADC_Stop(&hadc1);
 8000964:	4808      	ldr	r0, [pc, #32]	; (8000988 <read_joystick+0x6c>)
 8000966:	f001 ff23 	bl	80027b0 <HAL_ADC_Stop>

    *x = (int)adc_vals[0];
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <read_joystick+0x70>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	461a      	mov	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	601a      	str	r2, [r3, #0]
    *y = (int)adc_vals[1];
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <read_joystick+0x70>)
 8000976:	885b      	ldrh	r3, [r3, #2]
 8000978:	461a      	mov	r2, r3
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	601a      	str	r2, [r3, #0]
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200000a4 	.word	0x200000a4
 800098c:	200001ec 	.word	0x200001ec

08000990 <get_joystick_direction>:

int get_joystick_direction(int x, int y) {
 8000990:	b480      	push	{r7}
 8000992:	b087      	sub	sp, #28
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
    const int DEAD_ZONE = 600;
 800099a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800099e:	613b      	str	r3, [r7, #16]
    const int CENTER = 2048;
 80009a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009a4:	60fb      	str	r3, [r7, #12]

    // none
    int d = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
    // right
    if (x > CENTER + DEAD_ZONE && abs(y - CENTER) < DEAD_ZONE) {
 80009aa:	68fa      	ldr	r2, [r7, #12]
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	4413      	add	r3, r2
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	dd0b      	ble.n	80009ce <get_joystick_direction+0x3e>
 80009b6:	683a      	ldr	r2, [r7, #0]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	1ad3      	subs	r3, r2, r3
 80009bc:	2b00      	cmp	r3, #0
 80009be:	bfb8      	it	lt
 80009c0:	425b      	neglt	r3, r3
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	dd02      	ble.n	80009ce <get_joystick_direction+0x3e>
        d = 8;
 80009c8:	2308      	movs	r3, #8
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	e034      	b.n	8000a38 <get_joystick_direction+0xa8>
    }
    // left
    else if (x < CENTER - DEAD_ZONE && abs(y - CENTER) < DEAD_ZONE) {
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	da0b      	bge.n	80009f2 <get_joystick_direction+0x62>
 80009da:	683a      	ldr	r2, [r7, #0]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	bfb8      	it	lt
 80009e4:	425b      	neglt	r3, r3
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dd02      	ble.n	80009f2 <get_joystick_direction+0x62>
        d = 6;
 80009ec:	2306      	movs	r3, #6
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	e022      	b.n	8000a38 <get_joystick_direction+0xa8>
    }
    // down
    else if (abs(x - CENTER) < DEAD_ZONE && y < CENTER - DEAD_ZONE) {
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	1ad3      	subs	r3, r2, r3
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	bfb8      	it	lt
 80009fc:	425b      	neglt	r3, r3
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dd08      	ble.n	8000a16 <get_joystick_direction+0x86>
 8000a04:	68fa      	ldr	r2, [r7, #12]
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	683a      	ldr	r2, [r7, #0]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	da02      	bge.n	8000a16 <get_joystick_direction+0x86>
        d = 3;
 8000a10:	2303      	movs	r3, #3
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	e010      	b.n	8000a38 <get_joystick_direction+0xa8>
    }
    // up
    else if (abs(x - CENTER) < DEAD_ZONE && y > CENTER + DEAD_ZONE) {
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	bfb8      	it	lt
 8000a20:	425b      	neglt	r3, r3
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	dd07      	ble.n	8000a38 <get_joystick_direction+0xa8>
 8000a28:	68fa      	ldr	r2, [r7, #12]
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	683a      	ldr	r2, [r7, #0]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	dd01      	ble.n	8000a38 <get_joystick_direction+0xa8>
        d = 11;
 8000a34:	230b      	movs	r3, #11
 8000a36:	617b      	str	r3, [r7, #20]
    }
    return d;
 8000a38:	697b      	ldr	r3, [r7, #20]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	371c      	adds	r7, #28
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <draw_block>:
int score = 0;
int gameover = 0;
int game_paused = 1;
volatile uint8_t update_flag = 0;

void draw_block(int x, int y, uint16_t color) {
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b088      	sub	sp, #32
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	60f8      	str	r0, [r7, #12]
 8000a4e:	60b9      	str	r1, [r7, #8]
 8000a50:	4613      	mov	r3, r2
 8000a52:	80fb      	strh	r3, [r7, #6]
    int px = x * 5 + 40;
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	4613      	mov	r3, r2
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	4413      	add	r3, r2
 8000a5c:	3328      	adds	r3, #40	; 0x28
 8000a5e:	617b      	str	r3, [r7, #20]
    int py = y * 5 + 20;
 8000a60:	68ba      	ldr	r2, [r7, #8]
 8000a62:	4613      	mov	r3, r2
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	4413      	add	r3, r2
 8000a68:	3314      	adds	r3, #20
 8000a6a:	613b      	str	r3, [r7, #16]
    for (int dy = 0; dy < 5; dy++) {
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61fb      	str	r3, [r7, #28]
 8000a70:	e025      	b.n	8000abe <draw_block+0x78>
        for (int dx = 0; dx < 5; dx++) {
 8000a72:	2300      	movs	r3, #0
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	e01c      	b.n	8000ab2 <draw_block+0x6c>
            if (px + dx < 128 && py + dy < 160) {
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	2b7f      	cmp	r3, #127	; 0x7f
 8000a80:	dc14      	bgt.n	8000aac <draw_block+0x66>
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	69fb      	ldr	r3, [r7, #28]
 8000a86:	4413      	add	r3, r2
 8000a88:	2b9f      	cmp	r3, #159	; 0x9f
 8000a8a:	dc0f      	bgt.n	8000aac <draw_block+0x66>
                ST7735_DrawPixel(px + dx, py + dy, color);
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	b29a      	uxth	r2, r3
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	4413      	add	r3, r2
 8000a96:	b298      	uxth	r0, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	4413      	add	r3, r2
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	88fa      	ldrh	r2, [r7, #6]
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f001 f914 	bl	8001cd4 <ST7735_DrawPixel>
        for (int dx = 0; dx < 5; dx++) {
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	61bb      	str	r3, [r7, #24]
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	2b04      	cmp	r3, #4
 8000ab6:	dddf      	ble.n	8000a78 <draw_block+0x32>
    for (int dy = 0; dy < 5; dy++) {
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	3301      	adds	r3, #1
 8000abc:	61fb      	str	r3, [r7, #28]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	ddd6      	ble.n	8000a72 <draw_block+0x2c>
            }
        }
    }
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	3720      	adds	r7, #32
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <can_move>:

int can_move(int dx, int dy) {
 8000ad0:	b480      	push	{r7}
 8000ad2:	b087      	sub	sp, #28
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 4; i++) {
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]
 8000ade:	e034      	b.n	8000b4a <can_move+0x7a>
        int nx = current.x + current.blocks[i][0] + dx;
 8000ae0:	4b1f      	ldr	r3, [pc, #124]	; (8000b60 <can_move+0x90>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	491e      	ldr	r1, [pc, #120]	; (8000b60 <can_move+0x90>)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8000aee:	4413      	add	r3, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	4413      	add	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        int ny = current.y + current.blocks[i][1] + dy;
 8000af6:	4b1a      	ldr	r3, [pc, #104]	; (8000b60 <can_move+0x90>)
 8000af8:	685a      	ldr	r2, [r3, #4]
 8000afa:	4919      	ldr	r1, [pc, #100]	; (8000b60 <can_move+0x90>)
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	00db      	lsls	r3, r3, #3
 8000b00:	440b      	add	r3, r1
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	4413      	add	r3, r2
 8000b06:	683a      	ldr	r2, [r7, #0]
 8000b08:	4413      	add	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]
        if (nx < 0 || nx >= BOARD_WIDTH || ny >= BOARD_HEIGHT) return 0;
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	db05      	blt.n	8000b1e <can_move+0x4e>
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	2b09      	cmp	r3, #9
 8000b16:	dc02      	bgt.n	8000b1e <can_move+0x4e>
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2b13      	cmp	r3, #19
 8000b1c:	dd01      	ble.n	8000b22 <can_move+0x52>
 8000b1e:	2300      	movs	r3, #0
 8000b20:	e017      	b.n	8000b52 <can_move+0x82>
        if (ny >= 0 && board[ny][nx]) return 0;
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	db0d      	blt.n	8000b44 <can_move+0x74>
 8000b28:	490e      	ldr	r1, [pc, #56]	; (8000b64 <can_move+0x94>)
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	4413      	add	r3, r2
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	18ca      	adds	r2, r1, r3
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	4413      	add	r3, r2
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <can_move+0x74>
 8000b40:	2300      	movs	r3, #0
 8000b42:	e006      	b.n	8000b52 <can_move+0x82>
    for (int i = 0; i < 4; i++) {
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	3301      	adds	r3, #1
 8000b48:	617b      	str	r3, [r7, #20]
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	2b03      	cmp	r3, #3
 8000b4e:	ddc7      	ble.n	8000ae0 <can_move+0x10>
    }
    return 1;
 8000b50:	2301      	movs	r3, #1
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	371c      	adds	r7, #28
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	200002f8 	.word	0x200002f8
 8000b64:	20000230 	.word	0x20000230

08000b68 <rotate_piece>:

void rotate_piece() {
 8000b68:	b4b0      	push	{r4, r5, r7}
 8000b6a:	b08f      	sub	sp, #60	; 0x3c
 8000b6c:	af00      	add	r7, sp, #0
    if (game_paused || gameover) return;
 8000b6e:	4b3c      	ldr	r3, [pc, #240]	; (8000c60 <rotate_piece+0xf8>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d16e      	bne.n	8000c54 <rotate_piece+0xec>
 8000b76:	4b3b      	ldr	r3, [pc, #236]	; (8000c64 <rotate_piece+0xfc>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d16a      	bne.n	8000c54 <rotate_piece+0xec>

    int rotated_blocks[4][2];
    for (int i = 0; i < 4; i++) {
 8000b7e:	2300      	movs	r3, #0
 8000b80:	637b      	str	r3, [r7, #52]	; 0x34
 8000b82:	e019      	b.n	8000bb8 <rotate_piece+0x50>
        rotated_blocks[i][0] = -current.blocks[i][1];
 8000b84:	4a38      	ldr	r2, [pc, #224]	; (8000c68 <rotate_piece+0x100>)
 8000b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	4413      	add	r3, r2
 8000b8c:	68db      	ldr	r3, [r3, #12]
 8000b8e:	425a      	negs	r2, r3
 8000b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b92:	00db      	lsls	r3, r3, #3
 8000b94:	3338      	adds	r3, #56	; 0x38
 8000b96:	443b      	add	r3, r7
 8000b98:	f843 2c34 	str.w	r2, [r3, #-52]
        rotated_blocks[i][1] = current.blocks[i][0];
 8000b9c:	4a32      	ldr	r2, [pc, #200]	; (8000c68 <rotate_piece+0x100>)
 8000b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	3338      	adds	r3, #56	; 0x38
 8000bac:	443b      	add	r3, r7
 8000bae:	f843 2c30 	str.w	r2, [r3, #-48]
    for (int i = 0; i < 4; i++) {
 8000bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	637b      	str	r3, [r7, #52]	; 0x34
 8000bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	dde2      	ble.n	8000b84 <rotate_piece+0x1c>
    }

    int valid = 1;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	633b      	str	r3, [r7, #48]	; 0x30
    for (int i = 0; i < 4; i++) {
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000bc6:	e034      	b.n	8000c32 <rotate_piece+0xca>
        int nx = current.x + rotated_blocks[i][0];
 8000bc8:	4b27      	ldr	r3, [pc, #156]	; (8000c68 <rotate_piece+0x100>)
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bce:	00db      	lsls	r3, r3, #3
 8000bd0:	3338      	adds	r3, #56	; 0x38
 8000bd2:	443b      	add	r3, r7
 8000bd4:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000bd8:	4413      	add	r3, r2
 8000bda:	62bb      	str	r3, [r7, #40]	; 0x28
        int ny = current.y + rotated_blocks[i][1];
 8000bdc:	4b22      	ldr	r3, [pc, #136]	; (8000c68 <rotate_piece+0x100>)
 8000bde:	685a      	ldr	r2, [r3, #4]
 8000be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000be2:	00db      	lsls	r3, r3, #3
 8000be4:	3338      	adds	r3, #56	; 0x38
 8000be6:	443b      	add	r3, r7
 8000be8:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000bec:	4413      	add	r3, r2
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24

        if (nx < 0 || nx >= BOARD_WIDTH || ny >= BOARD_HEIGHT) {
 8000bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	db05      	blt.n	8000c02 <rotate_piece+0x9a>
 8000bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf8:	2b09      	cmp	r3, #9
 8000bfa:	dc02      	bgt.n	8000c02 <rotate_piece+0x9a>
 8000bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfe:	2b13      	cmp	r3, #19
 8000c00:	dd02      	ble.n	8000c08 <rotate_piece+0xa0>
            valid = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	633b      	str	r3, [r7, #48]	; 0x30
            break;
 8000c06:	e017      	b.n	8000c38 <rotate_piece+0xd0>
        }
        if (ny >= 0 && board[ny][nx]) {
 8000c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	db0e      	blt.n	8000c2c <rotate_piece+0xc4>
 8000c0e:	4917      	ldr	r1, [pc, #92]	; (8000c6c <rotate_piece+0x104>)
 8000c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c12:	4613      	mov	r3, r2
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	18ca      	adds	r2, r1, r3
 8000c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c1e:	4413      	add	r3, r2
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d002      	beq.n	8000c2c <rotate_piece+0xc4>
            valid = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	633b      	str	r3, [r7, #48]	; 0x30
            break;
 8000c2a:	e005      	b.n	8000c38 <rotate_piece+0xd0>
    for (int i = 0; i < 4; i++) {
 8000c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c2e:	3301      	adds	r3, #1
 8000c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c34:	2b03      	cmp	r3, #3
 8000c36:	ddc7      	ble.n	8000bc8 <rotate_piece+0x60>
        }
    }

    if (valid) {
 8000c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d00b      	beq.n	8000c56 <rotate_piece+0xee>
        memcpy(current.blocks, rotated_blocks, sizeof(current.blocks));
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <rotate_piece+0x100>)
 8000c40:	f103 0408 	add.w	r4, r3, #8
 8000c44:	1d3d      	adds	r5, r7, #4
 8000c46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000c52:	e000      	b.n	8000c56 <rotate_piece+0xee>
    if (game_paused || gameover) return;
 8000c54:	bf00      	nop
    }
}
 8000c56:	373c      	adds	r7, #60	; 0x3c
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bcb0      	pop	{r4, r5, r7}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000014 	.word	0x20000014
 8000c64:	2000032c 	.word	0x2000032c
 8000c68:	200002f8 	.word	0x200002f8
 8000c6c:	20000230 	.word	0x20000230

08000c70 <rotate_piece_counter_clockwise>:

void rotate_piece_counter_clockwise() {
 8000c70:	b4b0      	push	{r4, r5, r7}
 8000c72:	b08f      	sub	sp, #60	; 0x3c
 8000c74:	af00      	add	r7, sp, #0
    if (game_paused || gameover) return;
 8000c76:	4b3c      	ldr	r3, [pc, #240]	; (8000d68 <rotate_piece_counter_clockwise+0xf8>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d16e      	bne.n	8000d5c <rotate_piece_counter_clockwise+0xec>
 8000c7e:	4b3b      	ldr	r3, [pc, #236]	; (8000d6c <rotate_piece_counter_clockwise+0xfc>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d16a      	bne.n	8000d5c <rotate_piece_counter_clockwise+0xec>

    int rotated_blocks[4][2];
    for (int i = 0; i < 4; i++) {
 8000c86:	2300      	movs	r3, #0
 8000c88:	637b      	str	r3, [r7, #52]	; 0x34
 8000c8a:	e019      	b.n	8000cc0 <rotate_piece_counter_clockwise+0x50>
        // Поворот против часовой стрелки: (x, y) -> (y, -x)
        rotated_blocks[i][0] = current.blocks[i][1];
 8000c8c:	4a38      	ldr	r2, [pc, #224]	; (8000d70 <rotate_piece_counter_clockwise+0x100>)
 8000c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	4413      	add	r3, r2
 8000c94:	68da      	ldr	r2, [r3, #12]
 8000c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	3338      	adds	r3, #56	; 0x38
 8000c9c:	443b      	add	r3, r7
 8000c9e:	f843 2c34 	str.w	r2, [r3, #-52]
        rotated_blocks[i][1] = -current.blocks[i][0];
 8000ca2:	4a33      	ldr	r2, [pc, #204]	; (8000d70 <rotate_piece_counter_clockwise+0x100>)
 8000ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000cac:	425a      	negs	r2, r3
 8000cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	3338      	adds	r3, #56	; 0x38
 8000cb4:	443b      	add	r3, r7
 8000cb6:	f843 2c30 	str.w	r2, [r3, #-48]
    for (int i = 0; i < 4; i++) {
 8000cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	637b      	str	r3, [r7, #52]	; 0x34
 8000cc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	dde2      	ble.n	8000c8c <rotate_piece_counter_clockwise+0x1c>
    }

    int valid = 1;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	633b      	str	r3, [r7, #48]	; 0x30
    for (int i = 0; i < 4; i++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cce:	e034      	b.n	8000d3a <rotate_piece_counter_clockwise+0xca>
        int nx = current.x + rotated_blocks[i][0];
 8000cd0:	4b27      	ldr	r3, [pc, #156]	; (8000d70 <rotate_piece_counter_clockwise+0x100>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	3338      	adds	r3, #56	; 0x38
 8000cda:	443b      	add	r3, r7
 8000cdc:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
        int ny = current.y + rotated_blocks[i][1];
 8000ce4:	4b22      	ldr	r3, [pc, #136]	; (8000d70 <rotate_piece_counter_clockwise+0x100>)
 8000ce6:	685a      	ldr	r2, [r3, #4]
 8000ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cea:	00db      	lsls	r3, r3, #3
 8000cec:	3338      	adds	r3, #56	; 0x38
 8000cee:	443b      	add	r3, r7
 8000cf0:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24

        if (nx < 0 || nx >= BOARD_WIDTH || ny >= BOARD_HEIGHT) {
 8000cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	db05      	blt.n	8000d0a <rotate_piece_counter_clockwise+0x9a>
 8000cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d00:	2b09      	cmp	r3, #9
 8000d02:	dc02      	bgt.n	8000d0a <rotate_piece_counter_clockwise+0x9a>
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	2b13      	cmp	r3, #19
 8000d08:	dd02      	ble.n	8000d10 <rotate_piece_counter_clockwise+0xa0>
            valid = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	633b      	str	r3, [r7, #48]	; 0x30
            break;
 8000d0e:	e017      	b.n	8000d40 <rotate_piece_counter_clockwise+0xd0>
        }
        if (ny >= 0 && board[ny][nx]) {
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	db0e      	blt.n	8000d34 <rotate_piece_counter_clockwise+0xc4>
 8000d16:	4917      	ldr	r1, [pc, #92]	; (8000d74 <rotate_piece_counter_clockwise+0x104>)
 8000d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	18ca      	adds	r2, r1, r3
 8000d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d26:	4413      	add	r3, r2
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d002      	beq.n	8000d34 <rotate_piece_counter_clockwise+0xc4>
            valid = 0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	633b      	str	r3, [r7, #48]	; 0x30
            break;
 8000d32:	e005      	b.n	8000d40 <rotate_piece_counter_clockwise+0xd0>
    for (int i = 0; i < 4; i++) {
 8000d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d36:	3301      	adds	r3, #1
 8000d38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d3c:	2b03      	cmp	r3, #3
 8000d3e:	ddc7      	ble.n	8000cd0 <rotate_piece_counter_clockwise+0x60>
        }
    }

    if (valid) {
 8000d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d00b      	beq.n	8000d5e <rotate_piece_counter_clockwise+0xee>
        memcpy(current.blocks, rotated_blocks, sizeof(current.blocks));
 8000d46:	4b0a      	ldr	r3, [pc, #40]	; (8000d70 <rotate_piece_counter_clockwise+0x100>)
 8000d48:	f103 0408 	add.w	r4, r3, #8
 8000d4c:	1d3d      	adds	r5, r7, #4
 8000d4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d52:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000d5a:	e000      	b.n	8000d5e <rotate_piece_counter_clockwise+0xee>
    if (game_paused || gameover) return;
 8000d5c:	bf00      	nop
    }
}
 8000d5e:	373c      	adds	r7, #60	; 0x3c
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bcb0      	pop	{r4, r5, r7}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20000014 	.word	0x20000014
 8000d6c:	2000032c 	.word	0x2000032c
 8000d70:	200002f8 	.word	0x200002f8
 8000d74:	20000230 	.word	0x20000230

08000d78 <reset_game>:

void reset_game() {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
    memset(board, 0, sizeof(board));
 8000d7c:	22c8      	movs	r2, #200	; 0xc8
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4820      	ldr	r0, [pc, #128]	; (8000e04 <reset_game+0x8c>)
 8000d82:	f003 ff23 	bl	8004bcc <memset>
    score = 0;
 8000d86:	4b20      	ldr	r3, [pc, #128]	; (8000e08 <reset_game+0x90>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
    gameover = 0;
 8000d8c:	4b1f      	ldr	r3, [pc, #124]	; (8000e0c <reset_game+0x94>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
    game_paused = 1;  // Игра на паузе после сброса
 8000d92:	4b1f      	ldr	r3, [pc, #124]	; (8000e10 <reset_game+0x98>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	601a      	str	r2, [r3, #0]

    next_shape_type = rand() % 7;
 8000d98:	f004 f82e 	bl	8004df8 <rand>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	4b1d      	ldr	r3, [pc, #116]	; (8000e14 <reset_game+0x9c>)
 8000da0:	fb83 1302 	smull	r1, r3, r3, r2
 8000da4:	4413      	add	r3, r2
 8000da6:	1099      	asrs	r1, r3, #2
 8000da8:	17d3      	asrs	r3, r2, #31
 8000daa:	1ac9      	subs	r1, r1, r3
 8000dac:	460b      	mov	r3, r1
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	1a5b      	subs	r3, r3, r1
 8000db2:	1ad1      	subs	r1, r2, r3
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <reset_game+0xa0>)
 8000db6:	6019      	str	r1, [r3, #0]
    memcpy(current.blocks, SHAPES[next_shape_type], sizeof(current.blocks));
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <reset_game+0xa0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	015b      	lsls	r3, r3, #5
 8000dbe:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <reset_game+0xa4>)
 8000dc0:	4413      	add	r3, r2
 8000dc2:	2220      	movs	r2, #32
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4816      	ldr	r0, [pc, #88]	; (8000e20 <reset_game+0xa8>)
 8000dc8:	f003 fef2 	bl	8004bb0 <memcpy>
    current.color = COLORS[next_shape_type];
 8000dcc:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <reset_game+0xa0>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a14      	ldr	r2, [pc, #80]	; (8000e24 <reset_game+0xac>)
 8000dd2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000dd6:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <reset_game+0xb0>)
 8000dd8:	851a      	strh	r2, [r3, #40]	; 0x28
    current.x = BOARD_WIDTH / 2 - 1;
 8000dda:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <reset_game+0xb0>)
 8000ddc:	2204      	movs	r2, #4
 8000dde:	601a      	str	r2, [r3, #0]
    current.y = 0;
 8000de0:	4b11      	ldr	r3, [pc, #68]	; (8000e28 <reset_game+0xb0>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	605a      	str	r2, [r3, #4]

    if (!can_move(0, 0)) {
 8000de6:	2100      	movs	r1, #0
 8000de8:	2000      	movs	r0, #0
 8000dea:	f7ff fe71 	bl	8000ad0 <can_move>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d105      	bne.n	8000e00 <reset_game+0x88>
        gameover = 1;
 8000df4:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <reset_game+0x94>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	601a      	str	r2, [r3, #0]
        game_paused = 1;
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <reset_game+0x98>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	601a      	str	r2, [r3, #0]
    }
}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000230 	.word	0x20000230
 8000e08:	20000328 	.word	0x20000328
 8000e0c:	2000032c 	.word	0x2000032c
 8000e10:	20000014 	.word	0x20000014
 8000e14:	92492493 	.word	0x92492493
 8000e18:	20000324 	.word	0x20000324
 8000e1c:	08007570 	.word	0x08007570
 8000e20:	20000300 	.word	0x20000300
 8000e24:	08007650 	.word	0x08007650
 8000e28:	200002f8 	.word	0x200002f8

08000e2c <place_piece>:

void place_piece() {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	; 0x28
 8000e30:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; i++) {
 8000e32:	2300      	movs	r3, #0
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24
 8000e36:	e030      	b.n	8000e9a <place_piece+0x6e>
        int bx = current.x + current.blocks[i][0];
 8000e38:	4b6c      	ldr	r3, [pc, #432]	; (8000fec <place_piece+0x1c0>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	496b      	ldr	r1, [pc, #428]	; (8000fec <place_piece+0x1c0>)
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e40:	3301      	adds	r3, #1
 8000e42:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8000e46:	4413      	add	r3, r2
 8000e48:	607b      	str	r3, [r7, #4]
        int by = current.y + current.blocks[i][1];
 8000e4a:	4b68      	ldr	r3, [pc, #416]	; (8000fec <place_piece+0x1c0>)
 8000e4c:	685a      	ldr	r2, [r3, #4]
 8000e4e:	4967      	ldr	r1, [pc, #412]	; (8000fec <place_piece+0x1c0>)
 8000e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e52:	00db      	lsls	r3, r3, #3
 8000e54:	440b      	add	r3, r1
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	4413      	add	r3, r2
 8000e5a:	603b      	str	r3, [r7, #0]
        if (by >= 0 && by < BOARD_HEIGHT && bx >= 0 && bx < BOARD_WIDTH) {
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db18      	blt.n	8000e94 <place_piece+0x68>
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	2b13      	cmp	r3, #19
 8000e66:	dc15      	bgt.n	8000e94 <place_piece+0x68>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	db12      	blt.n	8000e94 <place_piece+0x68>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b09      	cmp	r3, #9
 8000e72:	dc0f      	bgt.n	8000e94 <place_piece+0x68>
            board[by][bx] = next_shape_type + 1;
 8000e74:	4b5e      	ldr	r3, [pc, #376]	; (8000ff0 <place_piece+0x1c4>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	b2d8      	uxtb	r0, r3
 8000e7e:	495d      	ldr	r1, [pc, #372]	; (8000ff4 <place_piece+0x1c8>)
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	4613      	mov	r3, r2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	4413      	add	r3, r2
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	18ca      	adds	r2, r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4413      	add	r3, r2
 8000e90:	4602      	mov	r2, r0
 8000e92:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e96:	3301      	adds	r3, #1
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
 8000e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	ddcb      	ble.n	8000e38 <place_piece+0xc>
        }
    }

    int lines_cleared = 0;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	623b      	str	r3, [r7, #32]
    for (int y = BOARD_HEIGHT - 1; y >= 0; y--) {
 8000ea4:	2313      	movs	r3, #19
 8000ea6:	61fb      	str	r3, [r7, #28]
 8000ea8:	e05b      	b.n	8000f62 <place_piece+0x136>
        int full = 1;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	61bb      	str	r3, [r7, #24]
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	e011      	b.n	8000ed8 <place_piece+0xac>
            if (!board[y][x]) { full = 0; break; }
 8000eb4:	494f      	ldr	r1, [pc, #316]	; (8000ff4 <place_piece+0x1c8>)
 8000eb6:	69fa      	ldr	r2, [r7, #28]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	4413      	add	r3, r2
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	18ca      	adds	r2, r1, r3
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d102      	bne.n	8000ed2 <place_piece+0xa6>
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61bb      	str	r3, [r7, #24]
 8000ed0:	e005      	b.n	8000ede <place_piece+0xb2>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	2b09      	cmp	r3, #9
 8000edc:	ddea      	ble.n	8000eb4 <place_piece+0x88>
        }
        if (full) {
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d03b      	beq.n	8000f5c <place_piece+0x130>
            lines_cleared++;
 8000ee4:	6a3b      	ldr	r3, [r7, #32]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	623b      	str	r3, [r7, #32]
            for (int yy = y; yy > 0; yy--) {
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	e021      	b.n	8000f34 <place_piece+0x108>
                for (int x = 0; x < BOARD_WIDTH; x++) {
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	e018      	b.n	8000f28 <place_piece+0xfc>
                    board[yy][x] = board[yy - 1][x];
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1e5a      	subs	r2, r3, #1
 8000efa:	493e      	ldr	r1, [pc, #248]	; (8000ff4 <place_piece+0x1c8>)
 8000efc:	4613      	mov	r3, r2
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	18ca      	adds	r2, r1, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4413      	add	r3, r2
 8000f0a:	7818      	ldrb	r0, [r3, #0]
 8000f0c:	4939      	ldr	r1, [pc, #228]	; (8000ff4 <place_piece+0x1c8>)
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	4613      	mov	r3, r2
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	4413      	add	r3, r2
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	18ca      	adds	r2, r1, r3
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4602      	mov	r2, r0
 8000f20:	701a      	strb	r2, [r3, #0]
                for (int x = 0; x < BOARD_WIDTH; x++) {
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3301      	adds	r3, #1
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2b09      	cmp	r3, #9
 8000f2c:	dde3      	ble.n	8000ef6 <place_piece+0xca>
            for (int yy = y; yy > 0; yy--) {
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	dcda      	bgt.n	8000ef0 <place_piece+0xc4>
                }
            }
            for (int x = 0; x < BOARD_WIDTH; x++) board[0][x] = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	e007      	b.n	8000f50 <place_piece+0x124>
 8000f40:	4a2c      	ldr	r2, [pc, #176]	; (8000ff4 <place_piece+0x1c8>)
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	4413      	add	r3, r2
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	2b09      	cmp	r3, #9
 8000f54:	ddf4      	ble.n	8000f40 <place_piece+0x114>
            y++;
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	61fb      	str	r3, [r7, #28]
    for (int y = BOARD_HEIGHT - 1; y >= 0; y--) {
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	61fb      	str	r3, [r7, #28]
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	daa0      	bge.n	8000eaa <place_piece+0x7e>
        }
    }

    score += lines_cleared * 100;
 8000f68:	6a3b      	ldr	r3, [r7, #32]
 8000f6a:	2264      	movs	r2, #100	; 0x64
 8000f6c:	fb03 f202 	mul.w	r2, r3, r2
 8000f70:	4b21      	ldr	r3, [pc, #132]	; (8000ff8 <place_piece+0x1cc>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a20      	ldr	r2, [pc, #128]	; (8000ff8 <place_piece+0x1cc>)
 8000f78:	6013      	str	r3, [r2, #0]

    next_shape_type = rand() % 7;
 8000f7a:	f003 ff3d 	bl	8004df8 <rand>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <place_piece+0x1d0>)
 8000f82:	fb83 1302 	smull	r1, r3, r3, r2
 8000f86:	4413      	add	r3, r2
 8000f88:	1099      	asrs	r1, r3, #2
 8000f8a:	17d3      	asrs	r3, r2, #31
 8000f8c:	1ac9      	subs	r1, r1, r3
 8000f8e:	460b      	mov	r3, r1
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	1a5b      	subs	r3, r3, r1
 8000f94:	1ad1      	subs	r1, r2, r3
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <place_piece+0x1c4>)
 8000f98:	6019      	str	r1, [r3, #0]
    memcpy(current.blocks, SHAPES[next_shape_type], sizeof(current.blocks));
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <place_piece+0x1c4>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	015b      	lsls	r3, r3, #5
 8000fa0:	4a17      	ldr	r2, [pc, #92]	; (8001000 <place_piece+0x1d4>)
 8000fa2:	4413      	add	r3, r2
 8000fa4:	2220      	movs	r2, #32
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4816      	ldr	r0, [pc, #88]	; (8001004 <place_piece+0x1d8>)
 8000faa:	f003 fe01 	bl	8004bb0 <memcpy>
    current.color = COLORS[next_shape_type];
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <place_piece+0x1c4>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a15      	ldr	r2, [pc, #84]	; (8001008 <place_piece+0x1dc>)
 8000fb4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <place_piece+0x1c0>)
 8000fba:	851a      	strh	r2, [r3, #40]	; 0x28
    current.x = BOARD_WIDTH / 2 - 1;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <place_piece+0x1c0>)
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	601a      	str	r2, [r3, #0]
    current.y = 0;
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <place_piece+0x1c0>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	605a      	str	r2, [r3, #4]

    if (!can_move(0, 0)) {
 8000fc8:	2100      	movs	r1, #0
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff fd80 	bl	8000ad0 <can_move>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d105      	bne.n	8000fe2 <place_piece+0x1b6>
        gameover = 1;
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	; (800100c <place_piece+0x1e0>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	601a      	str	r2, [r3, #0]
        game_paused = 1;
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <place_piece+0x1e4>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	601a      	str	r2, [r3, #0]
    }
}
 8000fe2:	bf00      	nop
 8000fe4:	3728      	adds	r7, #40	; 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200002f8 	.word	0x200002f8
 8000ff0:	20000324 	.word	0x20000324
 8000ff4:	20000230 	.word	0x20000230
 8000ff8:	20000328 	.word	0x20000328
 8000ffc:	92492493 	.word	0x92492493
 8001000:	08007570 	.word	0x08007570
 8001004:	20000300 	.word	0x20000300
 8001008:	08007650 	.word	0x08007650
 800100c:	2000032c 	.word	0x2000032c
 8001010:	20000014 	.word	0x20000014

08001014 <new_game>:

void new_game() {
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    memset(board, 0, sizeof(board));
 8001018:	22c8      	movs	r2, #200	; 0xc8
 800101a:	2100      	movs	r1, #0
 800101c:	4820      	ldr	r0, [pc, #128]	; (80010a0 <new_game+0x8c>)
 800101e:	f003 fdd5 	bl	8004bcc <memset>
    score = 0;
 8001022:	4b20      	ldr	r3, [pc, #128]	; (80010a4 <new_game+0x90>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
    gameover = 0;
 8001028:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <new_game+0x94>)
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
    game_paused = 0;
 800102e:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <new_game+0x98>)
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]

    next_shape_type = rand() % 7;
 8001034:	f003 fee0 	bl	8004df8 <rand>
 8001038:	4602      	mov	r2, r0
 800103a:	4b1d      	ldr	r3, [pc, #116]	; (80010b0 <new_game+0x9c>)
 800103c:	fb83 1302 	smull	r1, r3, r3, r2
 8001040:	4413      	add	r3, r2
 8001042:	1099      	asrs	r1, r3, #2
 8001044:	17d3      	asrs	r3, r2, #31
 8001046:	1ac9      	subs	r1, r1, r3
 8001048:	460b      	mov	r3, r1
 800104a:	00db      	lsls	r3, r3, #3
 800104c:	1a5b      	subs	r3, r3, r1
 800104e:	1ad1      	subs	r1, r2, r3
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <new_game+0xa0>)
 8001052:	6019      	str	r1, [r3, #0]
    memcpy(current.blocks, SHAPES[next_shape_type], sizeof(current.blocks));
 8001054:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <new_game+0xa0>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	015b      	lsls	r3, r3, #5
 800105a:	4a17      	ldr	r2, [pc, #92]	; (80010b8 <new_game+0xa4>)
 800105c:	4413      	add	r3, r2
 800105e:	2220      	movs	r2, #32
 8001060:	4619      	mov	r1, r3
 8001062:	4816      	ldr	r0, [pc, #88]	; (80010bc <new_game+0xa8>)
 8001064:	f003 fda4 	bl	8004bb0 <memcpy>
    current.color = COLORS[next_shape_type];
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <new_game+0xa0>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a14      	ldr	r2, [pc, #80]	; (80010c0 <new_game+0xac>)
 800106e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <new_game+0xb0>)
 8001074:	851a      	strh	r2, [r3, #40]	; 0x28
    current.x = BOARD_WIDTH / 2 - 1;
 8001076:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <new_game+0xb0>)
 8001078:	2204      	movs	r2, #4
 800107a:	601a      	str	r2, [r3, #0]
    current.y = 0;
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <new_game+0xb0>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]

    if (!can_move(0, 0)) {
 8001082:	2100      	movs	r1, #0
 8001084:	2000      	movs	r0, #0
 8001086:	f7ff fd23 	bl	8000ad0 <can_move>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d105      	bne.n	800109c <new_game+0x88>
        gameover = 1;
 8001090:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <new_game+0x94>)
 8001092:	2201      	movs	r2, #1
 8001094:	601a      	str	r2, [r3, #0]
        game_paused = 1;
 8001096:	4b05      	ldr	r3, [pc, #20]	; (80010ac <new_game+0x98>)
 8001098:	2201      	movs	r2, #1
 800109a:	601a      	str	r2, [r3, #0]
    }
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000230 	.word	0x20000230
 80010a4:	20000328 	.word	0x20000328
 80010a8:	2000032c 	.word	0x2000032c
 80010ac:	20000014 	.word	0x20000014
 80010b0:	92492493 	.word	0x92492493
 80010b4:	20000324 	.word	0x20000324
 80010b8:	08007570 	.word	0x08007570
 80010bc:	20000300 	.word	0x20000300
 80010c0:	08007650 	.word	0x08007650
 80010c4:	200002f8 	.word	0x200002f8

080010c8 <draw>:

void draw() {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b096      	sub	sp, #88	; 0x58
 80010cc:	af04      	add	r7, sp, #16
    for (int y = 0; y < BOARD_HEIGHT; y++) {
 80010ce:	2300      	movs	r3, #0
 80010d0:	647b      	str	r3, [r7, #68]	; 0x44
 80010d2:	e011      	b.n	80010f8 <draw+0x30>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 80010d4:	2300      	movs	r3, #0
 80010d6:	643b      	str	r3, [r7, #64]	; 0x40
 80010d8:	e008      	b.n	80010ec <draw+0x24>
            draw_block(x, y, field_color);
 80010da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80010e0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80010e2:	f7ff fcb0 	bl	8000a46 <draw_block>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 80010e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010e8:	3301      	adds	r3, #1
 80010ea:	643b      	str	r3, [r7, #64]	; 0x40
 80010ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010ee:	2b09      	cmp	r3, #9
 80010f0:	ddf3      	ble.n	80010da <draw+0x12>
    for (int y = 0; y < BOARD_HEIGHT; y++) {
 80010f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010f4:	3301      	adds	r3, #1
 80010f6:	647b      	str	r3, [r7, #68]	; 0x44
 80010f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010fa:	2b13      	cmp	r3, #19
 80010fc:	ddea      	ble.n	80010d4 <draw+0xc>
        }
    }

    for (int y = 0; y < BOARD_HEIGHT; y++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001102:	e036      	b.n	8001172 <draw+0xaa>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8001104:	2300      	movs	r3, #0
 8001106:	63bb      	str	r3, [r7, #56]	; 0x38
 8001108:	e02d      	b.n	8001166 <draw+0x9e>
            if (board[y][x] > 0 && board[y][x] <= 7) {
 800110a:	4998      	ldr	r1, [pc, #608]	; (800136c <draw+0x2a4>)
 800110c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800110e:	4613      	mov	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4413      	add	r3, r2
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	18ca      	adds	r2, r1, r3
 8001118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800111a:	4413      	add	r3, r2
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d01e      	beq.n	8001160 <draw+0x98>
 8001122:	4992      	ldr	r1, [pc, #584]	; (800136c <draw+0x2a4>)
 8001124:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001126:	4613      	mov	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	4413      	add	r3, r2
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	18ca      	adds	r2, r1, r3
 8001130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b07      	cmp	r3, #7
 8001138:	d812      	bhi.n	8001160 <draw+0x98>
                draw_block(x, y, COLORS[board[y][x] - 1]);
 800113a:	498c      	ldr	r1, [pc, #560]	; (800136c <draw+0x2a4>)
 800113c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	18ca      	adds	r2, r1, r3
 8001148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800114a:	4413      	add	r3, r2
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	3b01      	subs	r3, #1
 8001150:	4a87      	ldr	r2, [pc, #540]	; (8001370 <draw+0x2a8>)
 8001152:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001156:	461a      	mov	r2, r3
 8001158:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800115a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800115c:	f7ff fc73 	bl	8000a46 <draw_block>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8001160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001162:	3301      	adds	r3, #1
 8001164:	63bb      	str	r3, [r7, #56]	; 0x38
 8001166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001168:	2b09      	cmp	r3, #9
 800116a:	ddce      	ble.n	800110a <draw+0x42>
    for (int y = 0; y < BOARD_HEIGHT; y++) {
 800116c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800116e:	3301      	adds	r3, #1
 8001170:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001174:	2b13      	cmp	r3, #19
 8001176:	ddc5      	ble.n	8001104 <draw+0x3c>
            }
        }
    }

    if (!gameover && !game_paused) {
 8001178:	4b7e      	ldr	r3, [pc, #504]	; (8001374 <draw+0x2ac>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d131      	bne.n	80011e4 <draw+0x11c>
 8001180:	4b7d      	ldr	r3, [pc, #500]	; (8001378 <draw+0x2b0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d12d      	bne.n	80011e4 <draw+0x11c>
        for (int i = 0; i < 4; i++) {
 8001188:	2300      	movs	r3, #0
 800118a:	637b      	str	r3, [r7, #52]	; 0x34
 800118c:	e027      	b.n	80011de <draw+0x116>
            int bx = current.x + current.blocks[i][0];
 800118e:	4b7b      	ldr	r3, [pc, #492]	; (800137c <draw+0x2b4>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	497a      	ldr	r1, [pc, #488]	; (800137c <draw+0x2b4>)
 8001194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001196:	3301      	adds	r3, #1
 8001198:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800119c:	4413      	add	r3, r2
 800119e:	62bb      	str	r3, [r7, #40]	; 0x28
            int by = current.y + current.blocks[i][1];
 80011a0:	4b76      	ldr	r3, [pc, #472]	; (800137c <draw+0x2b4>)
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	4975      	ldr	r1, [pc, #468]	; (800137c <draw+0x2b4>)
 80011a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a8:	00db      	lsls	r3, r3, #3
 80011aa:	440b      	add	r3, r1
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	4413      	add	r3, r2
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
            if (bx >= 0 && bx < BOARD_WIDTH && by >= 0 && by < BOARD_HEIGHT) {
 80011b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	db0f      	blt.n	80011d8 <draw+0x110>
 80011b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ba:	2b09      	cmp	r3, #9
 80011bc:	dc0c      	bgt.n	80011d8 <draw+0x110>
 80011be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	db09      	blt.n	80011d8 <draw+0x110>
 80011c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c6:	2b13      	cmp	r3, #19
 80011c8:	dc06      	bgt.n	80011d8 <draw+0x110>
                draw_block(bx, by, current.color);
 80011ca:	4b6c      	ldr	r3, [pc, #432]	; (800137c <draw+0x2b4>)
 80011cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ce:	461a      	mov	r2, r3
 80011d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80011d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80011d4:	f7ff fc37 	bl	8000a46 <draw_block>
        for (int i = 0; i < 4; i++) {
 80011d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011da:	3301      	adds	r3, #1
 80011dc:	637b      	str	r3, [r7, #52]	; 0x34
 80011de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011e0:	2b03      	cmp	r3, #3
 80011e2:	ddd4      	ble.n	800118e <draw+0xc6>
            }
        }
    }

    for (int i = 0; i < 128; i++) {
 80011e4:	2300      	movs	r3, #0
 80011e6:	633b      	str	r3, [r7, #48]	; 0x30
 80011e8:	e01e      	b.n	8001228 <draw+0x160>
        ST7735_DrawPixel(i, 19, ST7735_BLACK);
 80011ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	2200      	movs	r2, #0
 80011f0:	2113      	movs	r1, #19
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 fd6e 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(i, 20, ST7735_BLACK);
 80011f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	2200      	movs	r2, #0
 80011fe:	2114      	movs	r1, #20
 8001200:	4618      	mov	r0, r3
 8001202:	f000 fd67 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(i, 120, ST7735_BLACK);
 8001206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001208:	b29b      	uxth	r3, r3
 800120a:	2200      	movs	r2, #0
 800120c:	2178      	movs	r1, #120	; 0x78
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fd60 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(i, 121, ST7735_BLACK);
 8001214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001216:	b29b      	uxth	r3, r3
 8001218:	2200      	movs	r2, #0
 800121a:	2179      	movs	r1, #121	; 0x79
 800121c:	4618      	mov	r0, r3
 800121e:	f000 fd59 	bl	8001cd4 <ST7735_DrawPixel>
    for (int i = 0; i < 128; i++) {
 8001222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001224:	3301      	adds	r3, #1
 8001226:	633b      	str	r3, [r7, #48]	; 0x30
 8001228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800122a:	2b7f      	cmp	r3, #127	; 0x7f
 800122c:	dddd      	ble.n	80011ea <draw+0x122>
    }
    for (int i = 20; i < 122; i++) {
 800122e:	2314      	movs	r3, #20
 8001230:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001232:	e01e      	b.n	8001272 <draw+0x1aa>
        ST7735_DrawPixel(38, i, ST7735_BLACK);
 8001234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001236:	b29b      	uxth	r3, r3
 8001238:	2200      	movs	r2, #0
 800123a:	4619      	mov	r1, r3
 800123c:	2026      	movs	r0, #38	; 0x26
 800123e:	f000 fd49 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(39, i, ST7735_BLACK);
 8001242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001244:	b29b      	uxth	r3, r3
 8001246:	2200      	movs	r2, #0
 8001248:	4619      	mov	r1, r3
 800124a:	2027      	movs	r0, #39	; 0x27
 800124c:	f000 fd42 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(89, i, ST7735_BLACK);
 8001250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001252:	b29b      	uxth	r3, r3
 8001254:	2200      	movs	r2, #0
 8001256:	4619      	mov	r1, r3
 8001258:	2059      	movs	r0, #89	; 0x59
 800125a:	f000 fd3b 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(90, i, ST7735_BLACK);
 800125e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001260:	b29b      	uxth	r3, r3
 8001262:	2200      	movs	r2, #0
 8001264:	4619      	mov	r1, r3
 8001266:	205a      	movs	r0, #90	; 0x5a
 8001268:	f000 fd34 	bl	8001cd4 <ST7735_DrawPixel>
    for (int i = 20; i < 122; i++) {
 800126c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800126e:	3301      	adds	r3, #1
 8001270:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001274:	2b79      	cmp	r3, #121	; 0x79
 8001276:	dddd      	ble.n	8001234 <draw+0x16c>
    }

    char buf[32];
    if (gameover) {
 8001278:	4b3e      	ldr	r3, [pc, #248]	; (8001374 <draw+0x2ac>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d014      	beq.n	80012aa <draw+0x1e2>
        sprintf(buf, "Game Over!      ");
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	493f      	ldr	r1, [pc, #252]	; (8001380 <draw+0x2b8>)
 8001284:	4618      	mov	r0, r3
 8001286:	f003 fe05 	bl	8004e94 <siprintf>
        ST7735_WriteString(4, 142, buf, Font_11x18, 0xF800, ST7735_BLACK); // RED text
 800128a:	4b3e      	ldr	r3, [pc, #248]	; (8001384 <draw+0x2bc>)
 800128c:	1d39      	adds	r1, r7, #4
 800128e:	2200      	movs	r2, #0
 8001290:	9202      	str	r2, [sp, #8]
 8001292:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001296:	9201      	str	r2, [sp, #4]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	9200      	str	r2, [sp, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	460a      	mov	r2, r1
 80012a0:	218e      	movs	r1, #142	; 0x8e
 80012a2:	2004      	movs	r0, #4
 80012a4:	f000 fdc1 	bl	8001e2a <ST7735_WriteString>
        } else {
            sprintf(buf, "Mode: KEYPAD   ");
            ST7735_WriteString(4, 125, buf, Font_7x10, 0xF800, ST7735_BLACK); // RED
        }
    }
}
 80012a8:	e05b      	b.n	8001362 <draw+0x29a>
    else if (game_paused) {
 80012aa:	4b33      	ldr	r3, [pc, #204]	; (8001378 <draw+0x2b0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d014      	beq.n	80012dc <draw+0x214>
        sprintf(buf, "Press START     ");
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4934      	ldr	r1, [pc, #208]	; (8001388 <draw+0x2c0>)
 80012b6:	4618      	mov	r0, r3
 80012b8:	f003 fdec 	bl	8004e94 <siprintf>
        ST7735_WriteString(4, 142, buf, Font_11x18, 0xFFE0, ST7735_BLACK); // YELLOW text
 80012bc:	4b31      	ldr	r3, [pc, #196]	; (8001384 <draw+0x2bc>)
 80012be:	1d39      	adds	r1, r7, #4
 80012c0:	2200      	movs	r2, #0
 80012c2:	9202      	str	r2, [sp, #8]
 80012c4:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80012c8:	9201      	str	r2, [sp, #4]
 80012ca:	685a      	ldr	r2, [r3, #4]
 80012cc:	9200      	str	r2, [sp, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	460a      	mov	r2, r1
 80012d2:	218e      	movs	r1, #142	; 0x8e
 80012d4:	2004      	movs	r0, #4
 80012d6:	f000 fda8 	bl	8001e2a <ST7735_WriteString>
}
 80012da:	e042      	b.n	8001362 <draw+0x29a>
        sprintf(buf, "Score: %d       ", score);
 80012dc:	4b2b      	ldr	r3, [pc, #172]	; (800138c <draw+0x2c4>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	492b      	ldr	r1, [pc, #172]	; (8001390 <draw+0x2c8>)
 80012e4:	4618      	mov	r0, r3
 80012e6:	f003 fdd5 	bl	8004e94 <siprintf>
        ST7735_WriteString(4, 142, buf, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80012ea:	4b26      	ldr	r3, [pc, #152]	; (8001384 <draw+0x2bc>)
 80012ec:	1d39      	adds	r1, r7, #4
 80012ee:	2200      	movs	r2, #0
 80012f0:	9202      	str	r2, [sp, #8]
 80012f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012f6:	9201      	str	r2, [sp, #4]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	9200      	str	r2, [sp, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	460a      	mov	r2, r1
 8001300:	218e      	movs	r1, #142	; 0x8e
 8001302:	2004      	movs	r0, #4
 8001304:	f000 fd91 	bl	8001e2a <ST7735_WriteString>
        if (joystick_mode) {
 8001308:	4b22      	ldr	r3, [pc, #136]	; (8001394 <draw+0x2cc>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d014      	beq.n	800133a <draw+0x272>
            sprintf(buf, "Mode: JOYSTICK");
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	4921      	ldr	r1, [pc, #132]	; (8001398 <draw+0x2d0>)
 8001314:	4618      	mov	r0, r3
 8001316:	f003 fdbd 	bl	8004e94 <siprintf>
            ST7735_WriteString(4, 125, buf, Font_7x10, 0x07FF, ST7735_BLACK); // CYAN
 800131a:	4b20      	ldr	r3, [pc, #128]	; (800139c <draw+0x2d4>)
 800131c:	1d39      	adds	r1, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	9202      	str	r2, [sp, #8]
 8001322:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001326:	9201      	str	r2, [sp, #4]
 8001328:	685a      	ldr	r2, [r3, #4]
 800132a:	9200      	str	r2, [sp, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	460a      	mov	r2, r1
 8001330:	217d      	movs	r1, #125	; 0x7d
 8001332:	2004      	movs	r0, #4
 8001334:	f000 fd79 	bl	8001e2a <ST7735_WriteString>
}
 8001338:	e013      	b.n	8001362 <draw+0x29a>
            sprintf(buf, "Mode: KEYPAD   ");
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	4918      	ldr	r1, [pc, #96]	; (80013a0 <draw+0x2d8>)
 800133e:	4618      	mov	r0, r3
 8001340:	f003 fda8 	bl	8004e94 <siprintf>
            ST7735_WriteString(4, 125, buf, Font_7x10, 0xF800, ST7735_BLACK); // RED
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <draw+0x2d4>)
 8001346:	1d39      	adds	r1, r7, #4
 8001348:	2200      	movs	r2, #0
 800134a:	9202      	str	r2, [sp, #8]
 800134c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001350:	9201      	str	r2, [sp, #4]
 8001352:	685a      	ldr	r2, [r3, #4]
 8001354:	9200      	str	r2, [sp, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	460a      	mov	r2, r1
 800135a:	217d      	movs	r1, #125	; 0x7d
 800135c:	2004      	movs	r0, #4
 800135e:	f000 fd64 	bl	8001e2a <ST7735_WriteString>
}
 8001362:	bf00      	nop
 8001364:	3748      	adds	r7, #72	; 0x48
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000230 	.word	0x20000230
 8001370:	08007650 	.word	0x08007650
 8001374:	2000032c 	.word	0x2000032c
 8001378:	20000014 	.word	0x20000014
 800137c:	200002f8 	.word	0x200002f8
 8001380:	0800604c 	.word	0x0800604c
 8001384:	20000008 	.word	0x20000008
 8001388:	08006060 	.word	0x08006060
 800138c:	20000328 	.word	0x20000328
 8001390:	08006074 	.word	0x08006074
 8001394:	20000010 	.word	0x20000010
 8001398:	08006088 	.word	0x08006088
 800139c:	20000000 	.word	0x20000000
 80013a0:	08006098 	.word	0x08006098

080013a4 <input>:

void input() {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
    // Обработка джойстика в режиме джойстика
    if (joystick_mode && !game_paused && !gameover) {
 80013aa:	4b84      	ldr	r3, [pc, #528]	; (80015bc <input+0x218>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d076      	beq.n	80014a0 <input+0xfc>
 80013b2:	4b83      	ldr	r3, [pc, #524]	; (80015c0 <input+0x21c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d172      	bne.n	80014a0 <input+0xfc>
 80013ba:	4b82      	ldr	r3, [pc, #520]	; (80015c4 <input+0x220>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d16e      	bne.n	80014a0 <input+0xfc>
        int joy_x, joy_y;
        read_joystick(&joy_x, &joy_y);
 80013c2:	463a      	mov	r2, r7
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	4611      	mov	r1, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff faa7 	bl	800091c <read_joystick>
        int direction = get_joystick_direction(joy_x, joy_y);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	683a      	ldr	r2, [r7, #0]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff fadb 	bl	8000990 <get_joystick_direction>
 80013da:	60f8      	str	r0, [r7, #12]

        switch(direction) {
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	3b03      	subs	r3, #3
 80013e0:	2b08      	cmp	r3, #8
 80013e2:	d843      	bhi.n	800146c <input+0xc8>
 80013e4:	a201      	add	r2, pc, #4	; (adr r2, 80013ec <input+0x48>)
 80013e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ea:	bf00      	nop
 80013ec:	08001447 	.word	0x08001447
 80013f0:	0800146d 	.word	0x0800146d
 80013f4:	0800146d 	.word	0x0800146d
 80013f8:	08001411 	.word	0x08001411
 80013fc:	0800146d 	.word	0x0800146d
 8001400:	0800142d 	.word	0x0800142d
 8001404:	0800146d 	.word	0x0800146d
 8001408:	0800146d 	.word	0x0800146d
 800140c:	08001467 	.word	0x08001467
            case 6: // left
                if (can_move(-1, 0)) current.x--;
 8001410:	2100      	movs	r1, #0
 8001412:	f04f 30ff 	mov.w	r0, #4294967295
 8001416:	f7ff fb5b 	bl	8000ad0 <can_move>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d027      	beq.n	8001470 <input+0xcc>
 8001420:	4b69      	ldr	r3, [pc, #420]	; (80015c8 <input+0x224>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3b01      	subs	r3, #1
 8001426:	4a68      	ldr	r2, [pc, #416]	; (80015c8 <input+0x224>)
 8001428:	6013      	str	r3, [r2, #0]
                break;
 800142a:	e021      	b.n	8001470 <input+0xcc>
            case 8: // right
                if (can_move(1, 0)) current.x++;
 800142c:	2100      	movs	r1, #0
 800142e:	2001      	movs	r0, #1
 8001430:	f7ff fb4e 	bl	8000ad0 <can_move>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d01c      	beq.n	8001474 <input+0xd0>
 800143a:	4b63      	ldr	r3, [pc, #396]	; (80015c8 <input+0x224>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	3301      	adds	r3, #1
 8001440:	4a61      	ldr	r2, [pc, #388]	; (80015c8 <input+0x224>)
 8001442:	6013      	str	r3, [r2, #0]
                break;
 8001444:	e016      	b.n	8001474 <input+0xd0>
            case 3: // down - один шаг вниз
                if (can_move(0, 1)) {
 8001446:	2101      	movs	r1, #1
 8001448:	2000      	movs	r0, #0
 800144a:	f7ff fb41 	bl	8000ad0 <can_move>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d005      	beq.n	8001460 <input+0xbc>
                    current.y++;
 8001454:	4b5c      	ldr	r3, [pc, #368]	; (80015c8 <input+0x224>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	3301      	adds	r3, #1
 800145a:	4a5b      	ldr	r2, [pc, #364]	; (80015c8 <input+0x224>)
 800145c:	6053      	str	r3, [r2, #4]
                } else {
                    place_piece();
                }
                break;
 800145e:	e00a      	b.n	8001476 <input+0xd2>
                    place_piece();
 8001460:	f7ff fce4 	bl	8000e2c <place_piece>
                break;
 8001464:	e007      	b.n	8001476 <input+0xd2>
            case 11: // up - поворот против часовой
                rotate_piece_counter_clockwise();
 8001466:	f7ff fc03 	bl	8000c70 <rotate_piece_counter_clockwise>
                break;
 800146a:	e004      	b.n	8001476 <input+0xd2>
            default:
                break;
 800146c:	bf00      	nop
 800146e:	e002      	b.n	8001476 <input+0xd2>
                break;
 8001470:	bf00      	nop
 8001472:	e000      	b.n	8001476 <input+0xd2>
                break;
 8001474:	bf00      	nop
        }

        // Обработка кнопки PA12 для поворота по часовой стрелке
        static int button_pressed = 0;
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) { // Активный низкий уровень
 8001476:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800147a:	4854      	ldr	r0, [pc, #336]	; (80015cc <input+0x228>)
 800147c:	f002 fa02 	bl	8003884 <HAL_GPIO_ReadPin>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d109      	bne.n	800149a <input+0xf6>
            if (!button_pressed) {
 8001486:	4b52      	ldr	r3, [pc, #328]	; (80015d0 <input+0x22c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d108      	bne.n	80014a0 <input+0xfc>
                rotate_piece();
 800148e:	f7ff fb6b 	bl	8000b68 <rotate_piece>
                button_pressed = 1;
 8001492:	4b4f      	ldr	r3, [pc, #316]	; (80015d0 <input+0x22c>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	e002      	b.n	80014a0 <input+0xfc>
            }
        } else {
            button_pressed = 0;
 800149a:	4b4d      	ldr	r3, [pc, #308]	; (80015d0 <input+0x22c>)
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
        }
    }

    int k = klav();
 80014a0:	f7ff f870 	bl	8000584 <klav>
 80014a4:	60b8      	str	r0, [r7, #8]

    if (k == 0) return;
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d07a      	beq.n	80015a2 <input+0x1fe>

    // Кнопка S13 (13) переключает режим управления
    if (k == 13) {
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	2b0d      	cmp	r3, #13
 80014b0:	d10a      	bne.n	80014c8 <input+0x124>
        joystick_mode = !joystick_mode;
 80014b2:	4b42      	ldr	r3, [pc, #264]	; (80015bc <input+0x218>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	bf0c      	ite	eq
 80014ba:	2301      	moveq	r3, #1
 80014bc:	2300      	movne	r3, #0
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b3e      	ldr	r3, [pc, #248]	; (80015bc <input+0x218>)
 80014c4:	601a      	str	r2, [r3, #0]
        return;
 80014c6:	e075      	b.n	80015b4 <input+0x210>
    }

    // Кнопка S1 (1) сбрасывает игру
    if (k == 1) {
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d102      	bne.n	80014d4 <input+0x130>
        reset_game();
 80014ce:	f7ff fc53 	bl	8000d78 <reset_game>
        return;
 80014d2:	e06f      	b.n	80015b4 <input+0x210>
    }

    if (game_paused || gameover) {
 80014d4:	4b3a      	ldr	r3, [pc, #232]	; (80015c0 <input+0x21c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d103      	bne.n	80014e4 <input+0x140>
 80014dc:	4b39      	ldr	r3, [pc, #228]	; (80015c4 <input+0x220>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d005      	beq.n	80014f0 <input+0x14c>
        if (k == 7) { // S7 начинает новую игру
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	2b07      	cmp	r3, #7
 80014e8:	d15d      	bne.n	80015a6 <input+0x202>
            new_game();
 80014ea:	f7ff fd93 	bl	8001014 <new_game>
        }
        return;
 80014ee:	e05a      	b.n	80015a6 <input+0x202>
    }

    // В режиме клавиатуры обрабатываем повороты
    if (!joystick_mode) {
 80014f0:	4b32      	ldr	r3, [pc, #200]	; (80015bc <input+0x218>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d10b      	bne.n	8001510 <input+0x16c>
        if (k == 5) { // S5 - поворот по часовой
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d102      	bne.n	8001504 <input+0x160>
            rotate_piece();
 80014fe:	f7ff fb33 	bl	8000b68 <rotate_piece>
            return;
 8001502:	e057      	b.n	80015b4 <input+0x210>
        }
        if (k == 9) { // S9 - поворот против часовой
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	2b09      	cmp	r3, #9
 8001508:	d102      	bne.n	8001510 <input+0x16c>
            rotate_piece_counter_clockwise();
 800150a:	f7ff fbb1 	bl	8000c70 <rotate_piece_counter_clockwise>
            return;
 800150e:	e051      	b.n	80015b4 <input+0x210>
        }
    }

    // Общее управление для режима клавиатуры
    if (!joystick_mode) {
 8001510:	4b2a      	ldr	r3, [pc, #168]	; (80015bc <input+0x218>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d14d      	bne.n	80015b4 <input+0x210>
        switch (k) {
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	3b03      	subs	r3, #3
 800151c:	2b08      	cmp	r3, #8
 800151e:	d844      	bhi.n	80015aa <input+0x206>
 8001520:	a201      	add	r2, pc, #4	; (adr r2, 8001528 <input+0x184>)
 8001522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001526:	bf00      	nop
 8001528:	08001583 	.word	0x08001583
 800152c:	080015ab 	.word	0x080015ab
 8001530:	080015ab 	.word	0x080015ab
 8001534:	0800154d 	.word	0x0800154d
 8001538:	080015ab 	.word	0x080015ab
 800153c:	08001569 	.word	0x08001569
 8001540:	080015ab 	.word	0x080015ab
 8001544:	080015ab 	.word	0x080015ab
 8001548:	08001583 	.word	0x08001583
        case 6: // S6 - влево
            if (can_move(-1, 0)) current.x--;
 800154c:	2100      	movs	r1, #0
 800154e:	f04f 30ff 	mov.w	r0, #4294967295
 8001552:	f7ff fabd 	bl	8000ad0 <can_move>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d028      	beq.n	80015ae <input+0x20a>
 800155c:	4b1a      	ldr	r3, [pc, #104]	; (80015c8 <input+0x224>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3b01      	subs	r3, #1
 8001562:	4a19      	ldr	r2, [pc, #100]	; (80015c8 <input+0x224>)
 8001564:	6013      	str	r3, [r2, #0]
            break;
 8001566:	e022      	b.n	80015ae <input+0x20a>
        case 8: // S8 - вправо
            if (can_move(1, 0)) current.x++;
 8001568:	2100      	movs	r1, #0
 800156a:	2001      	movs	r0, #1
 800156c:	f7ff fab0 	bl	8000ad0 <can_move>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d01d      	beq.n	80015b2 <input+0x20e>
 8001576:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <input+0x224>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	3301      	adds	r3, #1
 800157c:	4a12      	ldr	r2, [pc, #72]	; (80015c8 <input+0x224>)
 800157e:	6013      	str	r3, [r2, #0]
            break;
 8001580:	e017      	b.n	80015b2 <input+0x20e>
        case 3: // S3 или S11 - вниз
        case 11:
            if (can_move(0, 1)) {
 8001582:	2101      	movs	r1, #1
 8001584:	2000      	movs	r0, #0
 8001586:	f7ff faa3 	bl	8000ad0 <can_move>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <input+0x1f8>
                current.y++;
 8001590:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <input+0x224>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	3301      	adds	r3, #1
 8001596:	4a0c      	ldr	r2, [pc, #48]	; (80015c8 <input+0x224>)
 8001598:	6053      	str	r3, [r2, #4]
            } else {
                place_piece();
            }
            break;
 800159a:	e00b      	b.n	80015b4 <input+0x210>
                place_piece();
 800159c:	f7ff fc46 	bl	8000e2c <place_piece>
            break;
 80015a0:	e008      	b.n	80015b4 <input+0x210>
    if (k == 0) return;
 80015a2:	bf00      	nop
 80015a4:	e006      	b.n	80015b4 <input+0x210>
        return;
 80015a6:	bf00      	nop
 80015a8:	e004      	b.n	80015b4 <input+0x210>
        default:
            break;
 80015aa:	bf00      	nop
 80015ac:	e002      	b.n	80015b4 <input+0x210>
            break;
 80015ae:	bf00      	nop
 80015b0:	e000      	b.n	80015b4 <input+0x210>
            break;
 80015b2:	bf00      	nop
        }
    }
}
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000010 	.word	0x20000010
 80015c0:	20000014 	.word	0x20000014
 80015c4:	2000032c 	.word	0x2000032c
 80015c8:	200002f8 	.word	0x200002f8
 80015cc:	40020000 	.word	0x40020000
 80015d0:	20000334 	.word	0x20000334

080015d4 <logic>:

void logic() {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
    if (game_paused || gameover) return;
 80015d8:	4b0c      	ldr	r3, [pc, #48]	; (800160c <logic+0x38>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d113      	bne.n	8001608 <logic+0x34>
 80015e0:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <logic+0x3c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d10f      	bne.n	8001608 <logic+0x34>
    if (can_move(0, 1)) {
 80015e8:	2101      	movs	r1, #1
 80015ea:	2000      	movs	r0, #0
 80015ec:	f7ff fa70 	bl	8000ad0 <can_move>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d005      	beq.n	8001602 <logic+0x2e>
        current.y++;
 80015f6:	4b07      	ldr	r3, [pc, #28]	; (8001614 <logic+0x40>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	3301      	adds	r3, #1
 80015fc:	4a05      	ldr	r2, [pc, #20]	; (8001614 <logic+0x40>)
 80015fe:	6053      	str	r3, [r2, #4]
 8001600:	e003      	b.n	800160a <logic+0x36>
    }
    else {
        place_piece();
 8001602:	f7ff fc13 	bl	8000e2c <place_piece>
 8001606:	e000      	b.n	800160a <logic+0x36>
    if (game_paused || gameover) return;
 8001608:	bf00      	nop
    }
}
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000014 	.word	0x20000014
 8001610:	2000032c 	.word	0x2000032c
 8001614:	200002f8 	.word	0x200002f8

08001618 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    if (htim == &htim10) {
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a06      	ldr	r2, [pc, #24]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d102      	bne.n	800162e <HAL_TIM_PeriodElapsedCallback+0x16>
        update_flag = 1;
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800162a:	2201      	movs	r2, #1
 800162c:	701a      	strb	r2, [r3, #0]
    }
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	200001a4 	.word	0x200001a4
 8001640:	20000330 	.word	0x20000330

08001644 <main>:

/* USER CODE END 0 */

int main(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
    HAL_Init();
 800164a:	f000 ff23 	bl	8002494 <HAL_Init>
    SystemClock_Config();
 800164e:	f000 f87b 	bl	8001748 <SystemClock_Config>
    MX_GPIO_Init();
 8001652:	f000 f9bd 	bl	80019d0 <MX_GPIO_Init>
    MX_DMA_Init();
 8001656:	f000 f99b 	bl	8001990 <MX_DMA_Init>
    MX_SPI1_Init();
 800165a:	f000 f93f 	bl	80018dc <MX_SPI1_Init>
    MX_ADC1_Init();
 800165e:	f000 f8dd 	bl	800181c <MX_ADC1_Init>
    MX_TIM10_Init();
 8001662:	f000 f971 	bl	8001948 <MX_TIM10_Init>

    ST7735_Init();
 8001666:	f000 fb1b 	bl	8001ca0 <ST7735_Init>

    ST7735_FillScreenFast(field_color);
 800166a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800166e:	f000 fcab 	bl	8001fc8 <ST7735_FillScreenFast>
    for (int i = 0; i < 128; i++) {
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	e01e      	b.n	80016b6 <main+0x72>
        ST7735_DrawPixel(i, 19, ST7735_BLACK);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	b29b      	uxth	r3, r3
 800167c:	2200      	movs	r2, #0
 800167e:	2113      	movs	r1, #19
 8001680:	4618      	mov	r0, r3
 8001682:	f000 fb27 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(i, 20, ST7735_BLACK);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	b29b      	uxth	r3, r3
 800168a:	2200      	movs	r2, #0
 800168c:	2114      	movs	r1, #20
 800168e:	4618      	mov	r0, r3
 8001690:	f000 fb20 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(i, 120, ST7735_BLACK);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	b29b      	uxth	r3, r3
 8001698:	2200      	movs	r2, #0
 800169a:	2178      	movs	r1, #120	; 0x78
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fb19 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(i, 121, ST7735_BLACK);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	2200      	movs	r2, #0
 80016a8:	2179      	movs	r1, #121	; 0x79
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 fb12 	bl	8001cd4 <ST7735_DrawPixel>
    for (int i = 0; i < 128; i++) {
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3301      	adds	r3, #1
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b7f      	cmp	r3, #127	; 0x7f
 80016ba:	dddd      	ble.n	8001678 <main+0x34>
    }
    for (int i = 20; i < 122; i++) {
 80016bc:	2314      	movs	r3, #20
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	e01e      	b.n	8001700 <main+0xbc>
        ST7735_DrawPixel(38, i, ST7735_BLACK);
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	2200      	movs	r2, #0
 80016c8:	4619      	mov	r1, r3
 80016ca:	2026      	movs	r0, #38	; 0x26
 80016cc:	f000 fb02 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(39, i, ST7735_BLACK);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	2200      	movs	r2, #0
 80016d6:	4619      	mov	r1, r3
 80016d8:	2027      	movs	r0, #39	; 0x27
 80016da:	f000 fafb 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(89, i, ST7735_BLACK);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	2200      	movs	r2, #0
 80016e4:	4619      	mov	r1, r3
 80016e6:	2059      	movs	r0, #89	; 0x59
 80016e8:	f000 faf4 	bl	8001cd4 <ST7735_DrawPixel>
        ST7735_DrawPixel(90, i, ST7735_BLACK);
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	2200      	movs	r2, #0
 80016f2:	4619      	mov	r1, r3
 80016f4:	205a      	movs	r0, #90	; 0x5a
 80016f6:	f000 faed 	bl	8001cd4 <ST7735_DrawPixel>
    for (int i = 20; i < 122; i++) {
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	3301      	adds	r3, #1
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	2b79      	cmp	r3, #121	; 0x79
 8001704:	dddd      	ble.n	80016c2 <main+0x7e>
    }

    srand(HAL_GetTick());
 8001706:	f000 ff2b 	bl	8002560 <HAL_GetTick>
 800170a:	4603      	mov	r3, r0
 800170c:	4618      	mov	r0, r3
 800170e:	f003 fb45 	bl	8004d9c <srand>
    draw();
 8001712:	f7ff fcd9 	bl	80010c8 <draw>

    HAL_TIM_Base_Start_IT(&htim10);
 8001716:	480a      	ldr	r0, [pc, #40]	; (8001740 <main+0xfc>)
 8001718:	f002 ffea 	bl	80046f0 <HAL_TIM_Base_Start_IT>

    while (1)
    {
        input();
 800171c:	f7ff fe42 	bl	80013a4 <input>

        if (update_flag) {
 8001720:	4b08      	ldr	r3, [pc, #32]	; (8001744 <main+0x100>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b00      	cmp	r3, #0
 8001728:	d006      	beq.n	8001738 <main+0xf4>
            update_flag = 0;
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <main+0x100>)
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
            logic();
 8001730:	f7ff ff50 	bl	80015d4 <logic>
            draw();
 8001734:	f7ff fcc8 	bl	80010c8 <draw>
        }

        HAL_Delay(5);
 8001738:	2005      	movs	r0, #5
 800173a:	f000 ff1d 	bl	8002578 <HAL_Delay>
        input();
 800173e:	e7ed      	b.n	800171c <main+0xd8>
 8001740:	200001a4 	.word	0x200001a4
 8001744:	20000330 	.word	0x20000330

08001748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b094      	sub	sp, #80	; 0x50
 800174c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800174e:	f107 0320 	add.w	r3, r7, #32
 8001752:	2230      	movs	r2, #48	; 0x30
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f003 fa38 	bl	8004bcc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
    */
    __HAL_RCC_PWR_CLK_ENABLE();
 800176c:	2300      	movs	r3, #0
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	4b28      	ldr	r3, [pc, #160]	; (8001814 <SystemClock_Config+0xcc>)
 8001772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001774:	4a27      	ldr	r2, [pc, #156]	; (8001814 <SystemClock_Config+0xcc>)
 8001776:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800177a:	6413      	str	r3, [r2, #64]	; 0x40
 800177c:	4b25      	ldr	r3, [pc, #148]	; (8001814 <SystemClock_Config+0xcc>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001788:	2300      	movs	r3, #0
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	4b22      	ldr	r3, [pc, #136]	; (8001818 <SystemClock_Config+0xd0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001794:	4a20      	ldr	r2, [pc, #128]	; (8001818 <SystemClock_Config+0xd0>)
 8001796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800179a:	6013      	str	r3, [r2, #0]
 800179c:	4b1e      	ldr	r3, [pc, #120]	; (8001818 <SystemClock_Config+0xd0>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a8:	2302      	movs	r3, #2
 80017aa:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ac:	2301      	movs	r3, #1
 80017ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017b0:	2310      	movs	r3, #16
 80017b2:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b4:	2302      	movs	r3, #2
 80017b6:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b8:	2300      	movs	r3, #0
 80017ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM = 16;
 80017bc:	2310      	movs	r3, #16
 80017be:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN = 160;
 80017c0:	23a0      	movs	r3, #160	; 0xa0
 80017c2:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c4:	2302      	movs	r3, #2
 80017c6:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 80017c8:	2304      	movs	r3, #4
 80017ca:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017cc:	f107 0320 	add.w	r3, r7, #32
 80017d0:	4618      	mov	r0, r3
 80017d2:	f002 f889 	bl	80038e8 <HAL_RCC_OscConfig>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <SystemClock_Config+0x98>
    {
        Error_Handler();
 80017dc:	f000 f97c 	bl	8001ad8 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017e0:	230f      	movs	r3, #15
 80017e2:	60fb      	str	r3, [r7, #12]
        | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e4:	2302      	movs	r3, #2
 80017e6:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f0:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	2102      	movs	r1, #2
 80017fc:	4618      	mov	r0, r3
 80017fe:	f002 faeb 	bl	8003dd8 <HAL_RCC_ClockConfig>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <SystemClock_Config+0xc4>
    {
        Error_Handler();
 8001808:	f000 f966 	bl	8001ad8 <Error_Handler>
    }
}
 800180c:	bf00      	nop
 800180e:	3750      	adds	r7, #80	; 0x50
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40023800 	.word	0x40023800
 8001818:	40007000 	.word	0x40007000

0800181c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = { 0 };
 8001822:	463b      	mov	r3, r7
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 800182e:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001830:	4a28      	ldr	r2, [pc, #160]	; (80018d4 <MX_ADC1_Init+0xb8>)
 8001832:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001834:	4b26      	ldr	r3, [pc, #152]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001836:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800183a:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800183c:	4b24      	ldr	r3, [pc, #144]	; (80018d0 <MX_ADC1_Init+0xb4>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ENABLE;
 8001842:	4b23      	ldr	r3, [pc, #140]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001844:	2201      	movs	r2, #1
 8001846:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001848:	4b21      	ldr	r3, [pc, #132]	; (80018d0 <MX_ADC1_Init+0xb4>)
 800184a:	2200      	movs	r2, #0
 800184c:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001850:	2200      	movs	r2, #0
 8001852:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001856:	4b1e      	ldr	r3, [pc, #120]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001858:	2200      	movs	r2, #0
 800185a:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800185c:	4b1c      	ldr	r3, [pc, #112]	; (80018d0 <MX_ADC1_Init+0xb4>)
 800185e:	4a1e      	ldr	r2, [pc, #120]	; (80018d8 <MX_ADC1_Init+0xbc>)
 8001860:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001862:	4b1b      	ldr	r3, [pc, #108]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001864:	2200      	movs	r2, #0
 8001866:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 2;
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <MX_ADC1_Init+0xb4>)
 800186a:	2202      	movs	r2, #2
 800186c:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800186e:	4b18      	ldr	r3, [pc, #96]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001876:	4b16      	ldr	r3, [pc, #88]	; (80018d0 <MX_ADC1_Init+0xb4>)
 8001878:	2201      	movs	r2, #1
 800187a:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800187c:	4814      	ldr	r0, [pc, #80]	; (80018d0 <MX_ADC1_Init+0xb4>)
 800187e:	f000 fe9f 	bl	80025c0 <HAL_ADC_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_ADC1_Init+0x70>
    {
        Error_Handler();
 8001888:	f000 f926 	bl	8001ad8 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_0;
 800188c:	2300      	movs	r3, #0
 800188e:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8001890:	2301      	movs	r3, #1
 8001892:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001894:	2307      	movs	r3, #7
 8001896:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001898:	463b      	mov	r3, r7
 800189a:	4619      	mov	r1, r3
 800189c:	480c      	ldr	r0, [pc, #48]	; (80018d0 <MX_ADC1_Init+0xb4>)
 800189e:	f001 f853 	bl	8002948 <HAL_ADC_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_ADC1_Init+0x90>
    {
        Error_Handler();
 80018a8:	f000 f916 	bl	8001ad8 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_1;
 80018ac:	2301      	movs	r3, #1
 80018ae:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 2;
 80018b0:	2302      	movs	r3, #2
 80018b2:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b4:	463b      	mov	r3, r7
 80018b6:	4619      	mov	r1, r3
 80018b8:	4805      	ldr	r0, [pc, #20]	; (80018d0 <MX_ADC1_Init+0xb4>)
 80018ba:	f001 f845 	bl	8002948 <HAL_ADC_ConfigChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_ADC1_Init+0xac>
    {
        Error_Handler();
 80018c4:	f000 f908 	bl	8001ad8 <Error_Handler>
    }
}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	200000a4 	.word	0x200000a4
 80018d4:	40012000 	.word	0x40012000
 80018d8:	0f000001 	.word	0x0f000001

080018dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 80018e0:	4b17      	ldr	r3, [pc, #92]	; (8001940 <MX_SPI1_Init+0x64>)
 80018e2:	4a18      	ldr	r2, [pc, #96]	; (8001944 <MX_SPI1_Init+0x68>)
 80018e4:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 80018e6:	4b16      	ldr	r3, [pc, #88]	; (8001940 <MX_SPI1_Init+0x64>)
 80018e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018ec:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ee:	4b14      	ldr	r3, [pc, #80]	; (8001940 <MX_SPI1_Init+0x64>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <MX_SPI1_Init+0x64>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018fa:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_SPI1_Init+0x64>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001900:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <MX_SPI1_Init+0x64>)
 8001902:	2200      	movs	r2, #0
 8001904:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <MX_SPI1_Init+0x64>)
 8001908:	f44f 7200 	mov.w	r2, #512	; 0x200
 800190c:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <MX_SPI1_Init+0x64>)
 8001910:	2200      	movs	r2, #0
 8001912:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001914:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <MX_SPI1_Init+0x64>)
 8001916:	2200      	movs	r2, #0
 8001918:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <MX_SPI1_Init+0x64>)
 800191c:	2200      	movs	r2, #0
 800191e:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001920:	4b07      	ldr	r3, [pc, #28]	; (8001940 <MX_SPI1_Init+0x64>)
 8001922:	2200      	movs	r2, #0
 8001924:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <MX_SPI1_Init+0x64>)
 8001928:	220a      	movs	r2, #10
 800192a:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800192c:	4804      	ldr	r0, [pc, #16]	; (8001940 <MX_SPI1_Init+0x64>)
 800192e:	f002 fbff 	bl	8004130 <HAL_SPI_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_SPI1_Init+0x60>
    {
        Error_Handler();
 8001938:	f000 f8ce 	bl	8001ad8 <Error_Handler>
    }
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	2000014c 	.word	0x2000014c
 8001944:	40013000 	.word	0x40013000

08001948 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
    htim10.Instance = TIM10;
 800194c:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <MX_TIM10_Init+0x40>)
 800194e:	4a0f      	ldr	r2, [pc, #60]	; (800198c <MX_TIM10_Init+0x44>)
 8001950:	601a      	str	r2, [r3, #0]
    htim10.Init.Prescaler = 8000;
 8001952:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <MX_TIM10_Init+0x40>)
 8001954:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001958:	605a      	str	r2, [r3, #4]
    htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195a:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <MX_TIM10_Init+0x40>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
    htim10.Init.Period = 700;
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <MX_TIM10_Init+0x40>)
 8001962:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8001966:	60da      	str	r2, [r3, #12]
    htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001968:	4b07      	ldr	r3, [pc, #28]	; (8001988 <MX_TIM10_Init+0x40>)
 800196a:	2200      	movs	r2, #0
 800196c:	611a      	str	r2, [r3, #16]
    htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800196e:	4b06      	ldr	r3, [pc, #24]	; (8001988 <MX_TIM10_Init+0x40>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001974:	4804      	ldr	r0, [pc, #16]	; (8001988 <MX_TIM10_Init+0x40>)
 8001976:	f002 fe6b 	bl	8004650 <HAL_TIM_Base_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM10_Init+0x3c>
    {
        Error_Handler();
 8001980:	f000 f8aa 	bl	8001ad8 <Error_Handler>
    }
}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	200001a4 	.word	0x200001a4
 800198c:	40014400 	.word	0x40014400

08001990 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <MX_DMA_Init+0x3c>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a0b      	ldr	r2, [pc, #44]	; (80019cc <MX_DMA_Init+0x3c>)
 80019a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <MX_DMA_Init+0x3c>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2100      	movs	r1, #0
 80019b6:	2038      	movs	r0, #56	; 0x38
 80019b8:	f001 fabf 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80019bc:	2038      	movs	r0, #56	; 0x38
 80019be:	f001 fad8 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80019d6:	f107 030c 	add.w	r3, r7, #12
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]
 80019e4:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	4b37      	ldr	r3, [pc, #220]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	4a36      	ldr	r2, [pc, #216]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 80019f0:	f043 0304 	orr.w	r3, r3, #4
 80019f4:	6313      	str	r3, [r2, #48]	; 0x30
 80019f6:	4b34      	ldr	r3, [pc, #208]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	f003 0304 	and.w	r3, r3, #4
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	4b30      	ldr	r3, [pc, #192]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a2f      	ldr	r2, [pc, #188]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b2d      	ldr	r3, [pc, #180]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	4b29      	ldr	r3, [pc, #164]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	4a28      	ldr	r2, [pc, #160]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2e:	4b26      	ldr	r3, [pc, #152]	; (8001ac8 <MX_GPIO_Init+0xf8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a40:	4822      	ldr	r0, [pc, #136]	; (8001acc <MX_GPIO_Init+0xfc>)
 8001a42:	f001 ff37 	bl	80038b4 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_6
 8001a46:	2200      	movs	r2, #0
 8001a48:	f240 31c7 	movw	r1, #967	; 0x3c7
 8001a4c:	4820      	ldr	r0, [pc, #128]	; (8001ad0 <MX_GPIO_Init+0x100>)
 8001a4e:	f001 ff31 	bl	80038b4 <HAL_GPIO_WritePin>
        | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);

    /*Configure GPIO pin : PC13 */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a56:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4818      	ldr	r0, [pc, #96]	; (8001acc <MX_GPIO_Init+0xfc>)
 8001a6c:	f001 fd86 	bl	800357c <HAL_GPIO_Init>

    /*Configure GPIO pins : PB0 PB1 PB2 PB6
                             PB7 PB8 PB9 */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_6
 8001a70:	f240 33c7 	movw	r3, #967	; 0x3c7
 8001a74:	60fb      	str	r3, [r7, #12]
        | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	4619      	mov	r1, r3
 8001a88:	4811      	ldr	r0, [pc, #68]	; (8001ad0 <MX_GPIO_Init+0x100>)
 8001a8a:	f001 fd77 	bl	800357c <HAL_GPIO_Init>

    /*Configure GPIO pins : PA12 PA15 */
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_15;
 8001a8e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001a92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a94:	2300      	movs	r3, #0
 8001a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Подтяжка к питанию (активный низкий уровень для кнопок)
 8001a98:	2301      	movs	r3, #1
 8001a9a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480c      	ldr	r0, [pc, #48]	; (8001ad4 <MX_GPIO_Init+0x104>)
 8001aa4:	f001 fd6a 	bl	800357c <HAL_GPIO_Init>

    /*Configure GPIO pins : PB3 PB4 PB5 */
    GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 8001aa8:	2338      	movs	r3, #56	; 0x38
 8001aaa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aac:	2300      	movs	r3, #0
 8001aae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab4:	f107 030c 	add.w	r3, r7, #12
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4805      	ldr	r0, [pc, #20]	; (8001ad0 <MX_GPIO_Init+0x100>)
 8001abc:	f001 fd5e 	bl	800357c <HAL_GPIO_Init>
}
 8001ac0:	bf00      	nop
 8001ac2:	3720      	adds	r7, #32
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40020000 	.word	0x40020000

08001ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001adc:	b672      	cpsid	i
}
 8001ade:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <Error_Handler+0x8>
	...

08001ae4 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2104      	movs	r1, #4
 8001aec:	4802      	ldr	r0, [pc, #8]	; (8001af8 <ST7735_Select+0x14>)
 8001aee:	f001 fee1 	bl	80038b4 <HAL_GPIO_WritePin>
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40020400 	.word	0x40020400

08001afc <ST7735_Unselect>:

void ST7735_Unselect() {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001b00:	2201      	movs	r2, #1
 8001b02:	2104      	movs	r1, #4
 8001b04:	4802      	ldr	r0, [pc, #8]	; (8001b10 <ST7735_Unselect+0x14>)
 8001b06:	f001 fed5 	bl	80038b4 <HAL_GPIO_WritePin>
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40020400 	.word	0x40020400

08001b14 <ST7735_Reset>:

static void ST7735_Reset() {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2102      	movs	r1, #2
 8001b1c:	4806      	ldr	r0, [pc, #24]	; (8001b38 <ST7735_Reset+0x24>)
 8001b1e:	f001 fec9 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001b22:	2005      	movs	r0, #5
 8001b24:	f000 fd28 	bl	8002578 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2102      	movs	r1, #2
 8001b2c:	4802      	ldr	r0, [pc, #8]	; (8001b38 <ST7735_Reset+0x24>)
 8001b2e:	f001 fec1 	bl	80038b4 <HAL_GPIO_WritePin>
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40020400 	.word	0x40020400

08001b3c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001b46:	2200      	movs	r2, #0
 8001b48:	2101      	movs	r1, #1
 8001b4a:	4807      	ldr	r0, [pc, #28]	; (8001b68 <ST7735_WriteCommand+0x2c>)
 8001b4c:	f001 feb2 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001b50:	1df9      	adds	r1, r7, #7
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	2201      	movs	r2, #1
 8001b58:	4804      	ldr	r0, [pc, #16]	; (8001b6c <ST7735_WriteCommand+0x30>)
 8001b5a:	f002 fb72 	bl	8004242 <HAL_SPI_Transmit>
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	2000014c 	.word	0x2000014c

08001b70 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	4807      	ldr	r0, [pc, #28]	; (8001b9c <ST7735_WriteData+0x2c>)
 8001b80:	f001 fe98 	bl	80038b4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4804      	ldr	r0, [pc, #16]	; (8001ba0 <ST7735_WriteData+0x30>)
 8001b90:	f002 fb57 	bl	8004242 <HAL_SPI_Transmit>
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	2000014c 	.word	0x2000014c

08001ba4 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	1c5a      	adds	r2, r3, #1
 8001bb0:	607a      	str	r2, [r7, #4]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001bb6:	e034      	b.n	8001c22 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001bc2:	7afb      	ldrb	r3, [r7, #11]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ffb9 	bl	8001b3c <ST7735_WriteCommand>

        numArgs = *addr++;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001bd4:	7abb      	ldrb	r3, [r7, #10]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bdc:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001bde:	7abb      	ldrb	r3, [r7, #10]
 8001be0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001be4:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001be6:	7abb      	ldrb	r3, [r7, #10]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d008      	beq.n	8001bfe <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001bec:	7abb      	ldrb	r3, [r7, #10]
 8001bee:	4619      	mov	r1, r3
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff ffbd 	bl	8001b70 <ST7735_WriteData>
            addr += numArgs;
 8001bf6:	7abb      	ldrb	r3, [r7, #10]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001bfe:	89bb      	ldrh	r3, [r7, #12]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00e      	beq.n	8001c22 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	1c5a      	adds	r2, r3, #1
 8001c08:	607a      	str	r2, [r7, #4]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001c0e:	89bb      	ldrh	r3, [r7, #12]
 8001c10:	2bff      	cmp	r3, #255	; 0xff
 8001c12:	d102      	bne.n	8001c1a <ST7735_ExecuteCommandList+0x76>
 8001c14:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c18:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001c1a:	89bb      	ldrh	r3, [r7, #12]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f000 fcab 	bl	8002578 <HAL_Delay>
    while(numCommands--) {
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	1e5a      	subs	r2, r3, #1
 8001c26:	73fa      	strb	r2, [r7, #15]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1c5      	bne.n	8001bb8 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001c36:	b590      	push	{r4, r7, lr}
 8001c38:	b085      	sub	sp, #20
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	4604      	mov	r4, r0
 8001c3e:	4608      	mov	r0, r1
 8001c40:	4611      	mov	r1, r2
 8001c42:	461a      	mov	r2, r3
 8001c44:	4623      	mov	r3, r4
 8001c46:	71fb      	strb	r3, [r7, #7]
 8001c48:	4603      	mov	r3, r0
 8001c4a:	71bb      	strb	r3, [r7, #6]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	717b      	strb	r3, [r7, #5]
 8001c50:	4613      	mov	r3, r2
 8001c52:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001c54:	202a      	movs	r0, #42	; 0x2a
 8001c56:	f7ff ff71 	bl	8001b3c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	733b      	strb	r3, [r7, #12]
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	737b      	strb	r3, [r7, #13]
 8001c62:	2300      	movs	r3, #0
 8001c64:	73bb      	strb	r3, [r7, #14]
 8001c66:	797b      	ldrb	r3, [r7, #5]
 8001c68:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001c6a:	f107 030c 	add.w	r3, r7, #12
 8001c6e:	2104      	movs	r1, #4
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff7d 	bl	8001b70 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001c76:	202b      	movs	r0, #43	; 0x2b
 8001c78:	f7ff ff60 	bl	8001b3c <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001c80:	793b      	ldrb	r3, [r7, #4]
 8001c82:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	2104      	movs	r1, #4
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ff70 	bl	8001b70 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001c90:	202c      	movs	r0, #44	; 0x2c
 8001c92:	f7ff ff53 	bl	8001b3c <ST7735_WriteCommand>
}
 8001c96:	bf00      	nop
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd90      	pop	{r4, r7, pc}
	...

08001ca0 <ST7735_Init>:

void ST7735_Init() {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001ca4:	f7ff ff1e 	bl	8001ae4 <ST7735_Select>
    ST7735_Reset();
 8001ca8:	f7ff ff34 	bl	8001b14 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001cac:	4806      	ldr	r0, [pc, #24]	; (8001cc8 <ST7735_Init+0x28>)
 8001cae:	f7ff ff79 	bl	8001ba4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001cb2:	4806      	ldr	r0, [pc, #24]	; (8001ccc <ST7735_Init+0x2c>)
 8001cb4:	f7ff ff76 	bl	8001ba4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001cb8:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <ST7735_Init+0x30>)
 8001cba:	f7ff ff73 	bl	8001ba4 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8001cbe:	f7ff ff1d 	bl	8001afc <ST7735_Unselect>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	08007660 	.word	0x08007660
 8001ccc:	0800769c 	.word	0x0800769c
 8001cd0:	080076ac 	.word	0x080076ac

08001cd4 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	80fb      	strh	r3, [r7, #6]
 8001cde:	460b      	mov	r3, r1
 8001ce0:	80bb      	strh	r3, [r7, #4]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8001ce6:	88fb      	ldrh	r3, [r7, #6]
 8001ce8:	2b7f      	cmp	r3, #127	; 0x7f
 8001cea:	d823      	bhi.n	8001d34 <ST7735_DrawPixel+0x60>
 8001cec:	88bb      	ldrh	r3, [r7, #4]
 8001cee:	2b9f      	cmp	r3, #159	; 0x9f
 8001cf0:	d820      	bhi.n	8001d34 <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 8001cf2:	f7ff fef7 	bl	8001ae4 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	b2d8      	uxtb	r0, r3
 8001cfa:	88bb      	ldrh	r3, [r7, #4]
 8001cfc:	b2d9      	uxtb	r1, r3
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	3301      	adds	r3, #1
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	88bb      	ldrh	r3, [r7, #4]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	f7ff ff92 	bl	8001c36 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001d12:	887b      	ldrh	r3, [r7, #2]
 8001d14:	0a1b      	lsrs	r3, r3, #8
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	733b      	strb	r3, [r7, #12]
 8001d1c:	887b      	ldrh	r3, [r7, #2]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8001d22:	f107 030c 	add.w	r3, r7, #12
 8001d26:	2102      	movs	r1, #2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff21 	bl	8001b70 <ST7735_WriteData>

    ST7735_Unselect();
 8001d2e:	f7ff fee5 	bl	8001afc <ST7735_Unselect>
 8001d32:	e000      	b.n	8001d36 <ST7735_DrawPixel+0x62>
        return;
 8001d34:	bf00      	nop
}
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	b590      	push	{r4, r7, lr}
 8001d40:	b089      	sub	sp, #36	; 0x24
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	637b      	str	r3, [r7, #52]	; 0x34
 8001d46:	4603      	mov	r3, r0
 8001d48:	80fb      	strh	r3, [r7, #6]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	80bb      	strh	r3, [r7, #4]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	b2d8      	uxtb	r0, r3
 8001d56:	88bb      	ldrh	r3, [r7, #4]
 8001d58:	b2d9      	uxtb	r1, r3
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d62:	4413      	add	r3, r2
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	3b01      	subs	r3, #1
 8001d68:	b2dc      	uxtb	r4, r3
 8001d6a:	88bb      	ldrh	r3, [r7, #4]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d72:	4413      	add	r3, r2
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	3b01      	subs	r3, #1
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	4622      	mov	r2, r4
 8001d7c:	f7ff ff5b 	bl	8001c36 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001d80:	2300      	movs	r3, #0
 8001d82:	61fb      	str	r3, [r7, #28]
 8001d84:	e043      	b.n	8001e0e <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8001d86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d88:	78fb      	ldrb	r3, [r7, #3]
 8001d8a:	3b20      	subs	r3, #32
 8001d8c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8001d90:	fb01 f303 	mul.w	r3, r1, r3
 8001d94:	4619      	mov	r1, r3
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	440b      	add	r3, r1
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	4413      	add	r3, r2
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
 8001da6:	e029      	b.n	8001dfc <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d00e      	beq.n	8001dd6 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001db8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001dba:	0a1b      	lsrs	r3, r3, #8
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	743b      	strb	r3, [r7, #16]
 8001dc2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001dc8:	f107 0310 	add.w	r3, r7, #16
 8001dcc:	2102      	movs	r1, #2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fece 	bl	8001b70 <ST7735_WriteData>
 8001dd4:	e00f      	b.n	8001df6 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001dd6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001dda:	0a1b      	lsrs	r3, r3, #8
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	733b      	strb	r3, [r7, #12]
 8001de2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001dea:	f107 030c 	add.w	r3, r7, #12
 8001dee:	2102      	movs	r1, #2
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff febd 	bl	8001b70 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	61bb      	str	r3, [r7, #24]
 8001dfc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001e00:	461a      	mov	r2, r3
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d3cf      	bcc.n	8001da8 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	61fb      	str	r3, [r7, #28]
 8001e0e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001e12:	461a      	mov	r2, r3
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d3b5      	bcc.n	8001d86 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
 8001e1e:	3724      	adds	r7, #36	; 0x24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001e26:	b002      	add	sp, #8
 8001e28:	4770      	bx	lr

08001e2a <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af04      	add	r7, sp, #16
 8001e32:	603a      	str	r2, [r7, #0]
 8001e34:	617b      	str	r3, [r7, #20]
 8001e36:	4603      	mov	r3, r0
 8001e38:	80fb      	strh	r3, [r7, #6]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001e3e:	f7ff fe51 	bl	8001ae4 <ST7735_Select>

    while(*str) {
 8001e42:	e02d      	b.n	8001ea0 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8001e44:	88fb      	ldrh	r3, [r7, #6]
 8001e46:	7d3a      	ldrb	r2, [r7, #20]
 8001e48:	4413      	add	r3, r2
 8001e4a:	2b7f      	cmp	r3, #127	; 0x7f
 8001e4c:	dd13      	ble.n	8001e76 <ST7735_WriteString+0x4c>
            x = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001e52:	7d7b      	ldrb	r3, [r7, #21]
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	88bb      	ldrh	r3, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8001e5c:	88bb      	ldrh	r3, [r7, #4]
 8001e5e:	7d7a      	ldrb	r2, [r7, #21]
 8001e60:	4413      	add	r3, r2
 8001e62:	2b9f      	cmp	r3, #159	; 0x9f
 8001e64:	dc21      	bgt.n	8001eaa <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b20      	cmp	r3, #32
 8001e6c:	d103      	bne.n	8001e76 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	603b      	str	r3, [r7, #0]
                continue;
 8001e74:	e014      	b.n	8001ea0 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	781a      	ldrb	r2, [r3, #0]
 8001e7a:	88b9      	ldrh	r1, [r7, #4]
 8001e7c:	88f8      	ldrh	r0, [r7, #6]
 8001e7e:	8c3b      	ldrh	r3, [r7, #32]
 8001e80:	9302      	str	r3, [sp, #8]
 8001e82:	8bbb      	ldrh	r3, [r7, #28]
 8001e84:	9301      	str	r3, [sp, #4]
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f7ff ff56 	bl	8001d3c <ST7735_WriteChar>
        x += font.width;
 8001e90:	7d3b      	ldrb	r3, [r7, #20]
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	88fb      	ldrh	r3, [r7, #6]
 8001e96:	4413      	add	r3, r2
 8001e98:	80fb      	strh	r3, [r7, #6]
        str++;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1cd      	bne.n	8001e44 <ST7735_WriteString+0x1a>
 8001ea8:	e000      	b.n	8001eac <ST7735_WriteString+0x82>
                break;
 8001eaa:	bf00      	nop
    }

    ST7735_Unselect();
 8001eac:	f7ff fe26 	bl	8001afc <ST7735_Unselect>
}
 8001eb0:	bf00      	nop
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001eba:	b002      	add	sp, #8
 8001ebc:	4770      	bx	lr
	...

08001ec0 <ST7735_FillRectangleFast>:
    }

    ST7735_Unselect();
}

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001ec0:	b590      	push	{r4, r7, lr}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	4608      	mov	r0, r1
 8001eca:	4611      	mov	r1, r2
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4623      	mov	r3, r4
 8001ed0:	80fb      	strh	r3, [r7, #6]
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	80bb      	strh	r3, [r7, #4]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	807b      	strh	r3, [r7, #2]
 8001eda:	4613      	mov	r3, r2
 8001edc:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	2b7f      	cmp	r3, #127	; 0x7f
 8001ee2:	d869      	bhi.n	8001fb8 <ST7735_FillRectangleFast+0xf8>
 8001ee4:	88bb      	ldrh	r3, [r7, #4]
 8001ee6:	2b9f      	cmp	r3, #159	; 0x9f
 8001ee8:	d866      	bhi.n	8001fb8 <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001eea:	88fa      	ldrh	r2, [r7, #6]
 8001eec:	887b      	ldrh	r3, [r7, #2]
 8001eee:	4413      	add	r3, r2
 8001ef0:	2b80      	cmp	r3, #128	; 0x80
 8001ef2:	dd03      	ble.n	8001efc <ST7735_FillRectangleFast+0x3c>
 8001ef4:	88fb      	ldrh	r3, [r7, #6]
 8001ef6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001efa:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001efc:	88ba      	ldrh	r2, [r7, #4]
 8001efe:	883b      	ldrh	r3, [r7, #0]
 8001f00:	4413      	add	r3, r2
 8001f02:	2ba0      	cmp	r3, #160	; 0xa0
 8001f04:	dd03      	ble.n	8001f0e <ST7735_FillRectangleFast+0x4e>
 8001f06:	88bb      	ldrh	r3, [r7, #4]
 8001f08:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001f0c:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001f0e:	f7ff fde9 	bl	8001ae4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001f12:	88fb      	ldrh	r3, [r7, #6]
 8001f14:	b2d8      	uxtb	r0, r3
 8001f16:	88bb      	ldrh	r3, [r7, #4]
 8001f18:	b2d9      	uxtb	r1, r3
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	887b      	ldrh	r3, [r7, #2]
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	4413      	add	r3, r2
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	3b01      	subs	r3, #1
 8001f28:	b2dc      	uxtb	r4, r3
 8001f2a:	88bb      	ldrh	r3, [r7, #4]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	883b      	ldrh	r3, [r7, #0]
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	4413      	add	r3, r2
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	3b01      	subs	r3, #1
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	4622      	mov	r2, r4
 8001f3c:	f7ff fe7b 	bl	8001c36 <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 8001f40:	8c3b      	ldrh	r3, [r7, #32]
 8001f42:	0a1b      	lsrs	r3, r3, #8
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	723b      	strb	r3, [r7, #8]
 8001f4a:	8c3b      	ldrh	r3, [r7, #32]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 8001f50:	887b      	ldrh	r3, [r7, #2]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	4618      	mov	r0, r3
 8001f56:	f002 fe1b 	bl	8004b90 <malloc>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	80fb      	strh	r3, [r7, #6]
 8001f62:	e008      	b.n	8001f76 <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 8001f64:	88fb      	ldrh	r3, [r7, #6]
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	893a      	ldrh	r2, [r7, #8]
 8001f6e:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 8001f70:	88fb      	ldrh	r3, [r7, #6]
 8001f72:	3301      	adds	r3, #1
 8001f74:	80fb      	strh	r3, [r7, #6]
 8001f76:	88fa      	ldrh	r2, [r7, #6]
 8001f78:	887b      	ldrh	r3, [r7, #2]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d3f2      	bcc.n	8001f64 <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001f7e:	2201      	movs	r2, #1
 8001f80:	2101      	movs	r1, #1
 8001f82:	480f      	ldr	r0, [pc, #60]	; (8001fc0 <ST7735_FillRectangleFast+0x100>)
 8001f84:	f001 fc96 	bl	80038b4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8001f88:	883b      	ldrh	r3, [r7, #0]
 8001f8a:	80bb      	strh	r3, [r7, #4]
 8001f8c:	e00b      	b.n	8001fa6 <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	68f9      	ldr	r1, [r7, #12]
 8001f9a:	480a      	ldr	r0, [pc, #40]	; (8001fc4 <ST7735_FillRectangleFast+0x104>)
 8001f9c:	f002 f951 	bl	8004242 <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 8001fa0:	88bb      	ldrh	r3, [r7, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	80bb      	strh	r3, [r7, #4]
 8001fa6:	88bb      	ldrh	r3, [r7, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1f0      	bne.n	8001f8e <ST7735_FillRectangleFast+0xce>

    free(line);
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f002 fdf7 	bl	8004ba0 <free>
    ST7735_Unselect();
 8001fb2:	f7ff fda3 	bl	8001afc <ST7735_Unselect>
 8001fb6:	e000      	b.n	8001fba <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001fb8:	bf00      	nop
}
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd90      	pop	{r4, r7, pc}
 8001fc0:	40020400 	.word	0x40020400
 8001fc4:	2000014c 	.word	0x2000014c

08001fc8 <ST7735_FillScreenFast>:

void ST7735_FillScreen(uint16_t color) {
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
}

void ST7735_FillScreenFast(uint16_t color) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	4603      	mov	r3, r0
 8001fd0:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001fd2:	88fb      	ldrh	r3, [r7, #6]
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	23a0      	movs	r3, #160	; 0xa0
 8001fd8:	2280      	movs	r2, #128	; 0x80
 8001fda:	2100      	movs	r1, #0
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f7ff ff6f 	bl	8001ec0 <ST7735_FillRectangleFast>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <HAL_MspInit+0x4c>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a0f      	ldr	r2, [pc, #60]	; (8002038 <HAL_MspInit+0x4c>)
 8001ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <HAL_MspInit+0x4c>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	603b      	str	r3, [r7, #0]
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HAL_MspInit+0x4c>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	4a08      	ldr	r2, [pc, #32]	; (8002038 <HAL_MspInit+0x4c>)
 8002018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201c:	6413      	str	r3, [r2, #64]	; 0x40
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_MspInit+0x4c>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002026:	603b      	str	r3, [r7, #0]
 8002028:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800

0800203c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	; 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a2e      	ldr	r2, [pc, #184]	; (8002114 <HAL_ADC_MspInit+0xd8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d156      	bne.n	800210c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	4b2d      	ldr	r3, [pc, #180]	; (8002118 <HAL_ADC_MspInit+0xdc>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002066:	4a2c      	ldr	r2, [pc, #176]	; (8002118 <HAL_ADC_MspInit+0xdc>)
 8002068:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800206c:	6453      	str	r3, [r2, #68]	; 0x44
 800206e:	4b2a      	ldr	r3, [pc, #168]	; (8002118 <HAL_ADC_MspInit+0xdc>)
 8002070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	4b26      	ldr	r3, [pc, #152]	; (8002118 <HAL_ADC_MspInit+0xdc>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a25      	ldr	r2, [pc, #148]	; (8002118 <HAL_ADC_MspInit+0xdc>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b23      	ldr	r3, [pc, #140]	; (8002118 <HAL_ADC_MspInit+0xdc>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002096:	2303      	movs	r3, #3
 8002098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800209a:	2303      	movs	r3, #3
 800209c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 0314 	add.w	r3, r7, #20
 80020a6:	4619      	mov	r1, r3
 80020a8:	481c      	ldr	r0, [pc, #112]	; (800211c <HAL_ADC_MspInit+0xe0>)
 80020aa:	f001 fa67 	bl	800357c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80020ae:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020b0:	4a1c      	ldr	r2, [pc, #112]	; (8002124 <HAL_ADC_MspInit+0xe8>)
 80020b2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ba:	4b19      	ldr	r3, [pc, #100]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020c0:	4b17      	ldr	r3, [pc, #92]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020c6:	4b16      	ldr	r3, [pc, #88]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020cc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020d4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020d6:	4b12      	ldr	r3, [pc, #72]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020dc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020e4:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020ea:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020f0:	480b      	ldr	r0, [pc, #44]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 80020f2:	f000 ff59 	bl	8002fa8 <HAL_DMA_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80020fc:	f7ff fcec 	bl	8001ad8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a07      	ldr	r2, [pc, #28]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 8002104:	639a      	str	r2, [r3, #56]	; 0x38
 8002106:	4a06      	ldr	r2, [pc, #24]	; (8002120 <HAL_ADC_MspInit+0xe4>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800210c:	bf00      	nop
 800210e:	3728      	adds	r7, #40	; 0x28
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40012000 	.word	0x40012000
 8002118:	40023800 	.word	0x40023800
 800211c:	40020000 	.word	0x40020000
 8002120:	200000ec 	.word	0x200000ec
 8002124:	40026410 	.word	0x40026410

08002128 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08a      	sub	sp, #40	; 0x28
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a19      	ldr	r2, [pc, #100]	; (80021ac <HAL_SPI_MspInit+0x84>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d12b      	bne.n	80021a2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	613b      	str	r3, [r7, #16]
 800214e:	4b18      	ldr	r3, [pc, #96]	; (80021b0 <HAL_SPI_MspInit+0x88>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	4a17      	ldr	r2, [pc, #92]	; (80021b0 <HAL_SPI_MspInit+0x88>)
 8002154:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002158:	6453      	str	r3, [r2, #68]	; 0x44
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <HAL_SPI_MspInit+0x88>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <HAL_SPI_MspInit+0x88>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	4a10      	ldr	r2, [pc, #64]	; (80021b0 <HAL_SPI_MspInit+0x88>)
 8002170:	f043 0301 	orr.w	r3, r3, #1
 8002174:	6313      	str	r3, [r2, #48]	; 0x30
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <HAL_SPI_MspInit+0x88>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002182:	23a0      	movs	r3, #160	; 0xa0
 8002184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002186:	2302      	movs	r3, #2
 8002188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218e:	2303      	movs	r3, #3
 8002190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002192:	2305      	movs	r3, #5
 8002194:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	; (80021b4 <HAL_SPI_MspInit+0x8c>)
 800219e:	f001 f9ed 	bl	800357c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80021a2:	bf00      	nop
 80021a4:	3728      	adds	r7, #40	; 0x28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40013000 	.word	0x40013000
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000

080021b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0e      	ldr	r2, [pc, #56]	; (8002200 <HAL_TIM_Base_MspInit+0x48>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d115      	bne.n	80021f6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	4b0d      	ldr	r3, [pc, #52]	; (8002204 <HAL_TIM_Base_MspInit+0x4c>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d2:	4a0c      	ldr	r2, [pc, #48]	; (8002204 <HAL_TIM_Base_MspInit+0x4c>)
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	6453      	str	r3, [r2, #68]	; 0x44
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <HAL_TIM_Base_MspInit+0x4c>)
 80021dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2100      	movs	r1, #0
 80021ea:	2019      	movs	r0, #25
 80021ec:	f000 fea5 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021f0:	2019      	movs	r0, #25
 80021f2:	f000 febe 	bl	8002f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40014400 	.word	0x40014400
 8002204:	40023800 	.word	0x40023800

08002208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800220c:	e7fe      	b.n	800220c <NMI_Handler+0x4>

0800220e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002212:	e7fe      	b.n	8002212 <HardFault_Handler+0x4>

08002214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002218:	e7fe      	b.n	8002218 <MemManage_Handler+0x4>

0800221a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800221e:	e7fe      	b.n	800221e <BusFault_Handler+0x4>

08002220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002224:	e7fe      	b.n	8002224 <UsageFault_Handler+0x4>

08002226 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002226:	b480      	push	{r7}
 8002228:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002242:	b480      	push	{r7}
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002254:	f000 f970 	bl	8002538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}

0800225c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8002262:	f002 faa7 	bl	80047b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  logic();
 8002266:	f7ff f9b5 	bl	80015d4 <logic>
  input();
 800226a:	f7ff f89b 	bl	80013a4 <input>
  draw();
 800226e:	f7fe ff2b 	bl	80010c8 <draw>
  //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200001a4 	.word	0x200001a4

0800227c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002280:	4802      	ldr	r0, [pc, #8]	; (800228c <DMA2_Stream0_IRQHandler+0x10>)
 8002282:	f000 ff3f 	bl	8003104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	200000ec 	.word	0x200000ec

08002290 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
	return 1;
 8002294:	2301      	movs	r3, #1
}
 8002296:	4618      	mov	r0, r3
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <_kill>:

int _kill(int pid, int sig)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022aa:	f002 fc47 	bl	8004b3c <__errno>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2216      	movs	r2, #22
 80022b2:	601a      	str	r2, [r3, #0]
	return -1;
 80022b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <_exit>:

void _exit (int status)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022c8:	f04f 31ff 	mov.w	r1, #4294967295
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff ffe7 	bl	80022a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022d2:	e7fe      	b.n	80022d2 <_exit+0x12>

080022d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	e00a      	b.n	80022fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022e6:	f3af 8000 	nop.w
 80022ea:	4601      	mov	r1, r0
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	60ba      	str	r2, [r7, #8]
 80022f2:	b2ca      	uxtb	r2, r1
 80022f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	3301      	adds	r3, #1
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697a      	ldr	r2, [r7, #20]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	429a      	cmp	r2, r3
 8002302:	dbf0      	blt.n	80022e6 <_read+0x12>
	}

return len;
 8002304:	687b      	ldr	r3, [r7, #4]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3718      	adds	r7, #24
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b086      	sub	sp, #24
 8002312:	af00      	add	r7, sp, #0
 8002314:	60f8      	str	r0, [r7, #12]
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	e009      	b.n	8002334 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	1c5a      	adds	r2, r3, #1
 8002324:	60ba      	str	r2, [r7, #8]
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	3301      	adds	r3, #1
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	429a      	cmp	r2, r3
 800233a:	dbf1      	blt.n	8002320 <_write+0x12>
	}
	return len;
 800233c:	687b      	ldr	r3, [r7, #4]
}
 800233e:	4618      	mov	r0, r3
 8002340:	3718      	adds	r7, #24
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <_close>:

int _close(int file)
{
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
	return -1;
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800236e:	605a      	str	r2, [r3, #4]
	return 0;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <_isatty>:

int _isatty(int file)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
	return 1;
 8002386:	2301      	movs	r3, #1
}
 8002388:	4618      	mov	r0, r3
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
	return 0;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3714      	adds	r7, #20
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b8:	4a14      	ldr	r2, [pc, #80]	; (800240c <_sbrk+0x5c>)
 80023ba:	4b15      	ldr	r3, [pc, #84]	; (8002410 <_sbrk+0x60>)
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <_sbrk+0x64>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <_sbrk+0x64>)
 80023ce:	4a12      	ldr	r2, [pc, #72]	; (8002418 <_sbrk+0x68>)
 80023d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023d2:	4b10      	ldr	r3, [pc, #64]	; (8002414 <_sbrk+0x64>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d207      	bcs.n	80023f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e0:	f002 fbac 	bl	8004b3c <__errno>
 80023e4:	4603      	mov	r3, r0
 80023e6:	220c      	movs	r2, #12
 80023e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
 80023ee:	e009      	b.n	8002404 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <_sbrk+0x64>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023f6:	4b07      	ldr	r3, [pc, #28]	; (8002414 <_sbrk+0x64>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4413      	add	r3, r2
 80023fe:	4a05      	ldr	r2, [pc, #20]	; (8002414 <_sbrk+0x64>)
 8002400:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002402:	68fb      	ldr	r3, [r7, #12]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20010000 	.word	0x20010000
 8002410:	00000400 	.word	0x00000400
 8002414:	20000338 	.word	0x20000338
 8002418:	20000350 	.word	0x20000350

0800241c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <SystemInit+0x20>)
 8002422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002426:	4a05      	ldr	r2, [pc, #20]	; (800243c <SystemInit+0x20>)
 8002428:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800242c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002440:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002478 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002444:	480d      	ldr	r0, [pc, #52]	; (800247c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002446:	490e      	ldr	r1, [pc, #56]	; (8002480 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002448:	4a0e      	ldr	r2, [pc, #56]	; (8002484 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800244a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800244c:	e002      	b.n	8002454 <LoopCopyDataInit>

0800244e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800244e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002452:	3304      	adds	r3, #4

08002454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002458:	d3f9      	bcc.n	800244e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800245a:	4a0b      	ldr	r2, [pc, #44]	; (8002488 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800245c:	4c0b      	ldr	r4, [pc, #44]	; (800248c <LoopFillZerobss+0x26>)
  movs r3, #0
 800245e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002460:	e001      	b.n	8002466 <LoopFillZerobss>

08002462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002464:	3204      	adds	r2, #4

08002466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002468:	d3fb      	bcc.n	8002462 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800246a:	f7ff ffd7 	bl	800241c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800246e:	f002 fb6b 	bl	8004b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002472:	f7ff f8e7 	bl	8001644 <main>
  bx  lr    
 8002476:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002478:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800247c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002480:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002484:	08007848 	.word	0x08007848
  ldr r2, =_sbss
 8002488:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800248c:	20000350 	.word	0x20000350

08002490 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002490:	e7fe      	b.n	8002490 <ADC_IRQHandler>
	...

08002494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002498:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <HAL_Init+0x40>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a0d      	ldr	r2, [pc, #52]	; (80024d4 <HAL_Init+0x40>)
 800249e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_Init+0x40>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0a      	ldr	r2, [pc, #40]	; (80024d4 <HAL_Init+0x40>)
 80024aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b0:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <HAL_Init+0x40>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a07      	ldr	r2, [pc, #28]	; (80024d4 <HAL_Init+0x40>)
 80024b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024bc:	2003      	movs	r0, #3
 80024be:	f000 fd31 	bl	8002f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c2:	200f      	movs	r0, #15
 80024c4:	f000 f808 	bl	80024d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c8:	f7ff fd90 	bl	8001fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40023c00 	.word	0x40023c00

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e0:	4b12      	ldr	r3, [pc, #72]	; (800252c <HAL_InitTick+0x54>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_InitTick+0x58>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 fd49 	bl	8002f8e <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e00e      	b.n	8002524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b0f      	cmp	r3, #15
 800250a:	d80a      	bhi.n	8002522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800250c:	2200      	movs	r2, #0
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	f04f 30ff 	mov.w	r0, #4294967295
 8002514:	f000 fd11 	bl	8002f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002518:	4a06      	ldr	r2, [pc, #24]	; (8002534 <HAL_InitTick+0x5c>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e000      	b.n	8002524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000018 	.word	0x20000018
 8002530:	20000020 	.word	0x20000020
 8002534:	2000001c 	.word	0x2000001c

08002538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <HAL_IncTick+0x20>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_IncTick+0x24>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4413      	add	r3, r2
 8002548:	4a04      	ldr	r2, [pc, #16]	; (800255c <HAL_IncTick+0x24>)
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000020 	.word	0x20000020
 800255c:	2000033c 	.word	0x2000033c

08002560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return uwTick;
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <HAL_GetTick+0x14>)
 8002566:	681b      	ldr	r3, [r3, #0]
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	2000033c 	.word	0x2000033c

08002578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002580:	f7ff ffee 	bl	8002560 <HAL_GetTick>
 8002584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002590:	d005      	beq.n	800259e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002592:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <HAL_Delay+0x44>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	461a      	mov	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4413      	add	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800259e:	bf00      	nop
 80025a0:	f7ff ffde 	bl	8002560 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d8f7      	bhi.n	80025a0 <HAL_Delay+0x28>
  {
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000020 	.word	0x20000020

080025c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c8:	2300      	movs	r3, #0
 80025ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e033      	b.n	800263e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d109      	bne.n	80025f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7ff fd2c 	bl	800203c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	f003 0310 	and.w	r3, r3, #16
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d118      	bne.n	8002630 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002606:	f023 0302 	bic.w	r3, r3, #2
 800260a:	f043 0202 	orr.w	r2, r3, #2
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 faba 	bl	8002b8c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f023 0303 	bic.w	r3, r3, #3
 8002626:	f043 0201 	orr.w	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
 800262e:	e001      	b.n	8002634 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800265a:	2b01      	cmp	r3, #1
 800265c:	d101      	bne.n	8002662 <HAL_ADC_Start+0x1a>
 800265e:	2302      	movs	r3, #2
 8002660:	e097      	b.n	8002792 <HAL_ADC_Start+0x14a>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 0301 	and.w	r3, r3, #1
 8002674:	2b01      	cmp	r3, #1
 8002676:	d018      	beq.n	80026aa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002688:	4b45      	ldr	r3, [pc, #276]	; (80027a0 <HAL_ADC_Start+0x158>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a45      	ldr	r2, [pc, #276]	; (80027a4 <HAL_ADC_Start+0x15c>)
 800268e:	fba2 2303 	umull	r2, r3, r2, r3
 8002692:	0c9a      	lsrs	r2, r3, #18
 8002694:	4613      	mov	r3, r2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	4413      	add	r3, r2
 800269a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800269c:	e002      	b.n	80026a4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1f9      	bne.n	800269e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d15f      	bne.n	8002778 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026bc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026c0:	f023 0301 	bic.w	r3, r3, #1
 80026c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d007      	beq.n	80026ea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026e2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026f6:	d106      	bne.n	8002706 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fc:	f023 0206 	bic.w	r2, r3, #6
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	645a      	str	r2, [r3, #68]	; 0x44
 8002704:	e002      	b.n	800270c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002714:	4b24      	ldr	r3, [pc, #144]	; (80027a8 <HAL_ADC_Start+0x160>)
 8002716:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002720:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 031f 	and.w	r3, r3, #31
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10f      	bne.n	800274e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d129      	bne.n	8002790 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800274a:	609a      	str	r2, [r3, #8]
 800274c:	e020      	b.n	8002790 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a16      	ldr	r2, [pc, #88]	; (80027ac <HAL_ADC_Start+0x164>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d11b      	bne.n	8002790 <HAL_ADC_Start+0x148>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d114      	bne.n	8002790 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002774:	609a      	str	r2, [r3, #8]
 8002776:	e00b      	b.n	8002790 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277c:	f043 0210 	orr.w	r2, r3, #16
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002788:	f043 0201 	orr.w	r2, r3, #1
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20000018 	.word	0x20000018
 80027a4:	431bde83 	.word	0x431bde83
 80027a8:	40012300 	.word	0x40012300
 80027ac:	40012000 	.word	0x40012000

080027b0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d101      	bne.n	80027c6 <HAL_ADC_Stop+0x16>
 80027c2:	2302      	movs	r3, #2
 80027c4:	e021      	b.n	800280a <HAL_ADC_Stop+0x5a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0201 	bic.w	r2, r2, #1
 80027dc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d109      	bne.n	8002800 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027f4:	f023 0301 	bic.w	r3, r3, #1
 80027f8:	f043 0201 	orr.w	r2, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b084      	sub	sp, #16
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
 800281e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002832:	d113      	bne.n	800285c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800283e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002842:	d10b      	bne.n	800285c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	f043 0220 	orr.w	r2, r3, #32
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e063      	b.n	8002924 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800285c:	f7ff fe80 	bl	8002560 <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002862:	e021      	b.n	80028a8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286a:	d01d      	beq.n	80028a8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d007      	beq.n	8002882 <HAL_ADC_PollForConversion+0x6c>
 8002872:	f7ff fe75 	bl	8002560 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d212      	bcs.n	80028a8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b02      	cmp	r3, #2
 800288e:	d00b      	beq.n	80028a8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	f043 0204 	orr.w	r2, r3, #4
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e03d      	b.n	8002924 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d1d6      	bne.n	8002864 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f06f 0212 	mvn.w	r2, #18
 80028be:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d123      	bne.n	8002922 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d11f      	bne.n	8002922 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d006      	beq.n	80028fe <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d111      	bne.n	8002922 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d105      	bne.n	8002922 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f043 0201 	orr.w	r2, r3, #1
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x1c>
 8002960:	2302      	movs	r3, #2
 8002962:	e105      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x228>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b09      	cmp	r3, #9
 8002972:	d925      	bls.n	80029c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68d9      	ldr	r1, [r3, #12]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	b29b      	uxth	r3, r3
 8002980:	461a      	mov	r2, r3
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	3b1e      	subs	r3, #30
 800298a:	2207      	movs	r2, #7
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43da      	mvns	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	400a      	ands	r2, r1
 8002998:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68d9      	ldr	r1, [r3, #12]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	4618      	mov	r0, r3
 80029ac:	4603      	mov	r3, r0
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	4403      	add	r3, r0
 80029b2:	3b1e      	subs	r3, #30
 80029b4:	409a      	lsls	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	e022      	b.n	8002a06 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6919      	ldr	r1, [r3, #16]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	461a      	mov	r2, r3
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	2207      	movs	r2, #7
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	43da      	mvns	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	400a      	ands	r2, r1
 80029e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6919      	ldr	r1, [r3, #16]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	4618      	mov	r0, r3
 80029f6:	4603      	mov	r3, r0
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4403      	add	r3, r0
 80029fc:	409a      	lsls	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d824      	bhi.n	8002a58 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	4413      	add	r3, r2
 8002a1e:	3b05      	subs	r3, #5
 8002a20:	221f      	movs	r2, #31
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43da      	mvns	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	400a      	ands	r2, r1
 8002a2e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	3b05      	subs	r3, #5
 8002a4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	635a      	str	r2, [r3, #52]	; 0x34
 8002a56:	e04c      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b0c      	cmp	r3, #12
 8002a5e:	d824      	bhi.n	8002aaa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	3b23      	subs	r3, #35	; 0x23
 8002a72:	221f      	movs	r2, #31
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	43da      	mvns	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	400a      	ands	r2, r1
 8002a80:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	4618      	mov	r0, r3
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	3b23      	subs	r3, #35	; 0x23
 8002a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	631a      	str	r2, [r3, #48]	; 0x30
 8002aa8:	e023      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4413      	add	r3, r2
 8002aba:	3b41      	subs	r3, #65	; 0x41
 8002abc:	221f      	movs	r2, #31
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43da      	mvns	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	400a      	ands	r2, r1
 8002aca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	4618      	mov	r0, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	3b41      	subs	r3, #65	; 0x41
 8002ae6:	fa00 f203 	lsl.w	r2, r0, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002af2:	4b22      	ldr	r3, [pc, #136]	; (8002b7c <HAL_ADC_ConfigChannel+0x234>)
 8002af4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a21      	ldr	r2, [pc, #132]	; (8002b80 <HAL_ADC_ConfigChannel+0x238>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d109      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x1cc>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b12      	cmp	r3, #18
 8002b06:	d105      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a19      	ldr	r2, [pc, #100]	; (8002b80 <HAL_ADC_ConfigChannel+0x238>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d123      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x21e>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b10      	cmp	r3, #16
 8002b24:	d003      	beq.n	8002b2e <HAL_ADC_ConfigChannel+0x1e6>
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b11      	cmp	r3, #17
 8002b2c:	d11b      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b10      	cmp	r3, #16
 8002b40:	d111      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b42:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <HAL_ADC_ConfigChannel+0x23c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a10      	ldr	r2, [pc, #64]	; (8002b88 <HAL_ADC_ConfigChannel+0x240>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	0c9a      	lsrs	r2, r3, #18
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b58:	e002      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1f9      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	40012300 	.word	0x40012300
 8002b80:	40012000 	.word	0x40012000
 8002b84:	20000018 	.word	0x20000018
 8002b88:	431bde83 	.word	0x431bde83

08002b8c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b94:	4b79      	ldr	r3, [pc, #484]	; (8002d7c <ADC_Init+0x1f0>)
 8002b96:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	431a      	orrs	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bc0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6859      	ldr	r1, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	021a      	lsls	r2, r3, #8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002be4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6859      	ldr	r1, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c06:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6899      	ldr	r1, [r3, #8]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1e:	4a58      	ldr	r2, [pc, #352]	; (8002d80 <ADC_Init+0x1f4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d022      	beq.n	8002c6a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c32:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6899      	ldr	r1, [r3, #8]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6899      	ldr	r1, [r3, #8]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	e00f      	b.n	8002c8a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c88:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 0202 	bic.w	r2, r2, #2
 8002c98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6899      	ldr	r1, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7e1b      	ldrb	r3, [r3, #24]
 8002ca4:	005a      	lsls	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d01b      	beq.n	8002cf0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cc6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002cd6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6859      	ldr	r1, [r3, #4]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	035a      	lsls	r2, r3, #13
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	e007      	b.n	8002d00 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cfe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	051a      	lsls	r2, r3, #20
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6899      	ldr	r1, [r3, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d42:	025a      	lsls	r2, r3, #9
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6899      	ldr	r1, [r3, #8]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	029a      	lsls	r2, r3, #10
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	609a      	str	r2, [r3, #8]
}
 8002d70:	bf00      	nop
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	40012300 	.word	0x40012300
 8002d80:	0f000001 	.word	0x0f000001

08002d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d94:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002da0:	4013      	ands	r3, r2
 8002da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002db0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002db6:	4a04      	ldr	r2, [pc, #16]	; (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	60d3      	str	r3, [r2, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd0:	4b04      	ldr	r3, [pc, #16]	; (8002de4 <__NVIC_GetPriorityGrouping+0x18>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	0a1b      	lsrs	r3, r3, #8
 8002dd6:	f003 0307 	and.w	r3, r3, #7
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	db0b      	blt.n	8002e12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	f003 021f 	and.w	r2, r3, #31
 8002e00:	4907      	ldr	r1, [pc, #28]	; (8002e20 <__NVIC_EnableIRQ+0x38>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	2001      	movs	r0, #1
 8002e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	e000e100 	.word	0xe000e100

08002e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	6039      	str	r1, [r7, #0]
 8002e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	db0a      	blt.n	8002e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	b2da      	uxtb	r2, r3
 8002e3c:	490c      	ldr	r1, [pc, #48]	; (8002e70 <__NVIC_SetPriority+0x4c>)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	0112      	lsls	r2, r2, #4
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	440b      	add	r3, r1
 8002e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e4c:	e00a      	b.n	8002e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	4908      	ldr	r1, [pc, #32]	; (8002e74 <__NVIC_SetPriority+0x50>)
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	3b04      	subs	r3, #4
 8002e5c:	0112      	lsls	r2, r2, #4
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	440b      	add	r3, r1
 8002e62:	761a      	strb	r2, [r3, #24]
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000e100 	.word	0xe000e100
 8002e74:	e000ed00 	.word	0xe000ed00

08002e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b089      	sub	sp, #36	; 0x24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f1c3 0307 	rsb	r3, r3, #7
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	bf28      	it	cs
 8002e96:	2304      	movcs	r3, #4
 8002e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	2b06      	cmp	r3, #6
 8002ea0:	d902      	bls.n	8002ea8 <NVIC_EncodePriority+0x30>
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3b03      	subs	r3, #3
 8002ea6:	e000      	b.n	8002eaa <NVIC_EncodePriority+0x32>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eac:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	401a      	ands	r2, r3
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eca:	43d9      	mvns	r1, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed0:	4313      	orrs	r3, r2
         );
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3724      	adds	r7, #36	; 0x24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
	...

08002ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ef0:	d301      	bcc.n	8002ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00f      	b.n	8002f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	; (8002f20 <SysTick_Config+0x40>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002efe:	210f      	movs	r1, #15
 8002f00:	f04f 30ff 	mov.w	r0, #4294967295
 8002f04:	f7ff ff8e 	bl	8002e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f08:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <SysTick_Config+0x40>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f0e:	4b04      	ldr	r3, [pc, #16]	; (8002f20 <SysTick_Config+0x40>)
 8002f10:	2207      	movs	r2, #7
 8002f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	e000e010 	.word	0xe000e010

08002f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff ff29 	bl	8002d84 <__NVIC_SetPriorityGrouping>
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b086      	sub	sp, #24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	4603      	mov	r3, r0
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f4c:	f7ff ff3e 	bl	8002dcc <__NVIC_GetPriorityGrouping>
 8002f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	6978      	ldr	r0, [r7, #20]
 8002f58:	f7ff ff8e 	bl	8002e78 <NVIC_EncodePriority>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff ff5d 	bl	8002e24 <__NVIC_SetPriority>
}
 8002f6a:	bf00      	nop
 8002f6c:	3718      	adds	r7, #24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	4603      	mov	r3, r0
 8002f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff31 	bl	8002de8 <__NVIC_EnableIRQ>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffa2 	bl	8002ee0 <SysTick_Config>
 8002f9c:	4603      	mov	r3, r0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fb4:	f7ff fad4 	bl	8002560 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e099      	b.n	80030f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 0201 	bic.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fe4:	e00f      	b.n	8003006 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fe6:	f7ff fabb 	bl	8002560 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b05      	cmp	r3, #5
 8002ff2:	d908      	bls.n	8003006 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2203      	movs	r2, #3
 8002ffe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e078      	b.n	80030f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1e8      	bne.n	8002fe6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	4b38      	ldr	r3, [pc, #224]	; (8003100 <HAL_DMA_Init+0x158>)
 8003020:	4013      	ands	r3, r2
 8003022:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003032:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800303e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800304a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	4313      	orrs	r3, r2
 8003056:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305c:	2b04      	cmp	r3, #4
 800305e:	d107      	bne.n	8003070 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003068:	4313      	orrs	r3, r2
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	697a      	ldr	r2, [r7, #20]
 8003076:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f023 0307 	bic.w	r3, r3, #7
 8003086:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	4313      	orrs	r3, r2
 8003090:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003096:	2b04      	cmp	r3, #4
 8003098:	d117      	bne.n	80030ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00e      	beq.n	80030ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f9e9 	bl	8003484 <DMA_CheckFifoParam>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d008      	beq.n	80030ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2240      	movs	r2, #64	; 0x40
 80030bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030c6:	2301      	movs	r3, #1
 80030c8:	e016      	b.n	80030f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 f9a0 	bl	8003418 <DMA_CalcBaseAndBitshift>
 80030d8:	4603      	mov	r3, r0
 80030da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e0:	223f      	movs	r2, #63	; 0x3f
 80030e2:	409a      	lsls	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	f010803f 	.word	0xf010803f

08003104 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003110:	4b8e      	ldr	r3, [pc, #568]	; (800334c <HAL_DMA_IRQHandler+0x248>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a8e      	ldr	r2, [pc, #568]	; (8003350 <HAL_DMA_IRQHandler+0x24c>)
 8003116:	fba2 2303 	umull	r2, r3, r2, r3
 800311a:	0a9b      	lsrs	r3, r3, #10
 800311c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312e:	2208      	movs	r2, #8
 8003130:	409a      	lsls	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4013      	ands	r3, r2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d01a      	beq.n	8003170 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	d013      	beq.n	8003170 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0204 	bic.w	r2, r2, #4
 8003156:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315c:	2208      	movs	r2, #8
 800315e:	409a      	lsls	r2, r3
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003168:	f043 0201 	orr.w	r2, r3, #1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003174:	2201      	movs	r2, #1
 8003176:	409a      	lsls	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4013      	ands	r3, r2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d012      	beq.n	80031a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00b      	beq.n	80031a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003192:	2201      	movs	r2, #1
 8003194:	409a      	lsls	r2, r3
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f043 0202 	orr.w	r2, r3, #2
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031aa:	2204      	movs	r2, #4
 80031ac:	409a      	lsls	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	4013      	ands	r3, r2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d012      	beq.n	80031dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00b      	beq.n	80031dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c8:	2204      	movs	r2, #4
 80031ca:	409a      	lsls	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d4:	f043 0204 	orr.w	r2, r3, #4
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e0:	2210      	movs	r2, #16
 80031e2:	409a      	lsls	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4013      	ands	r3, r2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d043      	beq.n	8003274 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0308 	and.w	r3, r3, #8
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d03c      	beq.n	8003274 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fe:	2210      	movs	r2, #16
 8003200:	409a      	lsls	r2, r3
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d018      	beq.n	8003246 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d108      	bne.n	8003234 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	2b00      	cmp	r3, #0
 8003228:	d024      	beq.n	8003274 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	4798      	blx	r3
 8003232:	e01f      	b.n	8003274 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003238:	2b00      	cmp	r3, #0
 800323a:	d01b      	beq.n	8003274 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	4798      	blx	r3
 8003244:	e016      	b.n	8003274 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d107      	bne.n	8003264 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0208 	bic.w	r2, r2, #8
 8003262:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003268:	2b00      	cmp	r3, #0
 800326a:	d003      	beq.n	8003274 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003278:	2220      	movs	r2, #32
 800327a:	409a      	lsls	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4013      	ands	r3, r2
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 808f 	beq.w	80033a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0310 	and.w	r3, r3, #16
 8003290:	2b00      	cmp	r3, #0
 8003292:	f000 8087 	beq.w	80033a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329a:	2220      	movs	r2, #32
 800329c:	409a      	lsls	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b05      	cmp	r3, #5
 80032ac:	d136      	bne.n	800331c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0216 	bic.w	r2, r2, #22
 80032bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695a      	ldr	r2, [r3, #20]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d103      	bne.n	80032de <HAL_DMA_IRQHandler+0x1da>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d007      	beq.n	80032ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0208 	bic.w	r2, r2, #8
 80032ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f2:	223f      	movs	r2, #63	; 0x3f
 80032f4:	409a      	lsls	r2, r3
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800330e:	2b00      	cmp	r3, #0
 8003310:	d07e      	beq.n	8003410 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	4798      	blx	r3
        }
        return;
 800331a:	e079      	b.n	8003410 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d01d      	beq.n	8003366 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10d      	bne.n	8003354 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333c:	2b00      	cmp	r3, #0
 800333e:	d031      	beq.n	80033a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	4798      	blx	r3
 8003348:	e02c      	b.n	80033a4 <HAL_DMA_IRQHandler+0x2a0>
 800334a:	bf00      	nop
 800334c:	20000018 	.word	0x20000018
 8003350:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003358:	2b00      	cmp	r3, #0
 800335a:	d023      	beq.n	80033a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	4798      	blx	r3
 8003364:	e01e      	b.n	80033a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003370:	2b00      	cmp	r3, #0
 8003372:	d10f      	bne.n	8003394 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0210 	bic.w	r2, r2, #16
 8003382:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d032      	beq.n	8003412 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d022      	beq.n	80033fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2205      	movs	r2, #5
 80033bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0201 	bic.w	r2, r2, #1
 80033ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	3301      	adds	r3, #1
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d307      	bcc.n	80033ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f2      	bne.n	80033d0 <HAL_DMA_IRQHandler+0x2cc>
 80033ea:	e000      	b.n	80033ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80033ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003402:	2b00      	cmp	r3, #0
 8003404:	d005      	beq.n	8003412 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	4798      	blx	r3
 800340e:	e000      	b.n	8003412 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003410:	bf00      	nop
    }
  }
}
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	3b10      	subs	r3, #16
 8003428:	4a14      	ldr	r2, [pc, #80]	; (800347c <DMA_CalcBaseAndBitshift+0x64>)
 800342a:	fba2 2303 	umull	r2, r3, r2, r3
 800342e:	091b      	lsrs	r3, r3, #4
 8003430:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003432:	4a13      	ldr	r2, [pc, #76]	; (8003480 <DMA_CalcBaseAndBitshift+0x68>)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4413      	add	r3, r2
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2b03      	cmp	r3, #3
 8003444:	d909      	bls.n	800345a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800344e:	f023 0303 	bic.w	r3, r3, #3
 8003452:	1d1a      	adds	r2, r3, #4
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	659a      	str	r2, [r3, #88]	; 0x58
 8003458:	e007      	b.n	800346a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800346e:	4618      	mov	r0, r3
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	aaaaaaab 	.word	0xaaaaaaab
 8003480:	080076e8 	.word	0x080076e8

08003484 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800348c:	2300      	movs	r3, #0
 800348e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003494:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d11f      	bne.n	80034de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d856      	bhi.n	8003552 <DMA_CheckFifoParam+0xce>
 80034a4:	a201      	add	r2, pc, #4	; (adr r2, 80034ac <DMA_CheckFifoParam+0x28>)
 80034a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034aa:	bf00      	nop
 80034ac:	080034bd 	.word	0x080034bd
 80034b0:	080034cf 	.word	0x080034cf
 80034b4:	080034bd 	.word	0x080034bd
 80034b8:	08003553 	.word	0x08003553
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d046      	beq.n	8003556 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034cc:	e043      	b.n	8003556 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034d6:	d140      	bne.n	800355a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034dc:	e03d      	b.n	800355a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034e6:	d121      	bne.n	800352c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b03      	cmp	r3, #3
 80034ec:	d837      	bhi.n	800355e <DMA_CheckFifoParam+0xda>
 80034ee:	a201      	add	r2, pc, #4	; (adr r2, 80034f4 <DMA_CheckFifoParam+0x70>)
 80034f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f4:	08003505 	.word	0x08003505
 80034f8:	0800350b 	.word	0x0800350b
 80034fc:	08003505 	.word	0x08003505
 8003500:	0800351d 	.word	0x0800351d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
      break;
 8003508:	e030      	b.n	800356c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d025      	beq.n	8003562 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800351a:	e022      	b.n	8003562 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003520:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003524:	d11f      	bne.n	8003566 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800352a:	e01c      	b.n	8003566 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d903      	bls.n	800353a <DMA_CheckFifoParam+0xb6>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b03      	cmp	r3, #3
 8003536:	d003      	beq.n	8003540 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003538:	e018      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
      break;
 800353e:	e015      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00e      	beq.n	800356a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
      break;
 8003550:	e00b      	b.n	800356a <DMA_CheckFifoParam+0xe6>
      break;
 8003552:	bf00      	nop
 8003554:	e00a      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 8003556:	bf00      	nop
 8003558:	e008      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 800355a:	bf00      	nop
 800355c:	e006      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 800355e:	bf00      	nop
 8003560:	e004      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 8003562:	bf00      	nop
 8003564:	e002      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;   
 8003566:	bf00      	nop
 8003568:	e000      	b.n	800356c <DMA_CheckFifoParam+0xe8>
      break;
 800356a:	bf00      	nop
    }
  } 
  
  return status; 
 800356c:	7bfb      	ldrb	r3, [r7, #15]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop

0800357c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800357c:	b480      	push	{r7}
 800357e:	b089      	sub	sp, #36	; 0x24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800358a:	2300      	movs	r3, #0
 800358c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800358e:	2300      	movs	r3, #0
 8003590:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	e159      	b.n	800384c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003598:	2201      	movs	r2, #1
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4013      	ands	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	f040 8148 	bne.w	8003846 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d005      	beq.n	80035ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d130      	bne.n	8003630 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	2203      	movs	r2, #3
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	43db      	mvns	r3, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4013      	ands	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003604:	2201      	movs	r2, #1
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	091b      	lsrs	r3, r3, #4
 800361a:	f003 0201 	and.w	r2, r3, #1
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	2b03      	cmp	r3, #3
 800363a:	d017      	beq.n	800366c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	2203      	movs	r2, #3
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4013      	ands	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0303 	and.w	r3, r3, #3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d123      	bne.n	80036c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	08da      	lsrs	r2, r3, #3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3208      	adds	r2, #8
 8003680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003684:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	220f      	movs	r2, #15
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	08da      	lsrs	r2, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3208      	adds	r2, #8
 80036ba:	69b9      	ldr	r1, [r7, #24]
 80036bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	2203      	movs	r2, #3
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4013      	ands	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f003 0203 	and.w	r2, r3, #3
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f000 80a2 	beq.w	8003846 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b57      	ldr	r3, [pc, #348]	; (8003864 <HAL_GPIO_Init+0x2e8>)
 8003708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370a:	4a56      	ldr	r2, [pc, #344]	; (8003864 <HAL_GPIO_Init+0x2e8>)
 800370c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003710:	6453      	str	r3, [r2, #68]	; 0x44
 8003712:	4b54      	ldr	r3, [pc, #336]	; (8003864 <HAL_GPIO_Init+0x2e8>)
 8003714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800371e:	4a52      	ldr	r2, [pc, #328]	; (8003868 <HAL_GPIO_Init+0x2ec>)
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	089b      	lsrs	r3, r3, #2
 8003724:	3302      	adds	r3, #2
 8003726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	f003 0303 	and.w	r3, r3, #3
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	220f      	movs	r2, #15
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43db      	mvns	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a49      	ldr	r2, [pc, #292]	; (800386c <HAL_GPIO_Init+0x2f0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d019      	beq.n	800377e <HAL_GPIO_Init+0x202>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a48      	ldr	r2, [pc, #288]	; (8003870 <HAL_GPIO_Init+0x2f4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d013      	beq.n	800377a <HAL_GPIO_Init+0x1fe>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a47      	ldr	r2, [pc, #284]	; (8003874 <HAL_GPIO_Init+0x2f8>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00d      	beq.n	8003776 <HAL_GPIO_Init+0x1fa>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a46      	ldr	r2, [pc, #280]	; (8003878 <HAL_GPIO_Init+0x2fc>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d007      	beq.n	8003772 <HAL_GPIO_Init+0x1f6>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a45      	ldr	r2, [pc, #276]	; (800387c <HAL_GPIO_Init+0x300>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d101      	bne.n	800376e <HAL_GPIO_Init+0x1f2>
 800376a:	2304      	movs	r3, #4
 800376c:	e008      	b.n	8003780 <HAL_GPIO_Init+0x204>
 800376e:	2307      	movs	r3, #7
 8003770:	e006      	b.n	8003780 <HAL_GPIO_Init+0x204>
 8003772:	2303      	movs	r3, #3
 8003774:	e004      	b.n	8003780 <HAL_GPIO_Init+0x204>
 8003776:	2302      	movs	r3, #2
 8003778:	e002      	b.n	8003780 <HAL_GPIO_Init+0x204>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <HAL_GPIO_Init+0x204>
 800377e:	2300      	movs	r3, #0
 8003780:	69fa      	ldr	r2, [r7, #28]
 8003782:	f002 0203 	and.w	r2, r2, #3
 8003786:	0092      	lsls	r2, r2, #2
 8003788:	4093      	lsls	r3, r2
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003790:	4935      	ldr	r1, [pc, #212]	; (8003868 <HAL_GPIO_Init+0x2ec>)
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	089b      	lsrs	r3, r3, #2
 8003796:	3302      	adds	r3, #2
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800379e:	4b38      	ldr	r3, [pc, #224]	; (8003880 <HAL_GPIO_Init+0x304>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	43db      	mvns	r3, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4013      	ands	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037c2:	4a2f      	ldr	r2, [pc, #188]	; (8003880 <HAL_GPIO_Init+0x304>)
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037c8:	4b2d      	ldr	r3, [pc, #180]	; (8003880 <HAL_GPIO_Init+0x304>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	43db      	mvns	r3, r3
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	4013      	ands	r3, r2
 80037d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037ec:	4a24      	ldr	r2, [pc, #144]	; (8003880 <HAL_GPIO_Init+0x304>)
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037f2:	4b23      	ldr	r3, [pc, #140]	; (8003880 <HAL_GPIO_Init+0x304>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	4313      	orrs	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003816:	4a1a      	ldr	r2, [pc, #104]	; (8003880 <HAL_GPIO_Init+0x304>)
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800381c:	4b18      	ldr	r3, [pc, #96]	; (8003880 <HAL_GPIO_Init+0x304>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d003      	beq.n	8003840 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003840:	4a0f      	ldr	r2, [pc, #60]	; (8003880 <HAL_GPIO_Init+0x304>)
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	3301      	adds	r3, #1
 800384a:	61fb      	str	r3, [r7, #28]
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	2b0f      	cmp	r3, #15
 8003850:	f67f aea2 	bls.w	8003598 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	3724      	adds	r7, #36	; 0x24
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800
 8003868:	40013800 	.word	0x40013800
 800386c:	40020000 	.word	0x40020000
 8003870:	40020400 	.word	0x40020400
 8003874:	40020800 	.word	0x40020800
 8003878:	40020c00 	.word	0x40020c00
 800387c:	40021000 	.word	0x40021000
 8003880:	40013c00 	.word	0x40013c00

08003884 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	460b      	mov	r3, r1
 800388e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	887b      	ldrh	r3, [r7, #2]
 8003896:	4013      	ands	r3, r2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d002      	beq.n	80038a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800389c:	2301      	movs	r3, #1
 800389e:	73fb      	strb	r3, [r7, #15]
 80038a0:	e001      	b.n	80038a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038a2:	2300      	movs	r3, #0
 80038a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	460b      	mov	r3, r1
 80038be:	807b      	strh	r3, [r7, #2]
 80038c0:	4613      	mov	r3, r2
 80038c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038c4:	787b      	ldrb	r3, [r7, #1]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d003      	beq.n	80038d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038ca:	887a      	ldrh	r2, [r7, #2]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038d0:	e003      	b.n	80038da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038d2:	887b      	ldrh	r3, [r7, #2]
 80038d4:	041a      	lsls	r2, r3, #16
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	619a      	str	r2, [r3, #24]
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
	...

080038e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e267      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d075      	beq.n	80039f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003906:	4b88      	ldr	r3, [pc, #544]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 030c 	and.w	r3, r3, #12
 800390e:	2b04      	cmp	r3, #4
 8003910:	d00c      	beq.n	800392c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003912:	4b85      	ldr	r3, [pc, #532]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800391a:	2b08      	cmp	r3, #8
 800391c:	d112      	bne.n	8003944 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800391e:	4b82      	ldr	r3, [pc, #520]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003926:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800392a:	d10b      	bne.n	8003944 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800392c:	4b7e      	ldr	r3, [pc, #504]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d05b      	beq.n	80039f0 <HAL_RCC_OscConfig+0x108>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d157      	bne.n	80039f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e242      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800394c:	d106      	bne.n	800395c <HAL_RCC_OscConfig+0x74>
 800394e:	4b76      	ldr	r3, [pc, #472]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a75      	ldr	r2, [pc, #468]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	e01d      	b.n	8003998 <HAL_RCC_OscConfig+0xb0>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003964:	d10c      	bne.n	8003980 <HAL_RCC_OscConfig+0x98>
 8003966:	4b70      	ldr	r3, [pc, #448]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a6f      	ldr	r2, [pc, #444]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 800396c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	4b6d      	ldr	r3, [pc, #436]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a6c      	ldr	r2, [pc, #432]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800397c:	6013      	str	r3, [r2, #0]
 800397e:	e00b      	b.n	8003998 <HAL_RCC_OscConfig+0xb0>
 8003980:	4b69      	ldr	r3, [pc, #420]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a68      	ldr	r2, [pc, #416]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398a:	6013      	str	r3, [r2, #0]
 800398c:	4b66      	ldr	r3, [pc, #408]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a65      	ldr	r2, [pc, #404]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d013      	beq.n	80039c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a0:	f7fe fdde 	bl	8002560 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039a8:	f7fe fdda 	bl	8002560 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b64      	cmp	r3, #100	; 0x64
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e207      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ba:	4b5b      	ldr	r3, [pc, #364]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0xc0>
 80039c6:	e014      	b.n	80039f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c8:	f7fe fdca 	bl	8002560 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d0:	f7fe fdc6 	bl	8002560 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b64      	cmp	r3, #100	; 0x64
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e1f3      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e2:	4b51      	ldr	r3, [pc, #324]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f0      	bne.n	80039d0 <HAL_RCC_OscConfig+0xe8>
 80039ee:	e000      	b.n	80039f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d063      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039fe:	4b4a      	ldr	r3, [pc, #296]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 030c 	and.w	r3, r3, #12
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00b      	beq.n	8003a22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a0a:	4b47      	ldr	r3, [pc, #284]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d11c      	bne.n	8003a50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a16:	4b44      	ldr	r3, [pc, #272]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d116      	bne.n	8003a50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a22:	4b41      	ldr	r3, [pc, #260]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d005      	beq.n	8003a3a <HAL_RCC_OscConfig+0x152>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d001      	beq.n	8003a3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e1c7      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3a:	4b3b      	ldr	r3, [pc, #236]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4937      	ldr	r1, [pc, #220]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a4e:	e03a      	b.n	8003ac6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d020      	beq.n	8003a9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a58:	4b34      	ldr	r3, [pc, #208]	; (8003b2c <HAL_RCC_OscConfig+0x244>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5e:	f7fe fd7f 	bl	8002560 <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a66:	f7fe fd7b 	bl	8002560 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e1a8      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a78:	4b2b      	ldr	r3, [pc, #172]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0f0      	beq.n	8003a66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a84:	4b28      	ldr	r3, [pc, #160]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4925      	ldr	r1, [pc, #148]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	600b      	str	r3, [r1, #0]
 8003a98:	e015      	b.n	8003ac6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a9a:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <HAL_RCC_OscConfig+0x244>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa0:	f7fe fd5e 	bl	8002560 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aa8:	f7fe fd5a 	bl	8002560 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e187      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aba:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d1f0      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0308 	and.w	r3, r3, #8
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d036      	beq.n	8003b40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d016      	beq.n	8003b08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ada:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <HAL_RCC_OscConfig+0x248>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae0:	f7fe fd3e 	bl	8002560 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ae8:	f7fe fd3a 	bl	8002560 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e167      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afa:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <HAL_RCC_OscConfig+0x240>)
 8003afc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f0      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x200>
 8003b06:	e01b      	b.n	8003b40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <HAL_RCC_OscConfig+0x248>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b0e:	f7fe fd27 	bl	8002560 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b14:	e00e      	b.n	8003b34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b16:	f7fe fd23 	bl	8002560 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d907      	bls.n	8003b34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e150      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	42470000 	.word	0x42470000
 8003b30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b34:	4b88      	ldr	r3, [pc, #544]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1ea      	bne.n	8003b16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 8097 	beq.w	8003c7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b52:	4b81      	ldr	r3, [pc, #516]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10f      	bne.n	8003b7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]
 8003b62:	4b7d      	ldr	r3, [pc, #500]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	4a7c      	ldr	r2, [pc, #496]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b6e:	4b7a      	ldr	r3, [pc, #488]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b76:	60bb      	str	r3, [r7, #8]
 8003b78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7e:	4b77      	ldr	r3, [pc, #476]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d118      	bne.n	8003bbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b8a:	4b74      	ldr	r3, [pc, #464]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a73      	ldr	r2, [pc, #460]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b96:	f7fe fce3 	bl	8002560 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9e:	f7fe fcdf 	bl	8002560 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e10c      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb0:	4b6a      	ldr	r3, [pc, #424]	; (8003d5c <HAL_RCC_OscConfig+0x474>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d106      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x2ea>
 8003bc4:	4b64      	ldr	r3, [pc, #400]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc8:	4a63      	ldr	r2, [pc, #396]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	6713      	str	r3, [r2, #112]	; 0x70
 8003bd0:	e01c      	b.n	8003c0c <HAL_RCC_OscConfig+0x324>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b05      	cmp	r3, #5
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x30c>
 8003bda:	4b5f      	ldr	r3, [pc, #380]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bde:	4a5e      	ldr	r2, [pc, #376]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003be0:	f043 0304 	orr.w	r3, r3, #4
 8003be4:	6713      	str	r3, [r2, #112]	; 0x70
 8003be6:	4b5c      	ldr	r3, [pc, #368]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bea:	4a5b      	ldr	r2, [pc, #364]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bec:	f043 0301 	orr.w	r3, r3, #1
 8003bf0:	6713      	str	r3, [r2, #112]	; 0x70
 8003bf2:	e00b      	b.n	8003c0c <HAL_RCC_OscConfig+0x324>
 8003bf4:	4b58      	ldr	r3, [pc, #352]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf8:	4a57      	ldr	r2, [pc, #348]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	6713      	str	r3, [r2, #112]	; 0x70
 8003c00:	4b55      	ldr	r3, [pc, #340]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c04:	4a54      	ldr	r2, [pc, #336]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c06:	f023 0304 	bic.w	r3, r3, #4
 8003c0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d015      	beq.n	8003c40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c14:	f7fe fca4 	bl	8002560 <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1a:	e00a      	b.n	8003c32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c1c:	f7fe fca0 	bl	8002560 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e0cb      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c32:	4b49      	ldr	r3, [pc, #292]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0ee      	beq.n	8003c1c <HAL_RCC_OscConfig+0x334>
 8003c3e:	e014      	b.n	8003c6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c40:	f7fe fc8e 	bl	8002560 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c46:	e00a      	b.n	8003c5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c48:	f7fe fc8a 	bl	8002560 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e0b5      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c5e:	4b3e      	ldr	r3, [pc, #248]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1ee      	bne.n	8003c48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c6a:	7dfb      	ldrb	r3, [r7, #23]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d105      	bne.n	8003c7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c70:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	4a38      	ldr	r2, [pc, #224]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80a1 	beq.w	8003dc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c86:	4b34      	ldr	r3, [pc, #208]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d05c      	beq.n	8003d4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d141      	bne.n	8003d1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9a:	4b31      	ldr	r3, [pc, #196]	; (8003d60 <HAL_RCC_OscConfig+0x478>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca0:	f7fe fc5e 	bl	8002560 <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ca8:	f7fe fc5a 	bl	8002560 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e087      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cba:	4b27      	ldr	r3, [pc, #156]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	019b      	lsls	r3, r3, #6
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cdc:	085b      	lsrs	r3, r3, #1
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	041b      	lsls	r3, r3, #16
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce8:	061b      	lsls	r3, r3, #24
 8003cea:	491b      	ldr	r1, [pc, #108]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cf0:	4b1b      	ldr	r3, [pc, #108]	; (8003d60 <HAL_RCC_OscConfig+0x478>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf6:	f7fe fc33 	bl	8002560 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cfc:	e008      	b.n	8003d10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cfe:	f7fe fc2f 	bl	8002560 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e05c      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d10:	4b11      	ldr	r3, [pc, #68]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0f0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x416>
 8003d1c:	e054      	b.n	8003dc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <HAL_RCC_OscConfig+0x478>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d24:	f7fe fc1c 	bl	8002560 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7fe fc18 	bl	8002560 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e045      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d3e:	4b06      	ldr	r3, [pc, #24]	; (8003d58 <HAL_RCC_OscConfig+0x470>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x444>
 8003d4a:	e03d      	b.n	8003dc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d107      	bne.n	8003d64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e038      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	40007000 	.word	0x40007000
 8003d60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d64:	4b1b      	ldr	r3, [pc, #108]	; (8003dd4 <HAL_RCC_OscConfig+0x4ec>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d028      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d121      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d11a      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d94:	4013      	ands	r3, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d111      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003daa:	085b      	lsrs	r3, r3, #1
 8003dac:	3b01      	subs	r3, #1
 8003dae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d107      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d001      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e000      	b.n	8003dca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	40023800 	.word	0x40023800

08003dd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e0cc      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dec:	4b68      	ldr	r3, [pc, #416]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d90c      	bls.n	8003e14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfa:	4b65      	ldr	r3, [pc, #404]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e02:	4b63      	ldr	r3, [pc, #396]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0b8      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d020      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e2c:	4b59      	ldr	r3, [pc, #356]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a58      	ldr	r2, [pc, #352]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e44:	4b53      	ldr	r3, [pc, #332]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	4a52      	ldr	r2, [pc, #328]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e50:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	494d      	ldr	r1, [pc, #308]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d044      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d107      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e76:	4b47      	ldr	r3, [pc, #284]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d119      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e07f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d003      	beq.n	8003e96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d107      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e96:	4b3f      	ldr	r3, [pc, #252]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d109      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e06f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e067      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eb6:	4b37      	ldr	r3, [pc, #220]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f023 0203 	bic.w	r2, r3, #3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	4934      	ldr	r1, [pc, #208]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ec8:	f7fe fb4a 	bl	8002560 <HAL_GetTick>
 8003ecc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ece:	e00a      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed0:	f7fe fb46 	bl	8002560 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e04f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee6:	4b2b      	ldr	r3, [pc, #172]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 020c 	and.w	r2, r3, #12
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d1eb      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ef8:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d20c      	bcs.n	8003f20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f06:	4b22      	ldr	r3, [pc, #136]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0e:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <HAL_RCC_ClockConfig+0x1b8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e032      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d008      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f2c:	4b19      	ldr	r3, [pc, #100]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	4916      	ldr	r1, [pc, #88]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d009      	beq.n	8003f5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f4a:	4b12      	ldr	r3, [pc, #72]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	490e      	ldr	r1, [pc, #56]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f5e:	f000 f821 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8003f62:	4602      	mov	r2, r0
 8003f64:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	091b      	lsrs	r3, r3, #4
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	490a      	ldr	r1, [pc, #40]	; (8003f98 <HAL_RCC_ClockConfig+0x1c0>)
 8003f70:	5ccb      	ldrb	r3, [r1, r3]
 8003f72:	fa22 f303 	lsr.w	r3, r2, r3
 8003f76:	4a09      	ldr	r2, [pc, #36]	; (8003f9c <HAL_RCC_ClockConfig+0x1c4>)
 8003f78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f7a:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fe faaa 	bl	80024d8 <HAL_InitTick>

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40023c00 	.word	0x40023c00
 8003f94:	40023800 	.word	0x40023800
 8003f98:	080076d8 	.word	0x080076d8
 8003f9c:	20000018 	.word	0x20000018
 8003fa0:	2000001c 	.word	0x2000001c

08003fa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fa8:	b090      	sub	sp, #64	; 0x40
 8003faa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	637b      	str	r3, [r7, #52]	; 0x34
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fbc:	4b59      	ldr	r3, [pc, #356]	; (8004124 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d00d      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x40>
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	f200 80a1 	bhi.w	8004110 <HAL_RCC_GetSysClockFreq+0x16c>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x34>
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0x3a>
 8003fd6:	e09b      	b.n	8004110 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fd8:	4b53      	ldr	r3, [pc, #332]	; (8004128 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fda:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003fdc:	e09b      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fde:	4b53      	ldr	r3, [pc, #332]	; (800412c <HAL_RCC_GetSysClockFreq+0x188>)
 8003fe0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fe2:	e098      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fe4:	4b4f      	ldr	r3, [pc, #316]	; (8004124 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fec:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fee:	4b4d      	ldr	r3, [pc, #308]	; (8004124 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d028      	beq.n	800404c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ffa:	4b4a      	ldr	r3, [pc, #296]	; (8004124 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	099b      	lsrs	r3, r3, #6
 8004000:	2200      	movs	r2, #0
 8004002:	623b      	str	r3, [r7, #32]
 8004004:	627a      	str	r2, [r7, #36]	; 0x24
 8004006:	6a3b      	ldr	r3, [r7, #32]
 8004008:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800400c:	2100      	movs	r1, #0
 800400e:	4b47      	ldr	r3, [pc, #284]	; (800412c <HAL_RCC_GetSysClockFreq+0x188>)
 8004010:	fb03 f201 	mul.w	r2, r3, r1
 8004014:	2300      	movs	r3, #0
 8004016:	fb00 f303 	mul.w	r3, r0, r3
 800401a:	4413      	add	r3, r2
 800401c:	4a43      	ldr	r2, [pc, #268]	; (800412c <HAL_RCC_GetSysClockFreq+0x188>)
 800401e:	fba0 1202 	umull	r1, r2, r0, r2
 8004022:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004024:	460a      	mov	r2, r1
 8004026:	62ba      	str	r2, [r7, #40]	; 0x28
 8004028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800402a:	4413      	add	r3, r2
 800402c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800402e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004030:	2200      	movs	r2, #0
 8004032:	61bb      	str	r3, [r7, #24]
 8004034:	61fa      	str	r2, [r7, #28]
 8004036:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800403a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800403e:	f7fc f91f 	bl	8000280 <__aeabi_uldivmod>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	4613      	mov	r3, r2
 8004048:	63fb      	str	r3, [r7, #60]	; 0x3c
 800404a:	e053      	b.n	80040f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800404c:	4b35      	ldr	r3, [pc, #212]	; (8004124 <HAL_RCC_GetSysClockFreq+0x180>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	099b      	lsrs	r3, r3, #6
 8004052:	2200      	movs	r2, #0
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	617a      	str	r2, [r7, #20]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800405e:	f04f 0b00 	mov.w	fp, #0
 8004062:	4652      	mov	r2, sl
 8004064:	465b      	mov	r3, fp
 8004066:	f04f 0000 	mov.w	r0, #0
 800406a:	f04f 0100 	mov.w	r1, #0
 800406e:	0159      	lsls	r1, r3, #5
 8004070:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004074:	0150      	lsls	r0, r2, #5
 8004076:	4602      	mov	r2, r0
 8004078:	460b      	mov	r3, r1
 800407a:	ebb2 080a 	subs.w	r8, r2, sl
 800407e:	eb63 090b 	sbc.w	r9, r3, fp
 8004082:	f04f 0200 	mov.w	r2, #0
 8004086:	f04f 0300 	mov.w	r3, #0
 800408a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800408e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004092:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004096:	ebb2 0408 	subs.w	r4, r2, r8
 800409a:	eb63 0509 	sbc.w	r5, r3, r9
 800409e:	f04f 0200 	mov.w	r2, #0
 80040a2:	f04f 0300 	mov.w	r3, #0
 80040a6:	00eb      	lsls	r3, r5, #3
 80040a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ac:	00e2      	lsls	r2, r4, #3
 80040ae:	4614      	mov	r4, r2
 80040b0:	461d      	mov	r5, r3
 80040b2:	eb14 030a 	adds.w	r3, r4, sl
 80040b6:	603b      	str	r3, [r7, #0]
 80040b8:	eb45 030b 	adc.w	r3, r5, fp
 80040bc:	607b      	str	r3, [r7, #4]
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	f04f 0300 	mov.w	r3, #0
 80040c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040ca:	4629      	mov	r1, r5
 80040cc:	028b      	lsls	r3, r1, #10
 80040ce:	4621      	mov	r1, r4
 80040d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040d4:	4621      	mov	r1, r4
 80040d6:	028a      	lsls	r2, r1, #10
 80040d8:	4610      	mov	r0, r2
 80040da:	4619      	mov	r1, r3
 80040dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040de:	2200      	movs	r2, #0
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	60fa      	str	r2, [r7, #12]
 80040e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040e8:	f7fc f8ca 	bl	8000280 <__aeabi_uldivmod>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4613      	mov	r3, r2
 80040f2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040f4:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <HAL_RCC_GetSysClockFreq+0x180>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	0c1b      	lsrs	r3, r3, #16
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	3301      	adds	r3, #1
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004104:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004108:	fbb2 f3f3 	udiv	r3, r2, r3
 800410c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800410e:	e002      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004110:	4b05      	ldr	r3, [pc, #20]	; (8004128 <HAL_RCC_GetSysClockFreq+0x184>)
 8004112:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004118:	4618      	mov	r0, r3
 800411a:	3740      	adds	r7, #64	; 0x40
 800411c:	46bd      	mov	sp, r7
 800411e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004122:	bf00      	nop
 8004124:	40023800 	.word	0x40023800
 8004128:	00f42400 	.word	0x00f42400
 800412c:	017d7840 	.word	0x017d7840

08004130 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e07b      	b.n	800423a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	2b00      	cmp	r3, #0
 8004148:	d108      	bne.n	800415c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004152:	d009      	beq.n	8004168 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	61da      	str	r2, [r3, #28]
 800415a:	e005      	b.n	8004168 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7fd ffd0 	bl	8002128 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800419e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80041b0:	431a      	orrs	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041ba:	431a      	orrs	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	431a      	orrs	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	431a      	orrs	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041d8:	431a      	orrs	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ec:	ea42 0103 	orr.w	r1, r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	0c1b      	lsrs	r3, r3, #16
 8004206:	f003 0104 	and.w	r1, r3, #4
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420e:	f003 0210 	and.w	r2, r3, #16
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69da      	ldr	r2, [r3, #28]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004228:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b088      	sub	sp, #32
 8004246:	af00      	add	r7, sp, #0
 8004248:	60f8      	str	r0, [r7, #12]
 800424a:	60b9      	str	r1, [r7, #8]
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	4613      	mov	r3, r2
 8004250:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_SPI_Transmit+0x22>
 8004260:	2302      	movs	r3, #2
 8004262:	e126      	b.n	80044b2 <HAL_SPI_Transmit+0x270>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800426c:	f7fe f978 	bl	8002560 <HAL_GetTick>
 8004270:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004272:	88fb      	ldrh	r3, [r7, #6]
 8004274:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b01      	cmp	r3, #1
 8004280:	d002      	beq.n	8004288 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004282:	2302      	movs	r3, #2
 8004284:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004286:	e10b      	b.n	80044a0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <HAL_SPI_Transmit+0x52>
 800428e:	88fb      	ldrh	r3, [r7, #6]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004298:	e102      	b.n	80044a0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2203      	movs	r2, #3
 800429e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	68ba      	ldr	r2, [r7, #8]
 80042ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	88fa      	ldrh	r2, [r7, #6]
 80042b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	88fa      	ldrh	r2, [r7, #6]
 80042b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042e0:	d10f      	bne.n	8004302 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004300:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430c:	2b40      	cmp	r3, #64	; 0x40
 800430e:	d007      	beq.n	8004320 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800431e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004328:	d14b      	bne.n	80043c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <HAL_SPI_Transmit+0xf6>
 8004332:	8afb      	ldrh	r3, [r7, #22]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d13e      	bne.n	80043b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433c:	881a      	ldrh	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004348:	1c9a      	adds	r2, r3, #2
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004352:	b29b      	uxth	r3, r3
 8004354:	3b01      	subs	r3, #1
 8004356:	b29a      	uxth	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800435c:	e02b      	b.n	80043b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b02      	cmp	r3, #2
 800436a:	d112      	bne.n	8004392 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004370:	881a      	ldrh	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437c:	1c9a      	adds	r2, r3, #2
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004386:	b29b      	uxth	r3, r3
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004390:	e011      	b.n	80043b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004392:	f7fe f8e5 	bl	8002560 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d803      	bhi.n	80043aa <HAL_SPI_Transmit+0x168>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a8:	d102      	bne.n	80043b0 <HAL_SPI_Transmit+0x16e>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d102      	bne.n	80043b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043b4:	e074      	b.n	80044a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1ce      	bne.n	800435e <HAL_SPI_Transmit+0x11c>
 80043c0:	e04c      	b.n	800445c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <HAL_SPI_Transmit+0x18e>
 80043ca:	8afb      	ldrh	r3, [r7, #22]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d140      	bne.n	8004452 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	330c      	adds	r3, #12
 80043da:	7812      	ldrb	r2, [r2, #0]
 80043dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	1c5a      	adds	r2, r3, #1
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80043f6:	e02c      	b.n	8004452 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b02      	cmp	r3, #2
 8004404:	d113      	bne.n	800442e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	330c      	adds	r3, #12
 8004410:	7812      	ldrb	r2, [r2, #0]
 8004412:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004418:	1c5a      	adds	r2, r3, #1
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004422:	b29b      	uxth	r3, r3
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	86da      	strh	r2, [r3, #54]	; 0x36
 800442c:	e011      	b.n	8004452 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800442e:	f7fe f897 	bl	8002560 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	429a      	cmp	r2, r3
 800443c:	d803      	bhi.n	8004446 <HAL_SPI_Transmit+0x204>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d102      	bne.n	800444c <HAL_SPI_Transmit+0x20a>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d102      	bne.n	8004452 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004450:	e026      	b.n	80044a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004456:	b29b      	uxth	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1cd      	bne.n	80043f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	6839      	ldr	r1, [r7, #0]
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 f8b3 	bl	80045cc <SPI_EndRxTxTransaction>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d002      	beq.n	8004472 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10a      	bne.n	8004490 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800447a:	2300      	movs	r3, #0
 800447c:	613b      	str	r3, [r7, #16]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	613b      	str	r3, [r7, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	77fb      	strb	r3, [r7, #31]
 800449c:	e000      	b.n	80044a0 <HAL_SPI_Transmit+0x25e>
  }

error:
 800449e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80044b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3720      	adds	r7, #32
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
	...

080044bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	4613      	mov	r3, r2
 80044ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044cc:	f7fe f848 	bl	8002560 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	4413      	add	r3, r2
 80044da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044dc:	f7fe f840 	bl	8002560 <HAL_GetTick>
 80044e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044e2:	4b39      	ldr	r3, [pc, #228]	; (80045c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	015b      	lsls	r3, r3, #5
 80044e8:	0d1b      	lsrs	r3, r3, #20
 80044ea:	69fa      	ldr	r2, [r7, #28]
 80044ec:	fb02 f303 	mul.w	r3, r2, r3
 80044f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044f2:	e054      	b.n	800459e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fa:	d050      	beq.n	800459e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044fc:	f7fe f830 	bl	8002560 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	429a      	cmp	r2, r3
 800450a:	d902      	bls.n	8004512 <SPI_WaitFlagStateUntilTimeout+0x56>
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d13d      	bne.n	800458e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004520:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800452a:	d111      	bne.n	8004550 <SPI_WaitFlagStateUntilTimeout+0x94>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004534:	d004      	beq.n	8004540 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800453e:	d107      	bne.n	8004550 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800454e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004558:	d10f      	bne.n	800457a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004578:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e017      	b.n	80045be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	3b01      	subs	r3, #1
 800459c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	4013      	ands	r3, r2
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	bf0c      	ite	eq
 80045ae:	2301      	moveq	r3, #1
 80045b0:	2300      	movne	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	461a      	mov	r2, r3
 80045b6:	79fb      	ldrb	r3, [r7, #7]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d19b      	bne.n	80044f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3720      	adds	r7, #32
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	20000018 	.word	0x20000018

080045cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b088      	sub	sp, #32
 80045d0:	af02      	add	r7, sp, #8
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80045d8:	4b1b      	ldr	r3, [pc, #108]	; (8004648 <SPI_EndRxTxTransaction+0x7c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a1b      	ldr	r2, [pc, #108]	; (800464c <SPI_EndRxTxTransaction+0x80>)
 80045de:	fba2 2303 	umull	r2, r3, r2, r3
 80045e2:	0d5b      	lsrs	r3, r3, #21
 80045e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80045e8:	fb02 f303 	mul.w	r3, r2, r3
 80045ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045f6:	d112      	bne.n	800461e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	2200      	movs	r2, #0
 8004600:	2180      	movs	r1, #128	; 0x80
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f7ff ff5a 	bl	80044bc <SPI_WaitFlagStateUntilTimeout>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d016      	beq.n	800463c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004612:	f043 0220 	orr.w	r2, r3, #32
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e00f      	b.n	800463e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00a      	beq.n	800463a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3b01      	subs	r3, #1
 8004628:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004634:	2b80      	cmp	r3, #128	; 0x80
 8004636:	d0f2      	beq.n	800461e <SPI_EndRxTxTransaction+0x52>
 8004638:	e000      	b.n	800463c <SPI_EndRxTxTransaction+0x70>
        break;
 800463a:	bf00      	nop
  }

  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3718      	adds	r7, #24
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	20000018 	.word	0x20000018
 800464c:	165e9f81 	.word	0x165e9f81

08004650 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e041      	b.n	80046e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d106      	bne.n	800467c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7fd fd9e 	bl	80021b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3304      	adds	r3, #4
 800468c:	4619      	mov	r1, r3
 800468e:	4610      	mov	r0, r2
 8004690:	f000 f9c0 	bl	8004a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b01      	cmp	r3, #1
 8004702:	d001      	beq.n	8004708 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e044      	b.n	8004792 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a1e      	ldr	r2, [pc, #120]	; (80047a0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d018      	beq.n	800475c <HAL_TIM_Base_Start_IT+0x6c>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004732:	d013      	beq.n	800475c <HAL_TIM_Base_Start_IT+0x6c>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a1a      	ldr	r2, [pc, #104]	; (80047a4 <HAL_TIM_Base_Start_IT+0xb4>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00e      	beq.n	800475c <HAL_TIM_Base_Start_IT+0x6c>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a19      	ldr	r2, [pc, #100]	; (80047a8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d009      	beq.n	800475c <HAL_TIM_Base_Start_IT+0x6c>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a17      	ldr	r2, [pc, #92]	; (80047ac <HAL_TIM_Base_Start_IT+0xbc>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d004      	beq.n	800475c <HAL_TIM_Base_Start_IT+0x6c>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a16      	ldr	r2, [pc, #88]	; (80047b0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d111      	bne.n	8004780 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2b06      	cmp	r3, #6
 800476c:	d010      	beq.n	8004790 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477e:	e007      	b.n	8004790 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40010000 	.word	0x40010000
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40000800 	.word	0x40000800
 80047ac:	40000c00 	.word	0x40000c00
 80047b0:	40014000 	.word	0x40014000

080047b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d122      	bne.n	8004810 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d11b      	bne.n	8004810 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f06f 0202 	mvn.w	r2, #2
 80047e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f8ee 	bl	80049d8 <HAL_TIM_IC_CaptureCallback>
 80047fc:	e005      	b.n	800480a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f8e0 	bl	80049c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f8f1 	bl	80049ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	f003 0304 	and.w	r3, r3, #4
 800481a:	2b04      	cmp	r3, #4
 800481c:	d122      	bne.n	8004864 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f003 0304 	and.w	r3, r3, #4
 8004828:	2b04      	cmp	r3, #4
 800482a:	d11b      	bne.n	8004864 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f06f 0204 	mvn.w	r2, #4
 8004834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2202      	movs	r2, #2
 800483a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004846:	2b00      	cmp	r3, #0
 8004848:	d003      	beq.n	8004852 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f8c4 	bl	80049d8 <HAL_TIM_IC_CaptureCallback>
 8004850:	e005      	b.n	800485e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f8b6 	bl	80049c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f8c7 	bl	80049ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	f003 0308 	and.w	r3, r3, #8
 800486e:	2b08      	cmp	r3, #8
 8004870:	d122      	bne.n	80048b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	f003 0308 	and.w	r3, r3, #8
 800487c:	2b08      	cmp	r3, #8
 800487e:	d11b      	bne.n	80048b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f06f 0208 	mvn.w	r2, #8
 8004888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2204      	movs	r2, #4
 800488e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f003 0303 	and.w	r3, r3, #3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f89a 	bl	80049d8 <HAL_TIM_IC_CaptureCallback>
 80048a4:	e005      	b.n	80048b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f88c 	bl	80049c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f89d 	bl	80049ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f003 0310 	and.w	r3, r3, #16
 80048c2:	2b10      	cmp	r3, #16
 80048c4:	d122      	bne.n	800490c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	f003 0310 	and.w	r3, r3, #16
 80048d0:	2b10      	cmp	r3, #16
 80048d2:	d11b      	bne.n	800490c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f06f 0210 	mvn.w	r2, #16
 80048dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2208      	movs	r2, #8
 80048e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	69db      	ldr	r3, [r3, #28]
 80048ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f870 	bl	80049d8 <HAL_TIM_IC_CaptureCallback>
 80048f8:	e005      	b.n	8004906 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f862 	bl	80049c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f873 	bl	80049ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b01      	cmp	r3, #1
 8004918:	d10e      	bne.n	8004938 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b01      	cmp	r3, #1
 8004926:	d107      	bne.n	8004938 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f06f 0201 	mvn.w	r2, #1
 8004930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7fc fe70 	bl	8001618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004942:	2b80      	cmp	r3, #128	; 0x80
 8004944:	d10e      	bne.n	8004964 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004950:	2b80      	cmp	r3, #128	; 0x80
 8004952:	d107      	bne.n	8004964 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800495c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f8e2 	bl	8004b28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800496e:	2b40      	cmp	r3, #64	; 0x40
 8004970:	d10e      	bne.n	8004990 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800497c:	2b40      	cmp	r3, #64	; 0x40
 800497e:	d107      	bne.n	8004990 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f838 	bl	8004a00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f003 0320 	and.w	r3, r3, #32
 800499a:	2b20      	cmp	r3, #32
 800499c:	d10e      	bne.n	80049bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b20      	cmp	r3, #32
 80049aa:	d107      	bne.n	80049bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f06f 0220 	mvn.w	r2, #32
 80049b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f8ac 	bl	8004b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049bc:	bf00      	nop
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a34      	ldr	r2, [pc, #208]	; (8004af8 <TIM_Base_SetConfig+0xe4>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d00f      	beq.n	8004a4c <TIM_Base_SetConfig+0x38>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a32:	d00b      	beq.n	8004a4c <TIM_Base_SetConfig+0x38>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a31      	ldr	r2, [pc, #196]	; (8004afc <TIM_Base_SetConfig+0xe8>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d007      	beq.n	8004a4c <TIM_Base_SetConfig+0x38>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a30      	ldr	r2, [pc, #192]	; (8004b00 <TIM_Base_SetConfig+0xec>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d003      	beq.n	8004a4c <TIM_Base_SetConfig+0x38>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a2f      	ldr	r2, [pc, #188]	; (8004b04 <TIM_Base_SetConfig+0xf0>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d108      	bne.n	8004a5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a25      	ldr	r2, [pc, #148]	; (8004af8 <TIM_Base_SetConfig+0xe4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d01b      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a6c:	d017      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a22      	ldr	r2, [pc, #136]	; (8004afc <TIM_Base_SetConfig+0xe8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d013      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a21      	ldr	r2, [pc, #132]	; (8004b00 <TIM_Base_SetConfig+0xec>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d00f      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a20      	ldr	r2, [pc, #128]	; (8004b04 <TIM_Base_SetConfig+0xf0>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d00b      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a1f      	ldr	r2, [pc, #124]	; (8004b08 <TIM_Base_SetConfig+0xf4>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d007      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a1e      	ldr	r2, [pc, #120]	; (8004b0c <TIM_Base_SetConfig+0xf8>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d003      	beq.n	8004a9e <TIM_Base_SetConfig+0x8a>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a1d      	ldr	r2, [pc, #116]	; (8004b10 <TIM_Base_SetConfig+0xfc>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d108      	bne.n	8004ab0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a08      	ldr	r2, [pc, #32]	; (8004af8 <TIM_Base_SetConfig+0xe4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d103      	bne.n	8004ae4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	691a      	ldr	r2, [r3, #16]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	615a      	str	r2, [r3, #20]
}
 8004aea:	bf00      	nop
 8004aec:	3714      	adds	r7, #20
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	40010000 	.word	0x40010000
 8004afc:	40000400 	.word	0x40000400
 8004b00:	40000800 	.word	0x40000800
 8004b04:	40000c00 	.word	0x40000c00
 8004b08:	40014000 	.word	0x40014000
 8004b0c:	40014400 	.word	0x40014400
 8004b10:	40014800 	.word	0x40014800

08004b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <__errno>:
 8004b3c:	4b01      	ldr	r3, [pc, #4]	; (8004b44 <__errno+0x8>)
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	20000024 	.word	0x20000024

08004b48 <__libc_init_array>:
 8004b48:	b570      	push	{r4, r5, r6, lr}
 8004b4a:	4d0d      	ldr	r5, [pc, #52]	; (8004b80 <__libc_init_array+0x38>)
 8004b4c:	4c0d      	ldr	r4, [pc, #52]	; (8004b84 <__libc_init_array+0x3c>)
 8004b4e:	1b64      	subs	r4, r4, r5
 8004b50:	10a4      	asrs	r4, r4, #2
 8004b52:	2600      	movs	r6, #0
 8004b54:	42a6      	cmp	r6, r4
 8004b56:	d109      	bne.n	8004b6c <__libc_init_array+0x24>
 8004b58:	4d0b      	ldr	r5, [pc, #44]	; (8004b88 <__libc_init_array+0x40>)
 8004b5a:	4c0c      	ldr	r4, [pc, #48]	; (8004b8c <__libc_init_array+0x44>)
 8004b5c:	f001 fa6a 	bl	8006034 <_init>
 8004b60:	1b64      	subs	r4, r4, r5
 8004b62:	10a4      	asrs	r4, r4, #2
 8004b64:	2600      	movs	r6, #0
 8004b66:	42a6      	cmp	r6, r4
 8004b68:	d105      	bne.n	8004b76 <__libc_init_array+0x2e>
 8004b6a:	bd70      	pop	{r4, r5, r6, pc}
 8004b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b70:	4798      	blx	r3
 8004b72:	3601      	adds	r6, #1
 8004b74:	e7ee      	b.n	8004b54 <__libc_init_array+0xc>
 8004b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b7a:	4798      	blx	r3
 8004b7c:	3601      	adds	r6, #1
 8004b7e:	e7f2      	b.n	8004b66 <__libc_init_array+0x1e>
 8004b80:	08007840 	.word	0x08007840
 8004b84:	08007840 	.word	0x08007840
 8004b88:	08007840 	.word	0x08007840
 8004b8c:	08007844 	.word	0x08007844

08004b90 <malloc>:
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <malloc+0xc>)
 8004b92:	4601      	mov	r1, r0
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	f000 b88d 	b.w	8004cb4 <_malloc_r>
 8004b9a:	bf00      	nop
 8004b9c:	20000024 	.word	0x20000024

08004ba0 <free>:
 8004ba0:	4b02      	ldr	r3, [pc, #8]	; (8004bac <free+0xc>)
 8004ba2:	4601      	mov	r1, r0
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	f000 b819 	b.w	8004bdc <_free_r>
 8004baa:	bf00      	nop
 8004bac:	20000024 	.word	0x20000024

08004bb0 <memcpy>:
 8004bb0:	440a      	add	r2, r1
 8004bb2:	4291      	cmp	r1, r2
 8004bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bb8:	d100      	bne.n	8004bbc <memcpy+0xc>
 8004bba:	4770      	bx	lr
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bc6:	4291      	cmp	r1, r2
 8004bc8:	d1f9      	bne.n	8004bbe <memcpy+0xe>
 8004bca:	bd10      	pop	{r4, pc}

08004bcc <memset>:
 8004bcc:	4402      	add	r2, r0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d100      	bne.n	8004bd6 <memset+0xa>
 8004bd4:	4770      	bx	lr
 8004bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bda:	e7f9      	b.n	8004bd0 <memset+0x4>

08004bdc <_free_r>:
 8004bdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004bde:	2900      	cmp	r1, #0
 8004be0:	d044      	beq.n	8004c6c <_free_r+0x90>
 8004be2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004be6:	9001      	str	r0, [sp, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f1a1 0404 	sub.w	r4, r1, #4
 8004bee:	bfb8      	it	lt
 8004bf0:	18e4      	addlt	r4, r4, r3
 8004bf2:	f000 f99f 	bl	8004f34 <__malloc_lock>
 8004bf6:	4a1e      	ldr	r2, [pc, #120]	; (8004c70 <_free_r+0x94>)
 8004bf8:	9801      	ldr	r0, [sp, #4]
 8004bfa:	6813      	ldr	r3, [r2, #0]
 8004bfc:	b933      	cbnz	r3, 8004c0c <_free_r+0x30>
 8004bfe:	6063      	str	r3, [r4, #4]
 8004c00:	6014      	str	r4, [r2, #0]
 8004c02:	b003      	add	sp, #12
 8004c04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c08:	f000 b99a 	b.w	8004f40 <__malloc_unlock>
 8004c0c:	42a3      	cmp	r3, r4
 8004c0e:	d908      	bls.n	8004c22 <_free_r+0x46>
 8004c10:	6825      	ldr	r5, [r4, #0]
 8004c12:	1961      	adds	r1, r4, r5
 8004c14:	428b      	cmp	r3, r1
 8004c16:	bf01      	itttt	eq
 8004c18:	6819      	ldreq	r1, [r3, #0]
 8004c1a:	685b      	ldreq	r3, [r3, #4]
 8004c1c:	1949      	addeq	r1, r1, r5
 8004c1e:	6021      	streq	r1, [r4, #0]
 8004c20:	e7ed      	b.n	8004bfe <_free_r+0x22>
 8004c22:	461a      	mov	r2, r3
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	b10b      	cbz	r3, 8004c2c <_free_r+0x50>
 8004c28:	42a3      	cmp	r3, r4
 8004c2a:	d9fa      	bls.n	8004c22 <_free_r+0x46>
 8004c2c:	6811      	ldr	r1, [r2, #0]
 8004c2e:	1855      	adds	r5, r2, r1
 8004c30:	42a5      	cmp	r5, r4
 8004c32:	d10b      	bne.n	8004c4c <_free_r+0x70>
 8004c34:	6824      	ldr	r4, [r4, #0]
 8004c36:	4421      	add	r1, r4
 8004c38:	1854      	adds	r4, r2, r1
 8004c3a:	42a3      	cmp	r3, r4
 8004c3c:	6011      	str	r1, [r2, #0]
 8004c3e:	d1e0      	bne.n	8004c02 <_free_r+0x26>
 8004c40:	681c      	ldr	r4, [r3, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	6053      	str	r3, [r2, #4]
 8004c46:	4421      	add	r1, r4
 8004c48:	6011      	str	r1, [r2, #0]
 8004c4a:	e7da      	b.n	8004c02 <_free_r+0x26>
 8004c4c:	d902      	bls.n	8004c54 <_free_r+0x78>
 8004c4e:	230c      	movs	r3, #12
 8004c50:	6003      	str	r3, [r0, #0]
 8004c52:	e7d6      	b.n	8004c02 <_free_r+0x26>
 8004c54:	6825      	ldr	r5, [r4, #0]
 8004c56:	1961      	adds	r1, r4, r5
 8004c58:	428b      	cmp	r3, r1
 8004c5a:	bf04      	itt	eq
 8004c5c:	6819      	ldreq	r1, [r3, #0]
 8004c5e:	685b      	ldreq	r3, [r3, #4]
 8004c60:	6063      	str	r3, [r4, #4]
 8004c62:	bf04      	itt	eq
 8004c64:	1949      	addeq	r1, r1, r5
 8004c66:	6021      	streq	r1, [r4, #0]
 8004c68:	6054      	str	r4, [r2, #4]
 8004c6a:	e7ca      	b.n	8004c02 <_free_r+0x26>
 8004c6c:	b003      	add	sp, #12
 8004c6e:	bd30      	pop	{r4, r5, pc}
 8004c70:	20000340 	.word	0x20000340

08004c74 <sbrk_aligned>:
 8004c74:	b570      	push	{r4, r5, r6, lr}
 8004c76:	4e0e      	ldr	r6, [pc, #56]	; (8004cb0 <sbrk_aligned+0x3c>)
 8004c78:	460c      	mov	r4, r1
 8004c7a:	6831      	ldr	r1, [r6, #0]
 8004c7c:	4605      	mov	r5, r0
 8004c7e:	b911      	cbnz	r1, 8004c86 <sbrk_aligned+0x12>
 8004c80:	f000 f8f8 	bl	8004e74 <_sbrk_r>
 8004c84:	6030      	str	r0, [r6, #0]
 8004c86:	4621      	mov	r1, r4
 8004c88:	4628      	mov	r0, r5
 8004c8a:	f000 f8f3 	bl	8004e74 <_sbrk_r>
 8004c8e:	1c43      	adds	r3, r0, #1
 8004c90:	d00a      	beq.n	8004ca8 <sbrk_aligned+0x34>
 8004c92:	1cc4      	adds	r4, r0, #3
 8004c94:	f024 0403 	bic.w	r4, r4, #3
 8004c98:	42a0      	cmp	r0, r4
 8004c9a:	d007      	beq.n	8004cac <sbrk_aligned+0x38>
 8004c9c:	1a21      	subs	r1, r4, r0
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	f000 f8e8 	bl	8004e74 <_sbrk_r>
 8004ca4:	3001      	adds	r0, #1
 8004ca6:	d101      	bne.n	8004cac <sbrk_aligned+0x38>
 8004ca8:	f04f 34ff 	mov.w	r4, #4294967295
 8004cac:	4620      	mov	r0, r4
 8004cae:	bd70      	pop	{r4, r5, r6, pc}
 8004cb0:	20000344 	.word	0x20000344

08004cb4 <_malloc_r>:
 8004cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb8:	1ccd      	adds	r5, r1, #3
 8004cba:	f025 0503 	bic.w	r5, r5, #3
 8004cbe:	3508      	adds	r5, #8
 8004cc0:	2d0c      	cmp	r5, #12
 8004cc2:	bf38      	it	cc
 8004cc4:	250c      	movcc	r5, #12
 8004cc6:	2d00      	cmp	r5, #0
 8004cc8:	4607      	mov	r7, r0
 8004cca:	db01      	blt.n	8004cd0 <_malloc_r+0x1c>
 8004ccc:	42a9      	cmp	r1, r5
 8004cce:	d905      	bls.n	8004cdc <_malloc_r+0x28>
 8004cd0:	230c      	movs	r3, #12
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	2600      	movs	r6, #0
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cdc:	4e2e      	ldr	r6, [pc, #184]	; (8004d98 <_malloc_r+0xe4>)
 8004cde:	f000 f929 	bl	8004f34 <__malloc_lock>
 8004ce2:	6833      	ldr	r3, [r6, #0]
 8004ce4:	461c      	mov	r4, r3
 8004ce6:	bb34      	cbnz	r4, 8004d36 <_malloc_r+0x82>
 8004ce8:	4629      	mov	r1, r5
 8004cea:	4638      	mov	r0, r7
 8004cec:	f7ff ffc2 	bl	8004c74 <sbrk_aligned>
 8004cf0:	1c43      	adds	r3, r0, #1
 8004cf2:	4604      	mov	r4, r0
 8004cf4:	d14d      	bne.n	8004d92 <_malloc_r+0xde>
 8004cf6:	6834      	ldr	r4, [r6, #0]
 8004cf8:	4626      	mov	r6, r4
 8004cfa:	2e00      	cmp	r6, #0
 8004cfc:	d140      	bne.n	8004d80 <_malloc_r+0xcc>
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	4631      	mov	r1, r6
 8004d02:	4638      	mov	r0, r7
 8004d04:	eb04 0803 	add.w	r8, r4, r3
 8004d08:	f000 f8b4 	bl	8004e74 <_sbrk_r>
 8004d0c:	4580      	cmp	r8, r0
 8004d0e:	d13a      	bne.n	8004d86 <_malloc_r+0xd2>
 8004d10:	6821      	ldr	r1, [r4, #0]
 8004d12:	3503      	adds	r5, #3
 8004d14:	1a6d      	subs	r5, r5, r1
 8004d16:	f025 0503 	bic.w	r5, r5, #3
 8004d1a:	3508      	adds	r5, #8
 8004d1c:	2d0c      	cmp	r5, #12
 8004d1e:	bf38      	it	cc
 8004d20:	250c      	movcc	r5, #12
 8004d22:	4629      	mov	r1, r5
 8004d24:	4638      	mov	r0, r7
 8004d26:	f7ff ffa5 	bl	8004c74 <sbrk_aligned>
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	d02b      	beq.n	8004d86 <_malloc_r+0xd2>
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	442b      	add	r3, r5
 8004d32:	6023      	str	r3, [r4, #0]
 8004d34:	e00e      	b.n	8004d54 <_malloc_r+0xa0>
 8004d36:	6822      	ldr	r2, [r4, #0]
 8004d38:	1b52      	subs	r2, r2, r5
 8004d3a:	d41e      	bmi.n	8004d7a <_malloc_r+0xc6>
 8004d3c:	2a0b      	cmp	r2, #11
 8004d3e:	d916      	bls.n	8004d6e <_malloc_r+0xba>
 8004d40:	1961      	adds	r1, r4, r5
 8004d42:	42a3      	cmp	r3, r4
 8004d44:	6025      	str	r5, [r4, #0]
 8004d46:	bf18      	it	ne
 8004d48:	6059      	strne	r1, [r3, #4]
 8004d4a:	6863      	ldr	r3, [r4, #4]
 8004d4c:	bf08      	it	eq
 8004d4e:	6031      	streq	r1, [r6, #0]
 8004d50:	5162      	str	r2, [r4, r5]
 8004d52:	604b      	str	r3, [r1, #4]
 8004d54:	4638      	mov	r0, r7
 8004d56:	f104 060b 	add.w	r6, r4, #11
 8004d5a:	f000 f8f1 	bl	8004f40 <__malloc_unlock>
 8004d5e:	f026 0607 	bic.w	r6, r6, #7
 8004d62:	1d23      	adds	r3, r4, #4
 8004d64:	1af2      	subs	r2, r6, r3
 8004d66:	d0b6      	beq.n	8004cd6 <_malloc_r+0x22>
 8004d68:	1b9b      	subs	r3, r3, r6
 8004d6a:	50a3      	str	r3, [r4, r2]
 8004d6c:	e7b3      	b.n	8004cd6 <_malloc_r+0x22>
 8004d6e:	6862      	ldr	r2, [r4, #4]
 8004d70:	42a3      	cmp	r3, r4
 8004d72:	bf0c      	ite	eq
 8004d74:	6032      	streq	r2, [r6, #0]
 8004d76:	605a      	strne	r2, [r3, #4]
 8004d78:	e7ec      	b.n	8004d54 <_malloc_r+0xa0>
 8004d7a:	4623      	mov	r3, r4
 8004d7c:	6864      	ldr	r4, [r4, #4]
 8004d7e:	e7b2      	b.n	8004ce6 <_malloc_r+0x32>
 8004d80:	4634      	mov	r4, r6
 8004d82:	6876      	ldr	r6, [r6, #4]
 8004d84:	e7b9      	b.n	8004cfa <_malloc_r+0x46>
 8004d86:	230c      	movs	r3, #12
 8004d88:	603b      	str	r3, [r7, #0]
 8004d8a:	4638      	mov	r0, r7
 8004d8c:	f000 f8d8 	bl	8004f40 <__malloc_unlock>
 8004d90:	e7a1      	b.n	8004cd6 <_malloc_r+0x22>
 8004d92:	6025      	str	r5, [r4, #0]
 8004d94:	e7de      	b.n	8004d54 <_malloc_r+0xa0>
 8004d96:	bf00      	nop
 8004d98:	20000340 	.word	0x20000340

08004d9c <srand>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	4b10      	ldr	r3, [pc, #64]	; (8004de0 <srand+0x44>)
 8004da0:	681d      	ldr	r5, [r3, #0]
 8004da2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004da4:	4604      	mov	r4, r0
 8004da6:	b9b3      	cbnz	r3, 8004dd6 <srand+0x3a>
 8004da8:	2018      	movs	r0, #24
 8004daa:	f7ff fef1 	bl	8004b90 <malloc>
 8004dae:	4602      	mov	r2, r0
 8004db0:	63a8      	str	r0, [r5, #56]	; 0x38
 8004db2:	b920      	cbnz	r0, 8004dbe <srand+0x22>
 8004db4:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <srand+0x48>)
 8004db6:	480c      	ldr	r0, [pc, #48]	; (8004de8 <srand+0x4c>)
 8004db8:	2142      	movs	r1, #66	; 0x42
 8004dba:	f000 f88b 	bl	8004ed4 <__assert_func>
 8004dbe:	490b      	ldr	r1, [pc, #44]	; (8004dec <srand+0x50>)
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	; (8004df0 <srand+0x54>)
 8004dc2:	e9c0 1300 	strd	r1, r3, [r0]
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <srand+0x58>)
 8004dc8:	6083      	str	r3, [r0, #8]
 8004dca:	230b      	movs	r3, #11
 8004dcc:	8183      	strh	r3, [r0, #12]
 8004dce:	2100      	movs	r1, #0
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004dd6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004dd8:	2200      	movs	r2, #0
 8004dda:	611c      	str	r4, [r3, #16]
 8004ddc:	615a      	str	r2, [r3, #20]
 8004dde:	bd38      	pop	{r3, r4, r5, pc}
 8004de0:	20000024 	.word	0x20000024
 8004de4:	080076f4 	.word	0x080076f4
 8004de8:	0800770b 	.word	0x0800770b
 8004dec:	abcd330e 	.word	0xabcd330e
 8004df0:	e66d1234 	.word	0xe66d1234
 8004df4:	0005deec 	.word	0x0005deec

08004df8 <rand>:
 8004df8:	4b16      	ldr	r3, [pc, #88]	; (8004e54 <rand+0x5c>)
 8004dfa:	b510      	push	{r4, lr}
 8004dfc:	681c      	ldr	r4, [r3, #0]
 8004dfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e00:	b9b3      	cbnz	r3, 8004e30 <rand+0x38>
 8004e02:	2018      	movs	r0, #24
 8004e04:	f7ff fec4 	bl	8004b90 <malloc>
 8004e08:	63a0      	str	r0, [r4, #56]	; 0x38
 8004e0a:	b928      	cbnz	r0, 8004e18 <rand+0x20>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	4b12      	ldr	r3, [pc, #72]	; (8004e58 <rand+0x60>)
 8004e10:	4812      	ldr	r0, [pc, #72]	; (8004e5c <rand+0x64>)
 8004e12:	214e      	movs	r1, #78	; 0x4e
 8004e14:	f000 f85e 	bl	8004ed4 <__assert_func>
 8004e18:	4a11      	ldr	r2, [pc, #68]	; (8004e60 <rand+0x68>)
 8004e1a:	4b12      	ldr	r3, [pc, #72]	; (8004e64 <rand+0x6c>)
 8004e1c:	e9c0 2300 	strd	r2, r3, [r0]
 8004e20:	4b11      	ldr	r3, [pc, #68]	; (8004e68 <rand+0x70>)
 8004e22:	6083      	str	r3, [r0, #8]
 8004e24:	230b      	movs	r3, #11
 8004e26:	8183      	strh	r3, [r0, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004e30:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004e32:	4a0e      	ldr	r2, [pc, #56]	; (8004e6c <rand+0x74>)
 8004e34:	6920      	ldr	r0, [r4, #16]
 8004e36:	6963      	ldr	r3, [r4, #20]
 8004e38:	490d      	ldr	r1, [pc, #52]	; (8004e70 <rand+0x78>)
 8004e3a:	4342      	muls	r2, r0
 8004e3c:	fb01 2203 	mla	r2, r1, r3, r2
 8004e40:	fba0 0101 	umull	r0, r1, r0, r1
 8004e44:	1c43      	adds	r3, r0, #1
 8004e46:	eb42 0001 	adc.w	r0, r2, r1
 8004e4a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8004e4e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004e52:	bd10      	pop	{r4, pc}
 8004e54:	20000024 	.word	0x20000024
 8004e58:	080076f4 	.word	0x080076f4
 8004e5c:	0800770b 	.word	0x0800770b
 8004e60:	abcd330e 	.word	0xabcd330e
 8004e64:	e66d1234 	.word	0xe66d1234
 8004e68:	0005deec 	.word	0x0005deec
 8004e6c:	5851f42d 	.word	0x5851f42d
 8004e70:	4c957f2d 	.word	0x4c957f2d

08004e74 <_sbrk_r>:
 8004e74:	b538      	push	{r3, r4, r5, lr}
 8004e76:	4d06      	ldr	r5, [pc, #24]	; (8004e90 <_sbrk_r+0x1c>)
 8004e78:	2300      	movs	r3, #0
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	4608      	mov	r0, r1
 8004e7e:	602b      	str	r3, [r5, #0]
 8004e80:	f7fd fa96 	bl	80023b0 <_sbrk>
 8004e84:	1c43      	adds	r3, r0, #1
 8004e86:	d102      	bne.n	8004e8e <_sbrk_r+0x1a>
 8004e88:	682b      	ldr	r3, [r5, #0]
 8004e8a:	b103      	cbz	r3, 8004e8e <_sbrk_r+0x1a>
 8004e8c:	6023      	str	r3, [r4, #0]
 8004e8e:	bd38      	pop	{r3, r4, r5, pc}
 8004e90:	20000348 	.word	0x20000348

08004e94 <siprintf>:
 8004e94:	b40e      	push	{r1, r2, r3}
 8004e96:	b500      	push	{lr}
 8004e98:	b09c      	sub	sp, #112	; 0x70
 8004e9a:	ab1d      	add	r3, sp, #116	; 0x74
 8004e9c:	9002      	str	r0, [sp, #8]
 8004e9e:	9006      	str	r0, [sp, #24]
 8004ea0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ea4:	4809      	ldr	r0, [pc, #36]	; (8004ecc <siprintf+0x38>)
 8004ea6:	9107      	str	r1, [sp, #28]
 8004ea8:	9104      	str	r1, [sp, #16]
 8004eaa:	4909      	ldr	r1, [pc, #36]	; (8004ed0 <siprintf+0x3c>)
 8004eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8004eb0:	9105      	str	r1, [sp, #20]
 8004eb2:	6800      	ldr	r0, [r0, #0]
 8004eb4:	9301      	str	r3, [sp, #4]
 8004eb6:	a902      	add	r1, sp, #8
 8004eb8:	f000 f8a4 	bl	8005004 <_svfiprintf_r>
 8004ebc:	9b02      	ldr	r3, [sp, #8]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	b01c      	add	sp, #112	; 0x70
 8004ec4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ec8:	b003      	add	sp, #12
 8004eca:	4770      	bx	lr
 8004ecc:	20000024 	.word	0x20000024
 8004ed0:	ffff0208 	.word	0xffff0208

08004ed4 <__assert_func>:
 8004ed4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ed6:	4614      	mov	r4, r2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <__assert_func+0x2c>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4605      	mov	r5, r0
 8004ee0:	68d8      	ldr	r0, [r3, #12]
 8004ee2:	b14c      	cbz	r4, 8004ef8 <__assert_func+0x24>
 8004ee4:	4b07      	ldr	r3, [pc, #28]	; (8004f04 <__assert_func+0x30>)
 8004ee6:	9100      	str	r1, [sp, #0]
 8004ee8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004eec:	4906      	ldr	r1, [pc, #24]	; (8004f08 <__assert_func+0x34>)
 8004eee:	462b      	mov	r3, r5
 8004ef0:	f000 f80e 	bl	8004f10 <fiprintf>
 8004ef4:	f000 fd34 	bl	8005960 <abort>
 8004ef8:	4b04      	ldr	r3, [pc, #16]	; (8004f0c <__assert_func+0x38>)
 8004efa:	461c      	mov	r4, r3
 8004efc:	e7f3      	b.n	8004ee6 <__assert_func+0x12>
 8004efe:	bf00      	nop
 8004f00:	20000024 	.word	0x20000024
 8004f04:	08007766 	.word	0x08007766
 8004f08:	08007773 	.word	0x08007773
 8004f0c:	080077a1 	.word	0x080077a1

08004f10 <fiprintf>:
 8004f10:	b40e      	push	{r1, r2, r3}
 8004f12:	b503      	push	{r0, r1, lr}
 8004f14:	4601      	mov	r1, r0
 8004f16:	ab03      	add	r3, sp, #12
 8004f18:	4805      	ldr	r0, [pc, #20]	; (8004f30 <fiprintf+0x20>)
 8004f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f1e:	6800      	ldr	r0, [r0, #0]
 8004f20:	9301      	str	r3, [sp, #4]
 8004f22:	f000 f999 	bl	8005258 <_vfiprintf_r>
 8004f26:	b002      	add	sp, #8
 8004f28:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f2c:	b003      	add	sp, #12
 8004f2e:	4770      	bx	lr
 8004f30:	20000024 	.word	0x20000024

08004f34 <__malloc_lock>:
 8004f34:	4801      	ldr	r0, [pc, #4]	; (8004f3c <__malloc_lock+0x8>)
 8004f36:	f000 bed3 	b.w	8005ce0 <__retarget_lock_acquire_recursive>
 8004f3a:	bf00      	nop
 8004f3c:	2000034c 	.word	0x2000034c

08004f40 <__malloc_unlock>:
 8004f40:	4801      	ldr	r0, [pc, #4]	; (8004f48 <__malloc_unlock+0x8>)
 8004f42:	f000 bece 	b.w	8005ce2 <__retarget_lock_release_recursive>
 8004f46:	bf00      	nop
 8004f48:	2000034c 	.word	0x2000034c

08004f4c <__ssputs_r>:
 8004f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f50:	688e      	ldr	r6, [r1, #8]
 8004f52:	429e      	cmp	r6, r3
 8004f54:	4682      	mov	sl, r0
 8004f56:	460c      	mov	r4, r1
 8004f58:	4690      	mov	r8, r2
 8004f5a:	461f      	mov	r7, r3
 8004f5c:	d838      	bhi.n	8004fd0 <__ssputs_r+0x84>
 8004f5e:	898a      	ldrh	r2, [r1, #12]
 8004f60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004f64:	d032      	beq.n	8004fcc <__ssputs_r+0x80>
 8004f66:	6825      	ldr	r5, [r4, #0]
 8004f68:	6909      	ldr	r1, [r1, #16]
 8004f6a:	eba5 0901 	sub.w	r9, r5, r1
 8004f6e:	6965      	ldr	r5, [r4, #20]
 8004f70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f78:	3301      	adds	r3, #1
 8004f7a:	444b      	add	r3, r9
 8004f7c:	106d      	asrs	r5, r5, #1
 8004f7e:	429d      	cmp	r5, r3
 8004f80:	bf38      	it	cc
 8004f82:	461d      	movcc	r5, r3
 8004f84:	0553      	lsls	r3, r2, #21
 8004f86:	d531      	bpl.n	8004fec <__ssputs_r+0xa0>
 8004f88:	4629      	mov	r1, r5
 8004f8a:	f7ff fe93 	bl	8004cb4 <_malloc_r>
 8004f8e:	4606      	mov	r6, r0
 8004f90:	b950      	cbnz	r0, 8004fa8 <__ssputs_r+0x5c>
 8004f92:	230c      	movs	r3, #12
 8004f94:	f8ca 3000 	str.w	r3, [sl]
 8004f98:	89a3      	ldrh	r3, [r4, #12]
 8004f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f9e:	81a3      	strh	r3, [r4, #12]
 8004fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa8:	6921      	ldr	r1, [r4, #16]
 8004faa:	464a      	mov	r2, r9
 8004fac:	f7ff fe00 	bl	8004bb0 <memcpy>
 8004fb0:	89a3      	ldrh	r3, [r4, #12]
 8004fb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fba:	81a3      	strh	r3, [r4, #12]
 8004fbc:	6126      	str	r6, [r4, #16]
 8004fbe:	6165      	str	r5, [r4, #20]
 8004fc0:	444e      	add	r6, r9
 8004fc2:	eba5 0509 	sub.w	r5, r5, r9
 8004fc6:	6026      	str	r6, [r4, #0]
 8004fc8:	60a5      	str	r5, [r4, #8]
 8004fca:	463e      	mov	r6, r7
 8004fcc:	42be      	cmp	r6, r7
 8004fce:	d900      	bls.n	8004fd2 <__ssputs_r+0x86>
 8004fd0:	463e      	mov	r6, r7
 8004fd2:	6820      	ldr	r0, [r4, #0]
 8004fd4:	4632      	mov	r2, r6
 8004fd6:	4641      	mov	r1, r8
 8004fd8:	f000 feea 	bl	8005db0 <memmove>
 8004fdc:	68a3      	ldr	r3, [r4, #8]
 8004fde:	1b9b      	subs	r3, r3, r6
 8004fe0:	60a3      	str	r3, [r4, #8]
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	4433      	add	r3, r6
 8004fe6:	6023      	str	r3, [r4, #0]
 8004fe8:	2000      	movs	r0, #0
 8004fea:	e7db      	b.n	8004fa4 <__ssputs_r+0x58>
 8004fec:	462a      	mov	r2, r5
 8004fee:	f000 fef9 	bl	8005de4 <_realloc_r>
 8004ff2:	4606      	mov	r6, r0
 8004ff4:	2800      	cmp	r0, #0
 8004ff6:	d1e1      	bne.n	8004fbc <__ssputs_r+0x70>
 8004ff8:	6921      	ldr	r1, [r4, #16]
 8004ffa:	4650      	mov	r0, sl
 8004ffc:	f7ff fdee 	bl	8004bdc <_free_r>
 8005000:	e7c7      	b.n	8004f92 <__ssputs_r+0x46>
	...

08005004 <_svfiprintf_r>:
 8005004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005008:	4698      	mov	r8, r3
 800500a:	898b      	ldrh	r3, [r1, #12]
 800500c:	061b      	lsls	r3, r3, #24
 800500e:	b09d      	sub	sp, #116	; 0x74
 8005010:	4607      	mov	r7, r0
 8005012:	460d      	mov	r5, r1
 8005014:	4614      	mov	r4, r2
 8005016:	d50e      	bpl.n	8005036 <_svfiprintf_r+0x32>
 8005018:	690b      	ldr	r3, [r1, #16]
 800501a:	b963      	cbnz	r3, 8005036 <_svfiprintf_r+0x32>
 800501c:	2140      	movs	r1, #64	; 0x40
 800501e:	f7ff fe49 	bl	8004cb4 <_malloc_r>
 8005022:	6028      	str	r0, [r5, #0]
 8005024:	6128      	str	r0, [r5, #16]
 8005026:	b920      	cbnz	r0, 8005032 <_svfiprintf_r+0x2e>
 8005028:	230c      	movs	r3, #12
 800502a:	603b      	str	r3, [r7, #0]
 800502c:	f04f 30ff 	mov.w	r0, #4294967295
 8005030:	e0d1      	b.n	80051d6 <_svfiprintf_r+0x1d2>
 8005032:	2340      	movs	r3, #64	; 0x40
 8005034:	616b      	str	r3, [r5, #20]
 8005036:	2300      	movs	r3, #0
 8005038:	9309      	str	r3, [sp, #36]	; 0x24
 800503a:	2320      	movs	r3, #32
 800503c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005040:	f8cd 800c 	str.w	r8, [sp, #12]
 8005044:	2330      	movs	r3, #48	; 0x30
 8005046:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80051f0 <_svfiprintf_r+0x1ec>
 800504a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800504e:	f04f 0901 	mov.w	r9, #1
 8005052:	4623      	mov	r3, r4
 8005054:	469a      	mov	sl, r3
 8005056:	f813 2b01 	ldrb.w	r2, [r3], #1
 800505a:	b10a      	cbz	r2, 8005060 <_svfiprintf_r+0x5c>
 800505c:	2a25      	cmp	r2, #37	; 0x25
 800505e:	d1f9      	bne.n	8005054 <_svfiprintf_r+0x50>
 8005060:	ebba 0b04 	subs.w	fp, sl, r4
 8005064:	d00b      	beq.n	800507e <_svfiprintf_r+0x7a>
 8005066:	465b      	mov	r3, fp
 8005068:	4622      	mov	r2, r4
 800506a:	4629      	mov	r1, r5
 800506c:	4638      	mov	r0, r7
 800506e:	f7ff ff6d 	bl	8004f4c <__ssputs_r>
 8005072:	3001      	adds	r0, #1
 8005074:	f000 80aa 	beq.w	80051cc <_svfiprintf_r+0x1c8>
 8005078:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800507a:	445a      	add	r2, fp
 800507c:	9209      	str	r2, [sp, #36]	; 0x24
 800507e:	f89a 3000 	ldrb.w	r3, [sl]
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 80a2 	beq.w	80051cc <_svfiprintf_r+0x1c8>
 8005088:	2300      	movs	r3, #0
 800508a:	f04f 32ff 	mov.w	r2, #4294967295
 800508e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005092:	f10a 0a01 	add.w	sl, sl, #1
 8005096:	9304      	str	r3, [sp, #16]
 8005098:	9307      	str	r3, [sp, #28]
 800509a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800509e:	931a      	str	r3, [sp, #104]	; 0x68
 80050a0:	4654      	mov	r4, sl
 80050a2:	2205      	movs	r2, #5
 80050a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050a8:	4851      	ldr	r0, [pc, #324]	; (80051f0 <_svfiprintf_r+0x1ec>)
 80050aa:	f7fb f899 	bl	80001e0 <memchr>
 80050ae:	9a04      	ldr	r2, [sp, #16]
 80050b0:	b9d8      	cbnz	r0, 80050ea <_svfiprintf_r+0xe6>
 80050b2:	06d0      	lsls	r0, r2, #27
 80050b4:	bf44      	itt	mi
 80050b6:	2320      	movmi	r3, #32
 80050b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050bc:	0711      	lsls	r1, r2, #28
 80050be:	bf44      	itt	mi
 80050c0:	232b      	movmi	r3, #43	; 0x2b
 80050c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050c6:	f89a 3000 	ldrb.w	r3, [sl]
 80050ca:	2b2a      	cmp	r3, #42	; 0x2a
 80050cc:	d015      	beq.n	80050fa <_svfiprintf_r+0xf6>
 80050ce:	9a07      	ldr	r2, [sp, #28]
 80050d0:	4654      	mov	r4, sl
 80050d2:	2000      	movs	r0, #0
 80050d4:	f04f 0c0a 	mov.w	ip, #10
 80050d8:	4621      	mov	r1, r4
 80050da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050de:	3b30      	subs	r3, #48	; 0x30
 80050e0:	2b09      	cmp	r3, #9
 80050e2:	d94e      	bls.n	8005182 <_svfiprintf_r+0x17e>
 80050e4:	b1b0      	cbz	r0, 8005114 <_svfiprintf_r+0x110>
 80050e6:	9207      	str	r2, [sp, #28]
 80050e8:	e014      	b.n	8005114 <_svfiprintf_r+0x110>
 80050ea:	eba0 0308 	sub.w	r3, r0, r8
 80050ee:	fa09 f303 	lsl.w	r3, r9, r3
 80050f2:	4313      	orrs	r3, r2
 80050f4:	9304      	str	r3, [sp, #16]
 80050f6:	46a2      	mov	sl, r4
 80050f8:	e7d2      	b.n	80050a0 <_svfiprintf_r+0x9c>
 80050fa:	9b03      	ldr	r3, [sp, #12]
 80050fc:	1d19      	adds	r1, r3, #4
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	9103      	str	r1, [sp, #12]
 8005102:	2b00      	cmp	r3, #0
 8005104:	bfbb      	ittet	lt
 8005106:	425b      	neglt	r3, r3
 8005108:	f042 0202 	orrlt.w	r2, r2, #2
 800510c:	9307      	strge	r3, [sp, #28]
 800510e:	9307      	strlt	r3, [sp, #28]
 8005110:	bfb8      	it	lt
 8005112:	9204      	strlt	r2, [sp, #16]
 8005114:	7823      	ldrb	r3, [r4, #0]
 8005116:	2b2e      	cmp	r3, #46	; 0x2e
 8005118:	d10c      	bne.n	8005134 <_svfiprintf_r+0x130>
 800511a:	7863      	ldrb	r3, [r4, #1]
 800511c:	2b2a      	cmp	r3, #42	; 0x2a
 800511e:	d135      	bne.n	800518c <_svfiprintf_r+0x188>
 8005120:	9b03      	ldr	r3, [sp, #12]
 8005122:	1d1a      	adds	r2, r3, #4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	9203      	str	r2, [sp, #12]
 8005128:	2b00      	cmp	r3, #0
 800512a:	bfb8      	it	lt
 800512c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005130:	3402      	adds	r4, #2
 8005132:	9305      	str	r3, [sp, #20]
 8005134:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005200 <_svfiprintf_r+0x1fc>
 8005138:	7821      	ldrb	r1, [r4, #0]
 800513a:	2203      	movs	r2, #3
 800513c:	4650      	mov	r0, sl
 800513e:	f7fb f84f 	bl	80001e0 <memchr>
 8005142:	b140      	cbz	r0, 8005156 <_svfiprintf_r+0x152>
 8005144:	2340      	movs	r3, #64	; 0x40
 8005146:	eba0 000a 	sub.w	r0, r0, sl
 800514a:	fa03 f000 	lsl.w	r0, r3, r0
 800514e:	9b04      	ldr	r3, [sp, #16]
 8005150:	4303      	orrs	r3, r0
 8005152:	3401      	adds	r4, #1
 8005154:	9304      	str	r3, [sp, #16]
 8005156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800515a:	4826      	ldr	r0, [pc, #152]	; (80051f4 <_svfiprintf_r+0x1f0>)
 800515c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005160:	2206      	movs	r2, #6
 8005162:	f7fb f83d 	bl	80001e0 <memchr>
 8005166:	2800      	cmp	r0, #0
 8005168:	d038      	beq.n	80051dc <_svfiprintf_r+0x1d8>
 800516a:	4b23      	ldr	r3, [pc, #140]	; (80051f8 <_svfiprintf_r+0x1f4>)
 800516c:	bb1b      	cbnz	r3, 80051b6 <_svfiprintf_r+0x1b2>
 800516e:	9b03      	ldr	r3, [sp, #12]
 8005170:	3307      	adds	r3, #7
 8005172:	f023 0307 	bic.w	r3, r3, #7
 8005176:	3308      	adds	r3, #8
 8005178:	9303      	str	r3, [sp, #12]
 800517a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800517c:	4433      	add	r3, r6
 800517e:	9309      	str	r3, [sp, #36]	; 0x24
 8005180:	e767      	b.n	8005052 <_svfiprintf_r+0x4e>
 8005182:	fb0c 3202 	mla	r2, ip, r2, r3
 8005186:	460c      	mov	r4, r1
 8005188:	2001      	movs	r0, #1
 800518a:	e7a5      	b.n	80050d8 <_svfiprintf_r+0xd4>
 800518c:	2300      	movs	r3, #0
 800518e:	3401      	adds	r4, #1
 8005190:	9305      	str	r3, [sp, #20]
 8005192:	4619      	mov	r1, r3
 8005194:	f04f 0c0a 	mov.w	ip, #10
 8005198:	4620      	mov	r0, r4
 800519a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800519e:	3a30      	subs	r2, #48	; 0x30
 80051a0:	2a09      	cmp	r2, #9
 80051a2:	d903      	bls.n	80051ac <_svfiprintf_r+0x1a8>
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0c5      	beq.n	8005134 <_svfiprintf_r+0x130>
 80051a8:	9105      	str	r1, [sp, #20]
 80051aa:	e7c3      	b.n	8005134 <_svfiprintf_r+0x130>
 80051ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80051b0:	4604      	mov	r4, r0
 80051b2:	2301      	movs	r3, #1
 80051b4:	e7f0      	b.n	8005198 <_svfiprintf_r+0x194>
 80051b6:	ab03      	add	r3, sp, #12
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	462a      	mov	r2, r5
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <_svfiprintf_r+0x1f8>)
 80051be:	a904      	add	r1, sp, #16
 80051c0:	4638      	mov	r0, r7
 80051c2:	f3af 8000 	nop.w
 80051c6:	1c42      	adds	r2, r0, #1
 80051c8:	4606      	mov	r6, r0
 80051ca:	d1d6      	bne.n	800517a <_svfiprintf_r+0x176>
 80051cc:	89ab      	ldrh	r3, [r5, #12]
 80051ce:	065b      	lsls	r3, r3, #25
 80051d0:	f53f af2c 	bmi.w	800502c <_svfiprintf_r+0x28>
 80051d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051d6:	b01d      	add	sp, #116	; 0x74
 80051d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051dc:	ab03      	add	r3, sp, #12
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	462a      	mov	r2, r5
 80051e2:	4b06      	ldr	r3, [pc, #24]	; (80051fc <_svfiprintf_r+0x1f8>)
 80051e4:	a904      	add	r1, sp, #16
 80051e6:	4638      	mov	r0, r7
 80051e8:	f000 f9d4 	bl	8005594 <_printf_i>
 80051ec:	e7eb      	b.n	80051c6 <_svfiprintf_r+0x1c2>
 80051ee:	bf00      	nop
 80051f0:	080077a2 	.word	0x080077a2
 80051f4:	080077ac 	.word	0x080077ac
 80051f8:	00000000 	.word	0x00000000
 80051fc:	08004f4d 	.word	0x08004f4d
 8005200:	080077a8 	.word	0x080077a8

08005204 <__sfputc_r>:
 8005204:	6893      	ldr	r3, [r2, #8]
 8005206:	3b01      	subs	r3, #1
 8005208:	2b00      	cmp	r3, #0
 800520a:	b410      	push	{r4}
 800520c:	6093      	str	r3, [r2, #8]
 800520e:	da08      	bge.n	8005222 <__sfputc_r+0x1e>
 8005210:	6994      	ldr	r4, [r2, #24]
 8005212:	42a3      	cmp	r3, r4
 8005214:	db01      	blt.n	800521a <__sfputc_r+0x16>
 8005216:	290a      	cmp	r1, #10
 8005218:	d103      	bne.n	8005222 <__sfputc_r+0x1e>
 800521a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800521e:	f000 badf 	b.w	80057e0 <__swbuf_r>
 8005222:	6813      	ldr	r3, [r2, #0]
 8005224:	1c58      	adds	r0, r3, #1
 8005226:	6010      	str	r0, [r2, #0]
 8005228:	7019      	strb	r1, [r3, #0]
 800522a:	4608      	mov	r0, r1
 800522c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005230:	4770      	bx	lr

08005232 <__sfputs_r>:
 8005232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005234:	4606      	mov	r6, r0
 8005236:	460f      	mov	r7, r1
 8005238:	4614      	mov	r4, r2
 800523a:	18d5      	adds	r5, r2, r3
 800523c:	42ac      	cmp	r4, r5
 800523e:	d101      	bne.n	8005244 <__sfputs_r+0x12>
 8005240:	2000      	movs	r0, #0
 8005242:	e007      	b.n	8005254 <__sfputs_r+0x22>
 8005244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005248:	463a      	mov	r2, r7
 800524a:	4630      	mov	r0, r6
 800524c:	f7ff ffda 	bl	8005204 <__sfputc_r>
 8005250:	1c43      	adds	r3, r0, #1
 8005252:	d1f3      	bne.n	800523c <__sfputs_r+0xa>
 8005254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005258 <_vfiprintf_r>:
 8005258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800525c:	460d      	mov	r5, r1
 800525e:	b09d      	sub	sp, #116	; 0x74
 8005260:	4614      	mov	r4, r2
 8005262:	4698      	mov	r8, r3
 8005264:	4606      	mov	r6, r0
 8005266:	b118      	cbz	r0, 8005270 <_vfiprintf_r+0x18>
 8005268:	6983      	ldr	r3, [r0, #24]
 800526a:	b90b      	cbnz	r3, 8005270 <_vfiprintf_r+0x18>
 800526c:	f000 fc9a 	bl	8005ba4 <__sinit>
 8005270:	4b89      	ldr	r3, [pc, #548]	; (8005498 <_vfiprintf_r+0x240>)
 8005272:	429d      	cmp	r5, r3
 8005274:	d11b      	bne.n	80052ae <_vfiprintf_r+0x56>
 8005276:	6875      	ldr	r5, [r6, #4]
 8005278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800527a:	07d9      	lsls	r1, r3, #31
 800527c:	d405      	bmi.n	800528a <_vfiprintf_r+0x32>
 800527e:	89ab      	ldrh	r3, [r5, #12]
 8005280:	059a      	lsls	r2, r3, #22
 8005282:	d402      	bmi.n	800528a <_vfiprintf_r+0x32>
 8005284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005286:	f000 fd2b 	bl	8005ce0 <__retarget_lock_acquire_recursive>
 800528a:	89ab      	ldrh	r3, [r5, #12]
 800528c:	071b      	lsls	r3, r3, #28
 800528e:	d501      	bpl.n	8005294 <_vfiprintf_r+0x3c>
 8005290:	692b      	ldr	r3, [r5, #16]
 8005292:	b9eb      	cbnz	r3, 80052d0 <_vfiprintf_r+0x78>
 8005294:	4629      	mov	r1, r5
 8005296:	4630      	mov	r0, r6
 8005298:	f000 faf4 	bl	8005884 <__swsetup_r>
 800529c:	b1c0      	cbz	r0, 80052d0 <_vfiprintf_r+0x78>
 800529e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052a0:	07dc      	lsls	r4, r3, #31
 80052a2:	d50e      	bpl.n	80052c2 <_vfiprintf_r+0x6a>
 80052a4:	f04f 30ff 	mov.w	r0, #4294967295
 80052a8:	b01d      	add	sp, #116	; 0x74
 80052aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ae:	4b7b      	ldr	r3, [pc, #492]	; (800549c <_vfiprintf_r+0x244>)
 80052b0:	429d      	cmp	r5, r3
 80052b2:	d101      	bne.n	80052b8 <_vfiprintf_r+0x60>
 80052b4:	68b5      	ldr	r5, [r6, #8]
 80052b6:	e7df      	b.n	8005278 <_vfiprintf_r+0x20>
 80052b8:	4b79      	ldr	r3, [pc, #484]	; (80054a0 <_vfiprintf_r+0x248>)
 80052ba:	429d      	cmp	r5, r3
 80052bc:	bf08      	it	eq
 80052be:	68f5      	ldreq	r5, [r6, #12]
 80052c0:	e7da      	b.n	8005278 <_vfiprintf_r+0x20>
 80052c2:	89ab      	ldrh	r3, [r5, #12]
 80052c4:	0598      	lsls	r0, r3, #22
 80052c6:	d4ed      	bmi.n	80052a4 <_vfiprintf_r+0x4c>
 80052c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80052ca:	f000 fd0a 	bl	8005ce2 <__retarget_lock_release_recursive>
 80052ce:	e7e9      	b.n	80052a4 <_vfiprintf_r+0x4c>
 80052d0:	2300      	movs	r3, #0
 80052d2:	9309      	str	r3, [sp, #36]	; 0x24
 80052d4:	2320      	movs	r3, #32
 80052d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052da:	f8cd 800c 	str.w	r8, [sp, #12]
 80052de:	2330      	movs	r3, #48	; 0x30
 80052e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80054a4 <_vfiprintf_r+0x24c>
 80052e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052e8:	f04f 0901 	mov.w	r9, #1
 80052ec:	4623      	mov	r3, r4
 80052ee:	469a      	mov	sl, r3
 80052f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052f4:	b10a      	cbz	r2, 80052fa <_vfiprintf_r+0xa2>
 80052f6:	2a25      	cmp	r2, #37	; 0x25
 80052f8:	d1f9      	bne.n	80052ee <_vfiprintf_r+0x96>
 80052fa:	ebba 0b04 	subs.w	fp, sl, r4
 80052fe:	d00b      	beq.n	8005318 <_vfiprintf_r+0xc0>
 8005300:	465b      	mov	r3, fp
 8005302:	4622      	mov	r2, r4
 8005304:	4629      	mov	r1, r5
 8005306:	4630      	mov	r0, r6
 8005308:	f7ff ff93 	bl	8005232 <__sfputs_r>
 800530c:	3001      	adds	r0, #1
 800530e:	f000 80aa 	beq.w	8005466 <_vfiprintf_r+0x20e>
 8005312:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005314:	445a      	add	r2, fp
 8005316:	9209      	str	r2, [sp, #36]	; 0x24
 8005318:	f89a 3000 	ldrb.w	r3, [sl]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 80a2 	beq.w	8005466 <_vfiprintf_r+0x20e>
 8005322:	2300      	movs	r3, #0
 8005324:	f04f 32ff 	mov.w	r2, #4294967295
 8005328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800532c:	f10a 0a01 	add.w	sl, sl, #1
 8005330:	9304      	str	r3, [sp, #16]
 8005332:	9307      	str	r3, [sp, #28]
 8005334:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005338:	931a      	str	r3, [sp, #104]	; 0x68
 800533a:	4654      	mov	r4, sl
 800533c:	2205      	movs	r2, #5
 800533e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005342:	4858      	ldr	r0, [pc, #352]	; (80054a4 <_vfiprintf_r+0x24c>)
 8005344:	f7fa ff4c 	bl	80001e0 <memchr>
 8005348:	9a04      	ldr	r2, [sp, #16]
 800534a:	b9d8      	cbnz	r0, 8005384 <_vfiprintf_r+0x12c>
 800534c:	06d1      	lsls	r1, r2, #27
 800534e:	bf44      	itt	mi
 8005350:	2320      	movmi	r3, #32
 8005352:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005356:	0713      	lsls	r3, r2, #28
 8005358:	bf44      	itt	mi
 800535a:	232b      	movmi	r3, #43	; 0x2b
 800535c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005360:	f89a 3000 	ldrb.w	r3, [sl]
 8005364:	2b2a      	cmp	r3, #42	; 0x2a
 8005366:	d015      	beq.n	8005394 <_vfiprintf_r+0x13c>
 8005368:	9a07      	ldr	r2, [sp, #28]
 800536a:	4654      	mov	r4, sl
 800536c:	2000      	movs	r0, #0
 800536e:	f04f 0c0a 	mov.w	ip, #10
 8005372:	4621      	mov	r1, r4
 8005374:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005378:	3b30      	subs	r3, #48	; 0x30
 800537a:	2b09      	cmp	r3, #9
 800537c:	d94e      	bls.n	800541c <_vfiprintf_r+0x1c4>
 800537e:	b1b0      	cbz	r0, 80053ae <_vfiprintf_r+0x156>
 8005380:	9207      	str	r2, [sp, #28]
 8005382:	e014      	b.n	80053ae <_vfiprintf_r+0x156>
 8005384:	eba0 0308 	sub.w	r3, r0, r8
 8005388:	fa09 f303 	lsl.w	r3, r9, r3
 800538c:	4313      	orrs	r3, r2
 800538e:	9304      	str	r3, [sp, #16]
 8005390:	46a2      	mov	sl, r4
 8005392:	e7d2      	b.n	800533a <_vfiprintf_r+0xe2>
 8005394:	9b03      	ldr	r3, [sp, #12]
 8005396:	1d19      	adds	r1, r3, #4
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	9103      	str	r1, [sp, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	bfbb      	ittet	lt
 80053a0:	425b      	neglt	r3, r3
 80053a2:	f042 0202 	orrlt.w	r2, r2, #2
 80053a6:	9307      	strge	r3, [sp, #28]
 80053a8:	9307      	strlt	r3, [sp, #28]
 80053aa:	bfb8      	it	lt
 80053ac:	9204      	strlt	r2, [sp, #16]
 80053ae:	7823      	ldrb	r3, [r4, #0]
 80053b0:	2b2e      	cmp	r3, #46	; 0x2e
 80053b2:	d10c      	bne.n	80053ce <_vfiprintf_r+0x176>
 80053b4:	7863      	ldrb	r3, [r4, #1]
 80053b6:	2b2a      	cmp	r3, #42	; 0x2a
 80053b8:	d135      	bne.n	8005426 <_vfiprintf_r+0x1ce>
 80053ba:	9b03      	ldr	r3, [sp, #12]
 80053bc:	1d1a      	adds	r2, r3, #4
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	9203      	str	r2, [sp, #12]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	bfb8      	it	lt
 80053c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80053ca:	3402      	adds	r4, #2
 80053cc:	9305      	str	r3, [sp, #20]
 80053ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80054b4 <_vfiprintf_r+0x25c>
 80053d2:	7821      	ldrb	r1, [r4, #0]
 80053d4:	2203      	movs	r2, #3
 80053d6:	4650      	mov	r0, sl
 80053d8:	f7fa ff02 	bl	80001e0 <memchr>
 80053dc:	b140      	cbz	r0, 80053f0 <_vfiprintf_r+0x198>
 80053de:	2340      	movs	r3, #64	; 0x40
 80053e0:	eba0 000a 	sub.w	r0, r0, sl
 80053e4:	fa03 f000 	lsl.w	r0, r3, r0
 80053e8:	9b04      	ldr	r3, [sp, #16]
 80053ea:	4303      	orrs	r3, r0
 80053ec:	3401      	adds	r4, #1
 80053ee:	9304      	str	r3, [sp, #16]
 80053f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053f4:	482c      	ldr	r0, [pc, #176]	; (80054a8 <_vfiprintf_r+0x250>)
 80053f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053fa:	2206      	movs	r2, #6
 80053fc:	f7fa fef0 	bl	80001e0 <memchr>
 8005400:	2800      	cmp	r0, #0
 8005402:	d03f      	beq.n	8005484 <_vfiprintf_r+0x22c>
 8005404:	4b29      	ldr	r3, [pc, #164]	; (80054ac <_vfiprintf_r+0x254>)
 8005406:	bb1b      	cbnz	r3, 8005450 <_vfiprintf_r+0x1f8>
 8005408:	9b03      	ldr	r3, [sp, #12]
 800540a:	3307      	adds	r3, #7
 800540c:	f023 0307 	bic.w	r3, r3, #7
 8005410:	3308      	adds	r3, #8
 8005412:	9303      	str	r3, [sp, #12]
 8005414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005416:	443b      	add	r3, r7
 8005418:	9309      	str	r3, [sp, #36]	; 0x24
 800541a:	e767      	b.n	80052ec <_vfiprintf_r+0x94>
 800541c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005420:	460c      	mov	r4, r1
 8005422:	2001      	movs	r0, #1
 8005424:	e7a5      	b.n	8005372 <_vfiprintf_r+0x11a>
 8005426:	2300      	movs	r3, #0
 8005428:	3401      	adds	r4, #1
 800542a:	9305      	str	r3, [sp, #20]
 800542c:	4619      	mov	r1, r3
 800542e:	f04f 0c0a 	mov.w	ip, #10
 8005432:	4620      	mov	r0, r4
 8005434:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005438:	3a30      	subs	r2, #48	; 0x30
 800543a:	2a09      	cmp	r2, #9
 800543c:	d903      	bls.n	8005446 <_vfiprintf_r+0x1ee>
 800543e:	2b00      	cmp	r3, #0
 8005440:	d0c5      	beq.n	80053ce <_vfiprintf_r+0x176>
 8005442:	9105      	str	r1, [sp, #20]
 8005444:	e7c3      	b.n	80053ce <_vfiprintf_r+0x176>
 8005446:	fb0c 2101 	mla	r1, ip, r1, r2
 800544a:	4604      	mov	r4, r0
 800544c:	2301      	movs	r3, #1
 800544e:	e7f0      	b.n	8005432 <_vfiprintf_r+0x1da>
 8005450:	ab03      	add	r3, sp, #12
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	462a      	mov	r2, r5
 8005456:	4b16      	ldr	r3, [pc, #88]	; (80054b0 <_vfiprintf_r+0x258>)
 8005458:	a904      	add	r1, sp, #16
 800545a:	4630      	mov	r0, r6
 800545c:	f3af 8000 	nop.w
 8005460:	4607      	mov	r7, r0
 8005462:	1c78      	adds	r0, r7, #1
 8005464:	d1d6      	bne.n	8005414 <_vfiprintf_r+0x1bc>
 8005466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005468:	07d9      	lsls	r1, r3, #31
 800546a:	d405      	bmi.n	8005478 <_vfiprintf_r+0x220>
 800546c:	89ab      	ldrh	r3, [r5, #12]
 800546e:	059a      	lsls	r2, r3, #22
 8005470:	d402      	bmi.n	8005478 <_vfiprintf_r+0x220>
 8005472:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005474:	f000 fc35 	bl	8005ce2 <__retarget_lock_release_recursive>
 8005478:	89ab      	ldrh	r3, [r5, #12]
 800547a:	065b      	lsls	r3, r3, #25
 800547c:	f53f af12 	bmi.w	80052a4 <_vfiprintf_r+0x4c>
 8005480:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005482:	e711      	b.n	80052a8 <_vfiprintf_r+0x50>
 8005484:	ab03      	add	r3, sp, #12
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	462a      	mov	r2, r5
 800548a:	4b09      	ldr	r3, [pc, #36]	; (80054b0 <_vfiprintf_r+0x258>)
 800548c:	a904      	add	r1, sp, #16
 800548e:	4630      	mov	r0, r6
 8005490:	f000 f880 	bl	8005594 <_printf_i>
 8005494:	e7e4      	b.n	8005460 <_vfiprintf_r+0x208>
 8005496:	bf00      	nop
 8005498:	080077f8 	.word	0x080077f8
 800549c:	08007818 	.word	0x08007818
 80054a0:	080077d8 	.word	0x080077d8
 80054a4:	080077a2 	.word	0x080077a2
 80054a8:	080077ac 	.word	0x080077ac
 80054ac:	00000000 	.word	0x00000000
 80054b0:	08005233 	.word	0x08005233
 80054b4:	080077a8 	.word	0x080077a8

080054b8 <_printf_common>:
 80054b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054bc:	4616      	mov	r6, r2
 80054be:	4699      	mov	r9, r3
 80054c0:	688a      	ldr	r2, [r1, #8]
 80054c2:	690b      	ldr	r3, [r1, #16]
 80054c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054c8:	4293      	cmp	r3, r2
 80054ca:	bfb8      	it	lt
 80054cc:	4613      	movlt	r3, r2
 80054ce:	6033      	str	r3, [r6, #0]
 80054d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054d4:	4607      	mov	r7, r0
 80054d6:	460c      	mov	r4, r1
 80054d8:	b10a      	cbz	r2, 80054de <_printf_common+0x26>
 80054da:	3301      	adds	r3, #1
 80054dc:	6033      	str	r3, [r6, #0]
 80054de:	6823      	ldr	r3, [r4, #0]
 80054e0:	0699      	lsls	r1, r3, #26
 80054e2:	bf42      	ittt	mi
 80054e4:	6833      	ldrmi	r3, [r6, #0]
 80054e6:	3302      	addmi	r3, #2
 80054e8:	6033      	strmi	r3, [r6, #0]
 80054ea:	6825      	ldr	r5, [r4, #0]
 80054ec:	f015 0506 	ands.w	r5, r5, #6
 80054f0:	d106      	bne.n	8005500 <_printf_common+0x48>
 80054f2:	f104 0a19 	add.w	sl, r4, #25
 80054f6:	68e3      	ldr	r3, [r4, #12]
 80054f8:	6832      	ldr	r2, [r6, #0]
 80054fa:	1a9b      	subs	r3, r3, r2
 80054fc:	42ab      	cmp	r3, r5
 80054fe:	dc26      	bgt.n	800554e <_printf_common+0x96>
 8005500:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005504:	1e13      	subs	r3, r2, #0
 8005506:	6822      	ldr	r2, [r4, #0]
 8005508:	bf18      	it	ne
 800550a:	2301      	movne	r3, #1
 800550c:	0692      	lsls	r2, r2, #26
 800550e:	d42b      	bmi.n	8005568 <_printf_common+0xb0>
 8005510:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005514:	4649      	mov	r1, r9
 8005516:	4638      	mov	r0, r7
 8005518:	47c0      	blx	r8
 800551a:	3001      	adds	r0, #1
 800551c:	d01e      	beq.n	800555c <_printf_common+0xa4>
 800551e:	6823      	ldr	r3, [r4, #0]
 8005520:	68e5      	ldr	r5, [r4, #12]
 8005522:	6832      	ldr	r2, [r6, #0]
 8005524:	f003 0306 	and.w	r3, r3, #6
 8005528:	2b04      	cmp	r3, #4
 800552a:	bf08      	it	eq
 800552c:	1aad      	subeq	r5, r5, r2
 800552e:	68a3      	ldr	r3, [r4, #8]
 8005530:	6922      	ldr	r2, [r4, #16]
 8005532:	bf0c      	ite	eq
 8005534:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005538:	2500      	movne	r5, #0
 800553a:	4293      	cmp	r3, r2
 800553c:	bfc4      	itt	gt
 800553e:	1a9b      	subgt	r3, r3, r2
 8005540:	18ed      	addgt	r5, r5, r3
 8005542:	2600      	movs	r6, #0
 8005544:	341a      	adds	r4, #26
 8005546:	42b5      	cmp	r5, r6
 8005548:	d11a      	bne.n	8005580 <_printf_common+0xc8>
 800554a:	2000      	movs	r0, #0
 800554c:	e008      	b.n	8005560 <_printf_common+0xa8>
 800554e:	2301      	movs	r3, #1
 8005550:	4652      	mov	r2, sl
 8005552:	4649      	mov	r1, r9
 8005554:	4638      	mov	r0, r7
 8005556:	47c0      	blx	r8
 8005558:	3001      	adds	r0, #1
 800555a:	d103      	bne.n	8005564 <_printf_common+0xac>
 800555c:	f04f 30ff 	mov.w	r0, #4294967295
 8005560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005564:	3501      	adds	r5, #1
 8005566:	e7c6      	b.n	80054f6 <_printf_common+0x3e>
 8005568:	18e1      	adds	r1, r4, r3
 800556a:	1c5a      	adds	r2, r3, #1
 800556c:	2030      	movs	r0, #48	; 0x30
 800556e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005572:	4422      	add	r2, r4
 8005574:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005578:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800557c:	3302      	adds	r3, #2
 800557e:	e7c7      	b.n	8005510 <_printf_common+0x58>
 8005580:	2301      	movs	r3, #1
 8005582:	4622      	mov	r2, r4
 8005584:	4649      	mov	r1, r9
 8005586:	4638      	mov	r0, r7
 8005588:	47c0      	blx	r8
 800558a:	3001      	adds	r0, #1
 800558c:	d0e6      	beq.n	800555c <_printf_common+0xa4>
 800558e:	3601      	adds	r6, #1
 8005590:	e7d9      	b.n	8005546 <_printf_common+0x8e>
	...

08005594 <_printf_i>:
 8005594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005598:	7e0f      	ldrb	r7, [r1, #24]
 800559a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800559c:	2f78      	cmp	r7, #120	; 0x78
 800559e:	4691      	mov	r9, r2
 80055a0:	4680      	mov	r8, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	469a      	mov	sl, r3
 80055a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80055aa:	d807      	bhi.n	80055bc <_printf_i+0x28>
 80055ac:	2f62      	cmp	r7, #98	; 0x62
 80055ae:	d80a      	bhi.n	80055c6 <_printf_i+0x32>
 80055b0:	2f00      	cmp	r7, #0
 80055b2:	f000 80d8 	beq.w	8005766 <_printf_i+0x1d2>
 80055b6:	2f58      	cmp	r7, #88	; 0x58
 80055b8:	f000 80a3 	beq.w	8005702 <_printf_i+0x16e>
 80055bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80055c4:	e03a      	b.n	800563c <_printf_i+0xa8>
 80055c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80055ca:	2b15      	cmp	r3, #21
 80055cc:	d8f6      	bhi.n	80055bc <_printf_i+0x28>
 80055ce:	a101      	add	r1, pc, #4	; (adr r1, 80055d4 <_printf_i+0x40>)
 80055d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055d4:	0800562d 	.word	0x0800562d
 80055d8:	08005641 	.word	0x08005641
 80055dc:	080055bd 	.word	0x080055bd
 80055e0:	080055bd 	.word	0x080055bd
 80055e4:	080055bd 	.word	0x080055bd
 80055e8:	080055bd 	.word	0x080055bd
 80055ec:	08005641 	.word	0x08005641
 80055f0:	080055bd 	.word	0x080055bd
 80055f4:	080055bd 	.word	0x080055bd
 80055f8:	080055bd 	.word	0x080055bd
 80055fc:	080055bd 	.word	0x080055bd
 8005600:	0800574d 	.word	0x0800574d
 8005604:	08005671 	.word	0x08005671
 8005608:	0800572f 	.word	0x0800572f
 800560c:	080055bd 	.word	0x080055bd
 8005610:	080055bd 	.word	0x080055bd
 8005614:	0800576f 	.word	0x0800576f
 8005618:	080055bd 	.word	0x080055bd
 800561c:	08005671 	.word	0x08005671
 8005620:	080055bd 	.word	0x080055bd
 8005624:	080055bd 	.word	0x080055bd
 8005628:	08005737 	.word	0x08005737
 800562c:	682b      	ldr	r3, [r5, #0]
 800562e:	1d1a      	adds	r2, r3, #4
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	602a      	str	r2, [r5, #0]
 8005634:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005638:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800563c:	2301      	movs	r3, #1
 800563e:	e0a3      	b.n	8005788 <_printf_i+0x1f4>
 8005640:	6820      	ldr	r0, [r4, #0]
 8005642:	6829      	ldr	r1, [r5, #0]
 8005644:	0606      	lsls	r6, r0, #24
 8005646:	f101 0304 	add.w	r3, r1, #4
 800564a:	d50a      	bpl.n	8005662 <_printf_i+0xce>
 800564c:	680e      	ldr	r6, [r1, #0]
 800564e:	602b      	str	r3, [r5, #0]
 8005650:	2e00      	cmp	r6, #0
 8005652:	da03      	bge.n	800565c <_printf_i+0xc8>
 8005654:	232d      	movs	r3, #45	; 0x2d
 8005656:	4276      	negs	r6, r6
 8005658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800565c:	485e      	ldr	r0, [pc, #376]	; (80057d8 <_printf_i+0x244>)
 800565e:	230a      	movs	r3, #10
 8005660:	e019      	b.n	8005696 <_printf_i+0x102>
 8005662:	680e      	ldr	r6, [r1, #0]
 8005664:	602b      	str	r3, [r5, #0]
 8005666:	f010 0f40 	tst.w	r0, #64	; 0x40
 800566a:	bf18      	it	ne
 800566c:	b236      	sxthne	r6, r6
 800566e:	e7ef      	b.n	8005650 <_printf_i+0xbc>
 8005670:	682b      	ldr	r3, [r5, #0]
 8005672:	6820      	ldr	r0, [r4, #0]
 8005674:	1d19      	adds	r1, r3, #4
 8005676:	6029      	str	r1, [r5, #0]
 8005678:	0601      	lsls	r1, r0, #24
 800567a:	d501      	bpl.n	8005680 <_printf_i+0xec>
 800567c:	681e      	ldr	r6, [r3, #0]
 800567e:	e002      	b.n	8005686 <_printf_i+0xf2>
 8005680:	0646      	lsls	r6, r0, #25
 8005682:	d5fb      	bpl.n	800567c <_printf_i+0xe8>
 8005684:	881e      	ldrh	r6, [r3, #0]
 8005686:	4854      	ldr	r0, [pc, #336]	; (80057d8 <_printf_i+0x244>)
 8005688:	2f6f      	cmp	r7, #111	; 0x6f
 800568a:	bf0c      	ite	eq
 800568c:	2308      	moveq	r3, #8
 800568e:	230a      	movne	r3, #10
 8005690:	2100      	movs	r1, #0
 8005692:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005696:	6865      	ldr	r5, [r4, #4]
 8005698:	60a5      	str	r5, [r4, #8]
 800569a:	2d00      	cmp	r5, #0
 800569c:	bfa2      	ittt	ge
 800569e:	6821      	ldrge	r1, [r4, #0]
 80056a0:	f021 0104 	bicge.w	r1, r1, #4
 80056a4:	6021      	strge	r1, [r4, #0]
 80056a6:	b90e      	cbnz	r6, 80056ac <_printf_i+0x118>
 80056a8:	2d00      	cmp	r5, #0
 80056aa:	d04d      	beq.n	8005748 <_printf_i+0x1b4>
 80056ac:	4615      	mov	r5, r2
 80056ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80056b2:	fb03 6711 	mls	r7, r3, r1, r6
 80056b6:	5dc7      	ldrb	r7, [r0, r7]
 80056b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80056bc:	4637      	mov	r7, r6
 80056be:	42bb      	cmp	r3, r7
 80056c0:	460e      	mov	r6, r1
 80056c2:	d9f4      	bls.n	80056ae <_printf_i+0x11a>
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d10b      	bne.n	80056e0 <_printf_i+0x14c>
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	07de      	lsls	r6, r3, #31
 80056cc:	d508      	bpl.n	80056e0 <_printf_i+0x14c>
 80056ce:	6923      	ldr	r3, [r4, #16]
 80056d0:	6861      	ldr	r1, [r4, #4]
 80056d2:	4299      	cmp	r1, r3
 80056d4:	bfde      	ittt	le
 80056d6:	2330      	movle	r3, #48	; 0x30
 80056d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056e0:	1b52      	subs	r2, r2, r5
 80056e2:	6122      	str	r2, [r4, #16]
 80056e4:	f8cd a000 	str.w	sl, [sp]
 80056e8:	464b      	mov	r3, r9
 80056ea:	aa03      	add	r2, sp, #12
 80056ec:	4621      	mov	r1, r4
 80056ee:	4640      	mov	r0, r8
 80056f0:	f7ff fee2 	bl	80054b8 <_printf_common>
 80056f4:	3001      	adds	r0, #1
 80056f6:	d14c      	bne.n	8005792 <_printf_i+0x1fe>
 80056f8:	f04f 30ff 	mov.w	r0, #4294967295
 80056fc:	b004      	add	sp, #16
 80056fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005702:	4835      	ldr	r0, [pc, #212]	; (80057d8 <_printf_i+0x244>)
 8005704:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005708:	6829      	ldr	r1, [r5, #0]
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005710:	6029      	str	r1, [r5, #0]
 8005712:	061d      	lsls	r5, r3, #24
 8005714:	d514      	bpl.n	8005740 <_printf_i+0x1ac>
 8005716:	07df      	lsls	r7, r3, #31
 8005718:	bf44      	itt	mi
 800571a:	f043 0320 	orrmi.w	r3, r3, #32
 800571e:	6023      	strmi	r3, [r4, #0]
 8005720:	b91e      	cbnz	r6, 800572a <_printf_i+0x196>
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	f023 0320 	bic.w	r3, r3, #32
 8005728:	6023      	str	r3, [r4, #0]
 800572a:	2310      	movs	r3, #16
 800572c:	e7b0      	b.n	8005690 <_printf_i+0xfc>
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	f043 0320 	orr.w	r3, r3, #32
 8005734:	6023      	str	r3, [r4, #0]
 8005736:	2378      	movs	r3, #120	; 0x78
 8005738:	4828      	ldr	r0, [pc, #160]	; (80057dc <_printf_i+0x248>)
 800573a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800573e:	e7e3      	b.n	8005708 <_printf_i+0x174>
 8005740:	0659      	lsls	r1, r3, #25
 8005742:	bf48      	it	mi
 8005744:	b2b6      	uxthmi	r6, r6
 8005746:	e7e6      	b.n	8005716 <_printf_i+0x182>
 8005748:	4615      	mov	r5, r2
 800574a:	e7bb      	b.n	80056c4 <_printf_i+0x130>
 800574c:	682b      	ldr	r3, [r5, #0]
 800574e:	6826      	ldr	r6, [r4, #0]
 8005750:	6961      	ldr	r1, [r4, #20]
 8005752:	1d18      	adds	r0, r3, #4
 8005754:	6028      	str	r0, [r5, #0]
 8005756:	0635      	lsls	r5, r6, #24
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	d501      	bpl.n	8005760 <_printf_i+0x1cc>
 800575c:	6019      	str	r1, [r3, #0]
 800575e:	e002      	b.n	8005766 <_printf_i+0x1d2>
 8005760:	0670      	lsls	r0, r6, #25
 8005762:	d5fb      	bpl.n	800575c <_printf_i+0x1c8>
 8005764:	8019      	strh	r1, [r3, #0]
 8005766:	2300      	movs	r3, #0
 8005768:	6123      	str	r3, [r4, #16]
 800576a:	4615      	mov	r5, r2
 800576c:	e7ba      	b.n	80056e4 <_printf_i+0x150>
 800576e:	682b      	ldr	r3, [r5, #0]
 8005770:	1d1a      	adds	r2, r3, #4
 8005772:	602a      	str	r2, [r5, #0]
 8005774:	681d      	ldr	r5, [r3, #0]
 8005776:	6862      	ldr	r2, [r4, #4]
 8005778:	2100      	movs	r1, #0
 800577a:	4628      	mov	r0, r5
 800577c:	f7fa fd30 	bl	80001e0 <memchr>
 8005780:	b108      	cbz	r0, 8005786 <_printf_i+0x1f2>
 8005782:	1b40      	subs	r0, r0, r5
 8005784:	6060      	str	r0, [r4, #4]
 8005786:	6863      	ldr	r3, [r4, #4]
 8005788:	6123      	str	r3, [r4, #16]
 800578a:	2300      	movs	r3, #0
 800578c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005790:	e7a8      	b.n	80056e4 <_printf_i+0x150>
 8005792:	6923      	ldr	r3, [r4, #16]
 8005794:	462a      	mov	r2, r5
 8005796:	4649      	mov	r1, r9
 8005798:	4640      	mov	r0, r8
 800579a:	47d0      	blx	sl
 800579c:	3001      	adds	r0, #1
 800579e:	d0ab      	beq.n	80056f8 <_printf_i+0x164>
 80057a0:	6823      	ldr	r3, [r4, #0]
 80057a2:	079b      	lsls	r3, r3, #30
 80057a4:	d413      	bmi.n	80057ce <_printf_i+0x23a>
 80057a6:	68e0      	ldr	r0, [r4, #12]
 80057a8:	9b03      	ldr	r3, [sp, #12]
 80057aa:	4298      	cmp	r0, r3
 80057ac:	bfb8      	it	lt
 80057ae:	4618      	movlt	r0, r3
 80057b0:	e7a4      	b.n	80056fc <_printf_i+0x168>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4632      	mov	r2, r6
 80057b6:	4649      	mov	r1, r9
 80057b8:	4640      	mov	r0, r8
 80057ba:	47d0      	blx	sl
 80057bc:	3001      	adds	r0, #1
 80057be:	d09b      	beq.n	80056f8 <_printf_i+0x164>
 80057c0:	3501      	adds	r5, #1
 80057c2:	68e3      	ldr	r3, [r4, #12]
 80057c4:	9903      	ldr	r1, [sp, #12]
 80057c6:	1a5b      	subs	r3, r3, r1
 80057c8:	42ab      	cmp	r3, r5
 80057ca:	dcf2      	bgt.n	80057b2 <_printf_i+0x21e>
 80057cc:	e7eb      	b.n	80057a6 <_printf_i+0x212>
 80057ce:	2500      	movs	r5, #0
 80057d0:	f104 0619 	add.w	r6, r4, #25
 80057d4:	e7f5      	b.n	80057c2 <_printf_i+0x22e>
 80057d6:	bf00      	nop
 80057d8:	080077b3 	.word	0x080077b3
 80057dc:	080077c4 	.word	0x080077c4

080057e0 <__swbuf_r>:
 80057e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057e2:	460e      	mov	r6, r1
 80057e4:	4614      	mov	r4, r2
 80057e6:	4605      	mov	r5, r0
 80057e8:	b118      	cbz	r0, 80057f2 <__swbuf_r+0x12>
 80057ea:	6983      	ldr	r3, [r0, #24]
 80057ec:	b90b      	cbnz	r3, 80057f2 <__swbuf_r+0x12>
 80057ee:	f000 f9d9 	bl	8005ba4 <__sinit>
 80057f2:	4b21      	ldr	r3, [pc, #132]	; (8005878 <__swbuf_r+0x98>)
 80057f4:	429c      	cmp	r4, r3
 80057f6:	d12b      	bne.n	8005850 <__swbuf_r+0x70>
 80057f8:	686c      	ldr	r4, [r5, #4]
 80057fa:	69a3      	ldr	r3, [r4, #24]
 80057fc:	60a3      	str	r3, [r4, #8]
 80057fe:	89a3      	ldrh	r3, [r4, #12]
 8005800:	071a      	lsls	r2, r3, #28
 8005802:	d52f      	bpl.n	8005864 <__swbuf_r+0x84>
 8005804:	6923      	ldr	r3, [r4, #16]
 8005806:	b36b      	cbz	r3, 8005864 <__swbuf_r+0x84>
 8005808:	6923      	ldr	r3, [r4, #16]
 800580a:	6820      	ldr	r0, [r4, #0]
 800580c:	1ac0      	subs	r0, r0, r3
 800580e:	6963      	ldr	r3, [r4, #20]
 8005810:	b2f6      	uxtb	r6, r6
 8005812:	4283      	cmp	r3, r0
 8005814:	4637      	mov	r7, r6
 8005816:	dc04      	bgt.n	8005822 <__swbuf_r+0x42>
 8005818:	4621      	mov	r1, r4
 800581a:	4628      	mov	r0, r5
 800581c:	f000 f92e 	bl	8005a7c <_fflush_r>
 8005820:	bb30      	cbnz	r0, 8005870 <__swbuf_r+0x90>
 8005822:	68a3      	ldr	r3, [r4, #8]
 8005824:	3b01      	subs	r3, #1
 8005826:	60a3      	str	r3, [r4, #8]
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	6022      	str	r2, [r4, #0]
 800582e:	701e      	strb	r6, [r3, #0]
 8005830:	6963      	ldr	r3, [r4, #20]
 8005832:	3001      	adds	r0, #1
 8005834:	4283      	cmp	r3, r0
 8005836:	d004      	beq.n	8005842 <__swbuf_r+0x62>
 8005838:	89a3      	ldrh	r3, [r4, #12]
 800583a:	07db      	lsls	r3, r3, #31
 800583c:	d506      	bpl.n	800584c <__swbuf_r+0x6c>
 800583e:	2e0a      	cmp	r6, #10
 8005840:	d104      	bne.n	800584c <__swbuf_r+0x6c>
 8005842:	4621      	mov	r1, r4
 8005844:	4628      	mov	r0, r5
 8005846:	f000 f919 	bl	8005a7c <_fflush_r>
 800584a:	b988      	cbnz	r0, 8005870 <__swbuf_r+0x90>
 800584c:	4638      	mov	r0, r7
 800584e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005850:	4b0a      	ldr	r3, [pc, #40]	; (800587c <__swbuf_r+0x9c>)
 8005852:	429c      	cmp	r4, r3
 8005854:	d101      	bne.n	800585a <__swbuf_r+0x7a>
 8005856:	68ac      	ldr	r4, [r5, #8]
 8005858:	e7cf      	b.n	80057fa <__swbuf_r+0x1a>
 800585a:	4b09      	ldr	r3, [pc, #36]	; (8005880 <__swbuf_r+0xa0>)
 800585c:	429c      	cmp	r4, r3
 800585e:	bf08      	it	eq
 8005860:	68ec      	ldreq	r4, [r5, #12]
 8005862:	e7ca      	b.n	80057fa <__swbuf_r+0x1a>
 8005864:	4621      	mov	r1, r4
 8005866:	4628      	mov	r0, r5
 8005868:	f000 f80c 	bl	8005884 <__swsetup_r>
 800586c:	2800      	cmp	r0, #0
 800586e:	d0cb      	beq.n	8005808 <__swbuf_r+0x28>
 8005870:	f04f 37ff 	mov.w	r7, #4294967295
 8005874:	e7ea      	b.n	800584c <__swbuf_r+0x6c>
 8005876:	bf00      	nop
 8005878:	080077f8 	.word	0x080077f8
 800587c:	08007818 	.word	0x08007818
 8005880:	080077d8 	.word	0x080077d8

08005884 <__swsetup_r>:
 8005884:	4b32      	ldr	r3, [pc, #200]	; (8005950 <__swsetup_r+0xcc>)
 8005886:	b570      	push	{r4, r5, r6, lr}
 8005888:	681d      	ldr	r5, [r3, #0]
 800588a:	4606      	mov	r6, r0
 800588c:	460c      	mov	r4, r1
 800588e:	b125      	cbz	r5, 800589a <__swsetup_r+0x16>
 8005890:	69ab      	ldr	r3, [r5, #24]
 8005892:	b913      	cbnz	r3, 800589a <__swsetup_r+0x16>
 8005894:	4628      	mov	r0, r5
 8005896:	f000 f985 	bl	8005ba4 <__sinit>
 800589a:	4b2e      	ldr	r3, [pc, #184]	; (8005954 <__swsetup_r+0xd0>)
 800589c:	429c      	cmp	r4, r3
 800589e:	d10f      	bne.n	80058c0 <__swsetup_r+0x3c>
 80058a0:	686c      	ldr	r4, [r5, #4]
 80058a2:	89a3      	ldrh	r3, [r4, #12]
 80058a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058a8:	0719      	lsls	r1, r3, #28
 80058aa:	d42c      	bmi.n	8005906 <__swsetup_r+0x82>
 80058ac:	06dd      	lsls	r5, r3, #27
 80058ae:	d411      	bmi.n	80058d4 <__swsetup_r+0x50>
 80058b0:	2309      	movs	r3, #9
 80058b2:	6033      	str	r3, [r6, #0]
 80058b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80058b8:	81a3      	strh	r3, [r4, #12]
 80058ba:	f04f 30ff 	mov.w	r0, #4294967295
 80058be:	e03e      	b.n	800593e <__swsetup_r+0xba>
 80058c0:	4b25      	ldr	r3, [pc, #148]	; (8005958 <__swsetup_r+0xd4>)
 80058c2:	429c      	cmp	r4, r3
 80058c4:	d101      	bne.n	80058ca <__swsetup_r+0x46>
 80058c6:	68ac      	ldr	r4, [r5, #8]
 80058c8:	e7eb      	b.n	80058a2 <__swsetup_r+0x1e>
 80058ca:	4b24      	ldr	r3, [pc, #144]	; (800595c <__swsetup_r+0xd8>)
 80058cc:	429c      	cmp	r4, r3
 80058ce:	bf08      	it	eq
 80058d0:	68ec      	ldreq	r4, [r5, #12]
 80058d2:	e7e6      	b.n	80058a2 <__swsetup_r+0x1e>
 80058d4:	0758      	lsls	r0, r3, #29
 80058d6:	d512      	bpl.n	80058fe <__swsetup_r+0x7a>
 80058d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058da:	b141      	cbz	r1, 80058ee <__swsetup_r+0x6a>
 80058dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058e0:	4299      	cmp	r1, r3
 80058e2:	d002      	beq.n	80058ea <__swsetup_r+0x66>
 80058e4:	4630      	mov	r0, r6
 80058e6:	f7ff f979 	bl	8004bdc <_free_r>
 80058ea:	2300      	movs	r3, #0
 80058ec:	6363      	str	r3, [r4, #52]	; 0x34
 80058ee:	89a3      	ldrh	r3, [r4, #12]
 80058f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80058f4:	81a3      	strh	r3, [r4, #12]
 80058f6:	2300      	movs	r3, #0
 80058f8:	6063      	str	r3, [r4, #4]
 80058fa:	6923      	ldr	r3, [r4, #16]
 80058fc:	6023      	str	r3, [r4, #0]
 80058fe:	89a3      	ldrh	r3, [r4, #12]
 8005900:	f043 0308 	orr.w	r3, r3, #8
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	6923      	ldr	r3, [r4, #16]
 8005908:	b94b      	cbnz	r3, 800591e <__swsetup_r+0x9a>
 800590a:	89a3      	ldrh	r3, [r4, #12]
 800590c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005914:	d003      	beq.n	800591e <__swsetup_r+0x9a>
 8005916:	4621      	mov	r1, r4
 8005918:	4630      	mov	r0, r6
 800591a:	f000 fa09 	bl	8005d30 <__smakebuf_r>
 800591e:	89a0      	ldrh	r0, [r4, #12]
 8005920:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005924:	f010 0301 	ands.w	r3, r0, #1
 8005928:	d00a      	beq.n	8005940 <__swsetup_r+0xbc>
 800592a:	2300      	movs	r3, #0
 800592c:	60a3      	str	r3, [r4, #8]
 800592e:	6963      	ldr	r3, [r4, #20]
 8005930:	425b      	negs	r3, r3
 8005932:	61a3      	str	r3, [r4, #24]
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	b943      	cbnz	r3, 800594a <__swsetup_r+0xc6>
 8005938:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800593c:	d1ba      	bne.n	80058b4 <__swsetup_r+0x30>
 800593e:	bd70      	pop	{r4, r5, r6, pc}
 8005940:	0781      	lsls	r1, r0, #30
 8005942:	bf58      	it	pl
 8005944:	6963      	ldrpl	r3, [r4, #20]
 8005946:	60a3      	str	r3, [r4, #8]
 8005948:	e7f4      	b.n	8005934 <__swsetup_r+0xb0>
 800594a:	2000      	movs	r0, #0
 800594c:	e7f7      	b.n	800593e <__swsetup_r+0xba>
 800594e:	bf00      	nop
 8005950:	20000024 	.word	0x20000024
 8005954:	080077f8 	.word	0x080077f8
 8005958:	08007818 	.word	0x08007818
 800595c:	080077d8 	.word	0x080077d8

08005960 <abort>:
 8005960:	b508      	push	{r3, lr}
 8005962:	2006      	movs	r0, #6
 8005964:	f000 fa96 	bl	8005e94 <raise>
 8005968:	2001      	movs	r0, #1
 800596a:	f7fc fca9 	bl	80022c0 <_exit>
	...

08005970 <__sflush_r>:
 8005970:	898a      	ldrh	r2, [r1, #12]
 8005972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005976:	4605      	mov	r5, r0
 8005978:	0710      	lsls	r0, r2, #28
 800597a:	460c      	mov	r4, r1
 800597c:	d458      	bmi.n	8005a30 <__sflush_r+0xc0>
 800597e:	684b      	ldr	r3, [r1, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	dc05      	bgt.n	8005990 <__sflush_r+0x20>
 8005984:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005986:	2b00      	cmp	r3, #0
 8005988:	dc02      	bgt.n	8005990 <__sflush_r+0x20>
 800598a:	2000      	movs	r0, #0
 800598c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005990:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005992:	2e00      	cmp	r6, #0
 8005994:	d0f9      	beq.n	800598a <__sflush_r+0x1a>
 8005996:	2300      	movs	r3, #0
 8005998:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800599c:	682f      	ldr	r7, [r5, #0]
 800599e:	602b      	str	r3, [r5, #0]
 80059a0:	d032      	beq.n	8005a08 <__sflush_r+0x98>
 80059a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80059a4:	89a3      	ldrh	r3, [r4, #12]
 80059a6:	075a      	lsls	r2, r3, #29
 80059a8:	d505      	bpl.n	80059b6 <__sflush_r+0x46>
 80059aa:	6863      	ldr	r3, [r4, #4]
 80059ac:	1ac0      	subs	r0, r0, r3
 80059ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80059b0:	b10b      	cbz	r3, 80059b6 <__sflush_r+0x46>
 80059b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80059b4:	1ac0      	subs	r0, r0, r3
 80059b6:	2300      	movs	r3, #0
 80059b8:	4602      	mov	r2, r0
 80059ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059bc:	6a21      	ldr	r1, [r4, #32]
 80059be:	4628      	mov	r0, r5
 80059c0:	47b0      	blx	r6
 80059c2:	1c43      	adds	r3, r0, #1
 80059c4:	89a3      	ldrh	r3, [r4, #12]
 80059c6:	d106      	bne.n	80059d6 <__sflush_r+0x66>
 80059c8:	6829      	ldr	r1, [r5, #0]
 80059ca:	291d      	cmp	r1, #29
 80059cc:	d82c      	bhi.n	8005a28 <__sflush_r+0xb8>
 80059ce:	4a2a      	ldr	r2, [pc, #168]	; (8005a78 <__sflush_r+0x108>)
 80059d0:	40ca      	lsrs	r2, r1
 80059d2:	07d6      	lsls	r6, r2, #31
 80059d4:	d528      	bpl.n	8005a28 <__sflush_r+0xb8>
 80059d6:	2200      	movs	r2, #0
 80059d8:	6062      	str	r2, [r4, #4]
 80059da:	04d9      	lsls	r1, r3, #19
 80059dc:	6922      	ldr	r2, [r4, #16]
 80059de:	6022      	str	r2, [r4, #0]
 80059e0:	d504      	bpl.n	80059ec <__sflush_r+0x7c>
 80059e2:	1c42      	adds	r2, r0, #1
 80059e4:	d101      	bne.n	80059ea <__sflush_r+0x7a>
 80059e6:	682b      	ldr	r3, [r5, #0]
 80059e8:	b903      	cbnz	r3, 80059ec <__sflush_r+0x7c>
 80059ea:	6560      	str	r0, [r4, #84]	; 0x54
 80059ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059ee:	602f      	str	r7, [r5, #0]
 80059f0:	2900      	cmp	r1, #0
 80059f2:	d0ca      	beq.n	800598a <__sflush_r+0x1a>
 80059f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059f8:	4299      	cmp	r1, r3
 80059fa:	d002      	beq.n	8005a02 <__sflush_r+0x92>
 80059fc:	4628      	mov	r0, r5
 80059fe:	f7ff f8ed 	bl	8004bdc <_free_r>
 8005a02:	2000      	movs	r0, #0
 8005a04:	6360      	str	r0, [r4, #52]	; 0x34
 8005a06:	e7c1      	b.n	800598c <__sflush_r+0x1c>
 8005a08:	6a21      	ldr	r1, [r4, #32]
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	47b0      	blx	r6
 8005a10:	1c41      	adds	r1, r0, #1
 8005a12:	d1c7      	bne.n	80059a4 <__sflush_r+0x34>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d0c4      	beq.n	80059a4 <__sflush_r+0x34>
 8005a1a:	2b1d      	cmp	r3, #29
 8005a1c:	d001      	beq.n	8005a22 <__sflush_r+0xb2>
 8005a1e:	2b16      	cmp	r3, #22
 8005a20:	d101      	bne.n	8005a26 <__sflush_r+0xb6>
 8005a22:	602f      	str	r7, [r5, #0]
 8005a24:	e7b1      	b.n	800598a <__sflush_r+0x1a>
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a2c:	81a3      	strh	r3, [r4, #12]
 8005a2e:	e7ad      	b.n	800598c <__sflush_r+0x1c>
 8005a30:	690f      	ldr	r7, [r1, #16]
 8005a32:	2f00      	cmp	r7, #0
 8005a34:	d0a9      	beq.n	800598a <__sflush_r+0x1a>
 8005a36:	0793      	lsls	r3, r2, #30
 8005a38:	680e      	ldr	r6, [r1, #0]
 8005a3a:	bf08      	it	eq
 8005a3c:	694b      	ldreq	r3, [r1, #20]
 8005a3e:	600f      	str	r7, [r1, #0]
 8005a40:	bf18      	it	ne
 8005a42:	2300      	movne	r3, #0
 8005a44:	eba6 0807 	sub.w	r8, r6, r7
 8005a48:	608b      	str	r3, [r1, #8]
 8005a4a:	f1b8 0f00 	cmp.w	r8, #0
 8005a4e:	dd9c      	ble.n	800598a <__sflush_r+0x1a>
 8005a50:	6a21      	ldr	r1, [r4, #32]
 8005a52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a54:	4643      	mov	r3, r8
 8005a56:	463a      	mov	r2, r7
 8005a58:	4628      	mov	r0, r5
 8005a5a:	47b0      	blx	r6
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	dc06      	bgt.n	8005a6e <__sflush_r+0xfe>
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a66:	81a3      	strh	r3, [r4, #12]
 8005a68:	f04f 30ff 	mov.w	r0, #4294967295
 8005a6c:	e78e      	b.n	800598c <__sflush_r+0x1c>
 8005a6e:	4407      	add	r7, r0
 8005a70:	eba8 0800 	sub.w	r8, r8, r0
 8005a74:	e7e9      	b.n	8005a4a <__sflush_r+0xda>
 8005a76:	bf00      	nop
 8005a78:	20400001 	.word	0x20400001

08005a7c <_fflush_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	690b      	ldr	r3, [r1, #16]
 8005a80:	4605      	mov	r5, r0
 8005a82:	460c      	mov	r4, r1
 8005a84:	b913      	cbnz	r3, 8005a8c <_fflush_r+0x10>
 8005a86:	2500      	movs	r5, #0
 8005a88:	4628      	mov	r0, r5
 8005a8a:	bd38      	pop	{r3, r4, r5, pc}
 8005a8c:	b118      	cbz	r0, 8005a96 <_fflush_r+0x1a>
 8005a8e:	6983      	ldr	r3, [r0, #24]
 8005a90:	b90b      	cbnz	r3, 8005a96 <_fflush_r+0x1a>
 8005a92:	f000 f887 	bl	8005ba4 <__sinit>
 8005a96:	4b14      	ldr	r3, [pc, #80]	; (8005ae8 <_fflush_r+0x6c>)
 8005a98:	429c      	cmp	r4, r3
 8005a9a:	d11b      	bne.n	8005ad4 <_fflush_r+0x58>
 8005a9c:	686c      	ldr	r4, [r5, #4]
 8005a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d0ef      	beq.n	8005a86 <_fflush_r+0xa>
 8005aa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005aa8:	07d0      	lsls	r0, r2, #31
 8005aaa:	d404      	bmi.n	8005ab6 <_fflush_r+0x3a>
 8005aac:	0599      	lsls	r1, r3, #22
 8005aae:	d402      	bmi.n	8005ab6 <_fflush_r+0x3a>
 8005ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ab2:	f000 f915 	bl	8005ce0 <__retarget_lock_acquire_recursive>
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	4621      	mov	r1, r4
 8005aba:	f7ff ff59 	bl	8005970 <__sflush_r>
 8005abe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ac0:	07da      	lsls	r2, r3, #31
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	d4e0      	bmi.n	8005a88 <_fflush_r+0xc>
 8005ac6:	89a3      	ldrh	r3, [r4, #12]
 8005ac8:	059b      	lsls	r3, r3, #22
 8005aca:	d4dd      	bmi.n	8005a88 <_fflush_r+0xc>
 8005acc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ace:	f000 f908 	bl	8005ce2 <__retarget_lock_release_recursive>
 8005ad2:	e7d9      	b.n	8005a88 <_fflush_r+0xc>
 8005ad4:	4b05      	ldr	r3, [pc, #20]	; (8005aec <_fflush_r+0x70>)
 8005ad6:	429c      	cmp	r4, r3
 8005ad8:	d101      	bne.n	8005ade <_fflush_r+0x62>
 8005ada:	68ac      	ldr	r4, [r5, #8]
 8005adc:	e7df      	b.n	8005a9e <_fflush_r+0x22>
 8005ade:	4b04      	ldr	r3, [pc, #16]	; (8005af0 <_fflush_r+0x74>)
 8005ae0:	429c      	cmp	r4, r3
 8005ae2:	bf08      	it	eq
 8005ae4:	68ec      	ldreq	r4, [r5, #12]
 8005ae6:	e7da      	b.n	8005a9e <_fflush_r+0x22>
 8005ae8:	080077f8 	.word	0x080077f8
 8005aec:	08007818 	.word	0x08007818
 8005af0:	080077d8 	.word	0x080077d8

08005af4 <std>:
 8005af4:	2300      	movs	r3, #0
 8005af6:	b510      	push	{r4, lr}
 8005af8:	4604      	mov	r4, r0
 8005afa:	e9c0 3300 	strd	r3, r3, [r0]
 8005afe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b02:	6083      	str	r3, [r0, #8]
 8005b04:	8181      	strh	r1, [r0, #12]
 8005b06:	6643      	str	r3, [r0, #100]	; 0x64
 8005b08:	81c2      	strh	r2, [r0, #14]
 8005b0a:	6183      	str	r3, [r0, #24]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	2208      	movs	r2, #8
 8005b10:	305c      	adds	r0, #92	; 0x5c
 8005b12:	f7ff f85b 	bl	8004bcc <memset>
 8005b16:	4b05      	ldr	r3, [pc, #20]	; (8005b2c <std+0x38>)
 8005b18:	6263      	str	r3, [r4, #36]	; 0x24
 8005b1a:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <std+0x3c>)
 8005b1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b1e:	4b05      	ldr	r3, [pc, #20]	; (8005b34 <std+0x40>)
 8005b20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b22:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <std+0x44>)
 8005b24:	6224      	str	r4, [r4, #32]
 8005b26:	6323      	str	r3, [r4, #48]	; 0x30
 8005b28:	bd10      	pop	{r4, pc}
 8005b2a:	bf00      	nop
 8005b2c:	08005ecd 	.word	0x08005ecd
 8005b30:	08005eef 	.word	0x08005eef
 8005b34:	08005f27 	.word	0x08005f27
 8005b38:	08005f4b 	.word	0x08005f4b

08005b3c <_cleanup_r>:
 8005b3c:	4901      	ldr	r1, [pc, #4]	; (8005b44 <_cleanup_r+0x8>)
 8005b3e:	f000 b8af 	b.w	8005ca0 <_fwalk_reent>
 8005b42:	bf00      	nop
 8005b44:	08005a7d 	.word	0x08005a7d

08005b48 <__sfmoreglue>:
 8005b48:	b570      	push	{r4, r5, r6, lr}
 8005b4a:	2268      	movs	r2, #104	; 0x68
 8005b4c:	1e4d      	subs	r5, r1, #1
 8005b4e:	4355      	muls	r5, r2
 8005b50:	460e      	mov	r6, r1
 8005b52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005b56:	f7ff f8ad 	bl	8004cb4 <_malloc_r>
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	b140      	cbz	r0, 8005b70 <__sfmoreglue+0x28>
 8005b5e:	2100      	movs	r1, #0
 8005b60:	e9c0 1600 	strd	r1, r6, [r0]
 8005b64:	300c      	adds	r0, #12
 8005b66:	60a0      	str	r0, [r4, #8]
 8005b68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005b6c:	f7ff f82e 	bl	8004bcc <memset>
 8005b70:	4620      	mov	r0, r4
 8005b72:	bd70      	pop	{r4, r5, r6, pc}

08005b74 <__sfp_lock_acquire>:
 8005b74:	4801      	ldr	r0, [pc, #4]	; (8005b7c <__sfp_lock_acquire+0x8>)
 8005b76:	f000 b8b3 	b.w	8005ce0 <__retarget_lock_acquire_recursive>
 8005b7a:	bf00      	nop
 8005b7c:	2000034d 	.word	0x2000034d

08005b80 <__sfp_lock_release>:
 8005b80:	4801      	ldr	r0, [pc, #4]	; (8005b88 <__sfp_lock_release+0x8>)
 8005b82:	f000 b8ae 	b.w	8005ce2 <__retarget_lock_release_recursive>
 8005b86:	bf00      	nop
 8005b88:	2000034d 	.word	0x2000034d

08005b8c <__sinit_lock_acquire>:
 8005b8c:	4801      	ldr	r0, [pc, #4]	; (8005b94 <__sinit_lock_acquire+0x8>)
 8005b8e:	f000 b8a7 	b.w	8005ce0 <__retarget_lock_acquire_recursive>
 8005b92:	bf00      	nop
 8005b94:	2000034e 	.word	0x2000034e

08005b98 <__sinit_lock_release>:
 8005b98:	4801      	ldr	r0, [pc, #4]	; (8005ba0 <__sinit_lock_release+0x8>)
 8005b9a:	f000 b8a2 	b.w	8005ce2 <__retarget_lock_release_recursive>
 8005b9e:	bf00      	nop
 8005ba0:	2000034e 	.word	0x2000034e

08005ba4 <__sinit>:
 8005ba4:	b510      	push	{r4, lr}
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	f7ff fff0 	bl	8005b8c <__sinit_lock_acquire>
 8005bac:	69a3      	ldr	r3, [r4, #24]
 8005bae:	b11b      	cbz	r3, 8005bb8 <__sinit+0x14>
 8005bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bb4:	f7ff bff0 	b.w	8005b98 <__sinit_lock_release>
 8005bb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005bbc:	6523      	str	r3, [r4, #80]	; 0x50
 8005bbe:	4b13      	ldr	r3, [pc, #76]	; (8005c0c <__sinit+0x68>)
 8005bc0:	4a13      	ldr	r2, [pc, #76]	; (8005c10 <__sinit+0x6c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005bc6:	42a3      	cmp	r3, r4
 8005bc8:	bf04      	itt	eq
 8005bca:	2301      	moveq	r3, #1
 8005bcc:	61a3      	streq	r3, [r4, #24]
 8005bce:	4620      	mov	r0, r4
 8005bd0:	f000 f820 	bl	8005c14 <__sfp>
 8005bd4:	6060      	str	r0, [r4, #4]
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	f000 f81c 	bl	8005c14 <__sfp>
 8005bdc:	60a0      	str	r0, [r4, #8]
 8005bde:	4620      	mov	r0, r4
 8005be0:	f000 f818 	bl	8005c14 <__sfp>
 8005be4:	2200      	movs	r2, #0
 8005be6:	60e0      	str	r0, [r4, #12]
 8005be8:	2104      	movs	r1, #4
 8005bea:	6860      	ldr	r0, [r4, #4]
 8005bec:	f7ff ff82 	bl	8005af4 <std>
 8005bf0:	68a0      	ldr	r0, [r4, #8]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	2109      	movs	r1, #9
 8005bf6:	f7ff ff7d 	bl	8005af4 <std>
 8005bfa:	68e0      	ldr	r0, [r4, #12]
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	2112      	movs	r1, #18
 8005c00:	f7ff ff78 	bl	8005af4 <std>
 8005c04:	2301      	movs	r3, #1
 8005c06:	61a3      	str	r3, [r4, #24]
 8005c08:	e7d2      	b.n	8005bb0 <__sinit+0xc>
 8005c0a:	bf00      	nop
 8005c0c:	080076f0 	.word	0x080076f0
 8005c10:	08005b3d 	.word	0x08005b3d

08005c14 <__sfp>:
 8005c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c16:	4607      	mov	r7, r0
 8005c18:	f7ff ffac 	bl	8005b74 <__sfp_lock_acquire>
 8005c1c:	4b1e      	ldr	r3, [pc, #120]	; (8005c98 <__sfp+0x84>)
 8005c1e:	681e      	ldr	r6, [r3, #0]
 8005c20:	69b3      	ldr	r3, [r6, #24]
 8005c22:	b913      	cbnz	r3, 8005c2a <__sfp+0x16>
 8005c24:	4630      	mov	r0, r6
 8005c26:	f7ff ffbd 	bl	8005ba4 <__sinit>
 8005c2a:	3648      	adds	r6, #72	; 0x48
 8005c2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005c30:	3b01      	subs	r3, #1
 8005c32:	d503      	bpl.n	8005c3c <__sfp+0x28>
 8005c34:	6833      	ldr	r3, [r6, #0]
 8005c36:	b30b      	cbz	r3, 8005c7c <__sfp+0x68>
 8005c38:	6836      	ldr	r6, [r6, #0]
 8005c3a:	e7f7      	b.n	8005c2c <__sfp+0x18>
 8005c3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c40:	b9d5      	cbnz	r5, 8005c78 <__sfp+0x64>
 8005c42:	4b16      	ldr	r3, [pc, #88]	; (8005c9c <__sfp+0x88>)
 8005c44:	60e3      	str	r3, [r4, #12]
 8005c46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c4a:	6665      	str	r5, [r4, #100]	; 0x64
 8005c4c:	f000 f847 	bl	8005cde <__retarget_lock_init_recursive>
 8005c50:	f7ff ff96 	bl	8005b80 <__sfp_lock_release>
 8005c54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005c58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005c5c:	6025      	str	r5, [r4, #0]
 8005c5e:	61a5      	str	r5, [r4, #24]
 8005c60:	2208      	movs	r2, #8
 8005c62:	4629      	mov	r1, r5
 8005c64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c68:	f7fe ffb0 	bl	8004bcc <memset>
 8005c6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c74:	4620      	mov	r0, r4
 8005c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c78:	3468      	adds	r4, #104	; 0x68
 8005c7a:	e7d9      	b.n	8005c30 <__sfp+0x1c>
 8005c7c:	2104      	movs	r1, #4
 8005c7e:	4638      	mov	r0, r7
 8005c80:	f7ff ff62 	bl	8005b48 <__sfmoreglue>
 8005c84:	4604      	mov	r4, r0
 8005c86:	6030      	str	r0, [r6, #0]
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	d1d5      	bne.n	8005c38 <__sfp+0x24>
 8005c8c:	f7ff ff78 	bl	8005b80 <__sfp_lock_release>
 8005c90:	230c      	movs	r3, #12
 8005c92:	603b      	str	r3, [r7, #0]
 8005c94:	e7ee      	b.n	8005c74 <__sfp+0x60>
 8005c96:	bf00      	nop
 8005c98:	080076f0 	.word	0x080076f0
 8005c9c:	ffff0001 	.word	0xffff0001

08005ca0 <_fwalk_reent>:
 8005ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ca4:	4606      	mov	r6, r0
 8005ca6:	4688      	mov	r8, r1
 8005ca8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005cac:	2700      	movs	r7, #0
 8005cae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cb2:	f1b9 0901 	subs.w	r9, r9, #1
 8005cb6:	d505      	bpl.n	8005cc4 <_fwalk_reent+0x24>
 8005cb8:	6824      	ldr	r4, [r4, #0]
 8005cba:	2c00      	cmp	r4, #0
 8005cbc:	d1f7      	bne.n	8005cae <_fwalk_reent+0xe>
 8005cbe:	4638      	mov	r0, r7
 8005cc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cc4:	89ab      	ldrh	r3, [r5, #12]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d907      	bls.n	8005cda <_fwalk_reent+0x3a>
 8005cca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cce:	3301      	adds	r3, #1
 8005cd0:	d003      	beq.n	8005cda <_fwalk_reent+0x3a>
 8005cd2:	4629      	mov	r1, r5
 8005cd4:	4630      	mov	r0, r6
 8005cd6:	47c0      	blx	r8
 8005cd8:	4307      	orrs	r7, r0
 8005cda:	3568      	adds	r5, #104	; 0x68
 8005cdc:	e7e9      	b.n	8005cb2 <_fwalk_reent+0x12>

08005cde <__retarget_lock_init_recursive>:
 8005cde:	4770      	bx	lr

08005ce0 <__retarget_lock_acquire_recursive>:
 8005ce0:	4770      	bx	lr

08005ce2 <__retarget_lock_release_recursive>:
 8005ce2:	4770      	bx	lr

08005ce4 <__swhatbuf_r>:
 8005ce4:	b570      	push	{r4, r5, r6, lr}
 8005ce6:	460e      	mov	r6, r1
 8005ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cec:	2900      	cmp	r1, #0
 8005cee:	b096      	sub	sp, #88	; 0x58
 8005cf0:	4614      	mov	r4, r2
 8005cf2:	461d      	mov	r5, r3
 8005cf4:	da08      	bge.n	8005d08 <__swhatbuf_r+0x24>
 8005cf6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	602a      	str	r2, [r5, #0]
 8005cfe:	061a      	lsls	r2, r3, #24
 8005d00:	d410      	bmi.n	8005d24 <__swhatbuf_r+0x40>
 8005d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d06:	e00e      	b.n	8005d26 <__swhatbuf_r+0x42>
 8005d08:	466a      	mov	r2, sp
 8005d0a:	f000 f945 	bl	8005f98 <_fstat_r>
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	dbf1      	blt.n	8005cf6 <__swhatbuf_r+0x12>
 8005d12:	9a01      	ldr	r2, [sp, #4]
 8005d14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005d18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005d1c:	425a      	negs	r2, r3
 8005d1e:	415a      	adcs	r2, r3
 8005d20:	602a      	str	r2, [r5, #0]
 8005d22:	e7ee      	b.n	8005d02 <__swhatbuf_r+0x1e>
 8005d24:	2340      	movs	r3, #64	; 0x40
 8005d26:	2000      	movs	r0, #0
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	b016      	add	sp, #88	; 0x58
 8005d2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d30 <__smakebuf_r>:
 8005d30:	898b      	ldrh	r3, [r1, #12]
 8005d32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d34:	079d      	lsls	r5, r3, #30
 8005d36:	4606      	mov	r6, r0
 8005d38:	460c      	mov	r4, r1
 8005d3a:	d507      	bpl.n	8005d4c <__smakebuf_r+0x1c>
 8005d3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d40:	6023      	str	r3, [r4, #0]
 8005d42:	6123      	str	r3, [r4, #16]
 8005d44:	2301      	movs	r3, #1
 8005d46:	6163      	str	r3, [r4, #20]
 8005d48:	b002      	add	sp, #8
 8005d4a:	bd70      	pop	{r4, r5, r6, pc}
 8005d4c:	ab01      	add	r3, sp, #4
 8005d4e:	466a      	mov	r2, sp
 8005d50:	f7ff ffc8 	bl	8005ce4 <__swhatbuf_r>
 8005d54:	9900      	ldr	r1, [sp, #0]
 8005d56:	4605      	mov	r5, r0
 8005d58:	4630      	mov	r0, r6
 8005d5a:	f7fe ffab 	bl	8004cb4 <_malloc_r>
 8005d5e:	b948      	cbnz	r0, 8005d74 <__smakebuf_r+0x44>
 8005d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d64:	059a      	lsls	r2, r3, #22
 8005d66:	d4ef      	bmi.n	8005d48 <__smakebuf_r+0x18>
 8005d68:	f023 0303 	bic.w	r3, r3, #3
 8005d6c:	f043 0302 	orr.w	r3, r3, #2
 8005d70:	81a3      	strh	r3, [r4, #12]
 8005d72:	e7e3      	b.n	8005d3c <__smakebuf_r+0xc>
 8005d74:	4b0d      	ldr	r3, [pc, #52]	; (8005dac <__smakebuf_r+0x7c>)
 8005d76:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d78:	89a3      	ldrh	r3, [r4, #12]
 8005d7a:	6020      	str	r0, [r4, #0]
 8005d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d80:	81a3      	strh	r3, [r4, #12]
 8005d82:	9b00      	ldr	r3, [sp, #0]
 8005d84:	6163      	str	r3, [r4, #20]
 8005d86:	9b01      	ldr	r3, [sp, #4]
 8005d88:	6120      	str	r0, [r4, #16]
 8005d8a:	b15b      	cbz	r3, 8005da4 <__smakebuf_r+0x74>
 8005d8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d90:	4630      	mov	r0, r6
 8005d92:	f000 f913 	bl	8005fbc <_isatty_r>
 8005d96:	b128      	cbz	r0, 8005da4 <__smakebuf_r+0x74>
 8005d98:	89a3      	ldrh	r3, [r4, #12]
 8005d9a:	f023 0303 	bic.w	r3, r3, #3
 8005d9e:	f043 0301 	orr.w	r3, r3, #1
 8005da2:	81a3      	strh	r3, [r4, #12]
 8005da4:	89a0      	ldrh	r0, [r4, #12]
 8005da6:	4305      	orrs	r5, r0
 8005da8:	81a5      	strh	r5, [r4, #12]
 8005daa:	e7cd      	b.n	8005d48 <__smakebuf_r+0x18>
 8005dac:	08005b3d 	.word	0x08005b3d

08005db0 <memmove>:
 8005db0:	4288      	cmp	r0, r1
 8005db2:	b510      	push	{r4, lr}
 8005db4:	eb01 0402 	add.w	r4, r1, r2
 8005db8:	d902      	bls.n	8005dc0 <memmove+0x10>
 8005dba:	4284      	cmp	r4, r0
 8005dbc:	4623      	mov	r3, r4
 8005dbe:	d807      	bhi.n	8005dd0 <memmove+0x20>
 8005dc0:	1e43      	subs	r3, r0, #1
 8005dc2:	42a1      	cmp	r1, r4
 8005dc4:	d008      	beq.n	8005dd8 <memmove+0x28>
 8005dc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dce:	e7f8      	b.n	8005dc2 <memmove+0x12>
 8005dd0:	4402      	add	r2, r0
 8005dd2:	4601      	mov	r1, r0
 8005dd4:	428a      	cmp	r2, r1
 8005dd6:	d100      	bne.n	8005dda <memmove+0x2a>
 8005dd8:	bd10      	pop	{r4, pc}
 8005dda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005de2:	e7f7      	b.n	8005dd4 <memmove+0x24>

08005de4 <_realloc_r>:
 8005de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005de8:	4680      	mov	r8, r0
 8005dea:	4614      	mov	r4, r2
 8005dec:	460e      	mov	r6, r1
 8005dee:	b921      	cbnz	r1, 8005dfa <_realloc_r+0x16>
 8005df0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005df4:	4611      	mov	r1, r2
 8005df6:	f7fe bf5d 	b.w	8004cb4 <_malloc_r>
 8005dfa:	b92a      	cbnz	r2, 8005e08 <_realloc_r+0x24>
 8005dfc:	f7fe feee 	bl	8004bdc <_free_r>
 8005e00:	4625      	mov	r5, r4
 8005e02:	4628      	mov	r0, r5
 8005e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e08:	f000 f8fa 	bl	8006000 <_malloc_usable_size_r>
 8005e0c:	4284      	cmp	r4, r0
 8005e0e:	4607      	mov	r7, r0
 8005e10:	d802      	bhi.n	8005e18 <_realloc_r+0x34>
 8005e12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e16:	d812      	bhi.n	8005e3e <_realloc_r+0x5a>
 8005e18:	4621      	mov	r1, r4
 8005e1a:	4640      	mov	r0, r8
 8005e1c:	f7fe ff4a 	bl	8004cb4 <_malloc_r>
 8005e20:	4605      	mov	r5, r0
 8005e22:	2800      	cmp	r0, #0
 8005e24:	d0ed      	beq.n	8005e02 <_realloc_r+0x1e>
 8005e26:	42bc      	cmp	r4, r7
 8005e28:	4622      	mov	r2, r4
 8005e2a:	4631      	mov	r1, r6
 8005e2c:	bf28      	it	cs
 8005e2e:	463a      	movcs	r2, r7
 8005e30:	f7fe febe 	bl	8004bb0 <memcpy>
 8005e34:	4631      	mov	r1, r6
 8005e36:	4640      	mov	r0, r8
 8005e38:	f7fe fed0 	bl	8004bdc <_free_r>
 8005e3c:	e7e1      	b.n	8005e02 <_realloc_r+0x1e>
 8005e3e:	4635      	mov	r5, r6
 8005e40:	e7df      	b.n	8005e02 <_realloc_r+0x1e>

08005e42 <_raise_r>:
 8005e42:	291f      	cmp	r1, #31
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4604      	mov	r4, r0
 8005e48:	460d      	mov	r5, r1
 8005e4a:	d904      	bls.n	8005e56 <_raise_r+0x14>
 8005e4c:	2316      	movs	r3, #22
 8005e4e:	6003      	str	r3, [r0, #0]
 8005e50:	f04f 30ff 	mov.w	r0, #4294967295
 8005e54:	bd38      	pop	{r3, r4, r5, pc}
 8005e56:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005e58:	b112      	cbz	r2, 8005e60 <_raise_r+0x1e>
 8005e5a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005e5e:	b94b      	cbnz	r3, 8005e74 <_raise_r+0x32>
 8005e60:	4620      	mov	r0, r4
 8005e62:	f000 f831 	bl	8005ec8 <_getpid_r>
 8005e66:	462a      	mov	r2, r5
 8005e68:	4601      	mov	r1, r0
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e70:	f000 b818 	b.w	8005ea4 <_kill_r>
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d00a      	beq.n	8005e8e <_raise_r+0x4c>
 8005e78:	1c59      	adds	r1, r3, #1
 8005e7a:	d103      	bne.n	8005e84 <_raise_r+0x42>
 8005e7c:	2316      	movs	r3, #22
 8005e7e:	6003      	str	r3, [r0, #0]
 8005e80:	2001      	movs	r0, #1
 8005e82:	e7e7      	b.n	8005e54 <_raise_r+0x12>
 8005e84:	2400      	movs	r4, #0
 8005e86:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	4798      	blx	r3
 8005e8e:	2000      	movs	r0, #0
 8005e90:	e7e0      	b.n	8005e54 <_raise_r+0x12>
	...

08005e94 <raise>:
 8005e94:	4b02      	ldr	r3, [pc, #8]	; (8005ea0 <raise+0xc>)
 8005e96:	4601      	mov	r1, r0
 8005e98:	6818      	ldr	r0, [r3, #0]
 8005e9a:	f7ff bfd2 	b.w	8005e42 <_raise_r>
 8005e9e:	bf00      	nop
 8005ea0:	20000024 	.word	0x20000024

08005ea4 <_kill_r>:
 8005ea4:	b538      	push	{r3, r4, r5, lr}
 8005ea6:	4d07      	ldr	r5, [pc, #28]	; (8005ec4 <_kill_r+0x20>)
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	4604      	mov	r4, r0
 8005eac:	4608      	mov	r0, r1
 8005eae:	4611      	mov	r1, r2
 8005eb0:	602b      	str	r3, [r5, #0]
 8005eb2:	f7fc f9f5 	bl	80022a0 <_kill>
 8005eb6:	1c43      	adds	r3, r0, #1
 8005eb8:	d102      	bne.n	8005ec0 <_kill_r+0x1c>
 8005eba:	682b      	ldr	r3, [r5, #0]
 8005ebc:	b103      	cbz	r3, 8005ec0 <_kill_r+0x1c>
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	bd38      	pop	{r3, r4, r5, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20000348 	.word	0x20000348

08005ec8 <_getpid_r>:
 8005ec8:	f7fc b9e2 	b.w	8002290 <_getpid>

08005ecc <__sread>:
 8005ecc:	b510      	push	{r4, lr}
 8005ece:	460c      	mov	r4, r1
 8005ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ed4:	f000 f89c 	bl	8006010 <_read_r>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	bfab      	itete	ge
 8005edc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ede:	89a3      	ldrhlt	r3, [r4, #12]
 8005ee0:	181b      	addge	r3, r3, r0
 8005ee2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005ee6:	bfac      	ite	ge
 8005ee8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005eea:	81a3      	strhlt	r3, [r4, #12]
 8005eec:	bd10      	pop	{r4, pc}

08005eee <__swrite>:
 8005eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ef2:	461f      	mov	r7, r3
 8005ef4:	898b      	ldrh	r3, [r1, #12]
 8005ef6:	05db      	lsls	r3, r3, #23
 8005ef8:	4605      	mov	r5, r0
 8005efa:	460c      	mov	r4, r1
 8005efc:	4616      	mov	r6, r2
 8005efe:	d505      	bpl.n	8005f0c <__swrite+0x1e>
 8005f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f04:	2302      	movs	r3, #2
 8005f06:	2200      	movs	r2, #0
 8005f08:	f000 f868 	bl	8005fdc <_lseek_r>
 8005f0c:	89a3      	ldrh	r3, [r4, #12]
 8005f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	4632      	mov	r2, r6
 8005f1a:	463b      	mov	r3, r7
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f22:	f000 b817 	b.w	8005f54 <_write_r>

08005f26 <__sseek>:
 8005f26:	b510      	push	{r4, lr}
 8005f28:	460c      	mov	r4, r1
 8005f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f2e:	f000 f855 	bl	8005fdc <_lseek_r>
 8005f32:	1c43      	adds	r3, r0, #1
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	bf15      	itete	ne
 8005f38:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f42:	81a3      	strheq	r3, [r4, #12]
 8005f44:	bf18      	it	ne
 8005f46:	81a3      	strhne	r3, [r4, #12]
 8005f48:	bd10      	pop	{r4, pc}

08005f4a <__sclose>:
 8005f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f4e:	f000 b813 	b.w	8005f78 <_close_r>
	...

08005f54 <_write_r>:
 8005f54:	b538      	push	{r3, r4, r5, lr}
 8005f56:	4d07      	ldr	r5, [pc, #28]	; (8005f74 <_write_r+0x20>)
 8005f58:	4604      	mov	r4, r0
 8005f5a:	4608      	mov	r0, r1
 8005f5c:	4611      	mov	r1, r2
 8005f5e:	2200      	movs	r2, #0
 8005f60:	602a      	str	r2, [r5, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	f7fc f9d3 	bl	800230e <_write>
 8005f68:	1c43      	adds	r3, r0, #1
 8005f6a:	d102      	bne.n	8005f72 <_write_r+0x1e>
 8005f6c:	682b      	ldr	r3, [r5, #0]
 8005f6e:	b103      	cbz	r3, 8005f72 <_write_r+0x1e>
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	bd38      	pop	{r3, r4, r5, pc}
 8005f74:	20000348 	.word	0x20000348

08005f78 <_close_r>:
 8005f78:	b538      	push	{r3, r4, r5, lr}
 8005f7a:	4d06      	ldr	r5, [pc, #24]	; (8005f94 <_close_r+0x1c>)
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	4604      	mov	r4, r0
 8005f80:	4608      	mov	r0, r1
 8005f82:	602b      	str	r3, [r5, #0]
 8005f84:	f7fc f9df 	bl	8002346 <_close>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <_close_r+0x1a>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	b103      	cbz	r3, 8005f92 <_close_r+0x1a>
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	bd38      	pop	{r3, r4, r5, pc}
 8005f94:	20000348 	.word	0x20000348

08005f98 <_fstat_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4d07      	ldr	r5, [pc, #28]	; (8005fb8 <_fstat_r+0x20>)
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	4608      	mov	r0, r1
 8005fa2:	4611      	mov	r1, r2
 8005fa4:	602b      	str	r3, [r5, #0]
 8005fa6:	f7fc f9da 	bl	800235e <_fstat>
 8005faa:	1c43      	adds	r3, r0, #1
 8005fac:	d102      	bne.n	8005fb4 <_fstat_r+0x1c>
 8005fae:	682b      	ldr	r3, [r5, #0]
 8005fb0:	b103      	cbz	r3, 8005fb4 <_fstat_r+0x1c>
 8005fb2:	6023      	str	r3, [r4, #0]
 8005fb4:	bd38      	pop	{r3, r4, r5, pc}
 8005fb6:	bf00      	nop
 8005fb8:	20000348 	.word	0x20000348

08005fbc <_isatty_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	4d06      	ldr	r5, [pc, #24]	; (8005fd8 <_isatty_r+0x1c>)
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	4608      	mov	r0, r1
 8005fc6:	602b      	str	r3, [r5, #0]
 8005fc8:	f7fc f9d9 	bl	800237e <_isatty>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_isatty_r+0x1a>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_isatty_r+0x1a>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	20000348 	.word	0x20000348

08005fdc <_lseek_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4d07      	ldr	r5, [pc, #28]	; (8005ffc <_lseek_r+0x20>)
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	4608      	mov	r0, r1
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	602a      	str	r2, [r5, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f7fc f9d2 	bl	8002394 <_lseek>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_lseek_r+0x1e>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_lseek_r+0x1e>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	20000348 	.word	0x20000348

08006000 <_malloc_usable_size_r>:
 8006000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006004:	1f18      	subs	r0, r3, #4
 8006006:	2b00      	cmp	r3, #0
 8006008:	bfbc      	itt	lt
 800600a:	580b      	ldrlt	r3, [r1, r0]
 800600c:	18c0      	addlt	r0, r0, r3
 800600e:	4770      	bx	lr

08006010 <_read_r>:
 8006010:	b538      	push	{r3, r4, r5, lr}
 8006012:	4d07      	ldr	r5, [pc, #28]	; (8006030 <_read_r+0x20>)
 8006014:	4604      	mov	r4, r0
 8006016:	4608      	mov	r0, r1
 8006018:	4611      	mov	r1, r2
 800601a:	2200      	movs	r2, #0
 800601c:	602a      	str	r2, [r5, #0]
 800601e:	461a      	mov	r2, r3
 8006020:	f7fc f958 	bl	80022d4 <_read>
 8006024:	1c43      	adds	r3, r0, #1
 8006026:	d102      	bne.n	800602e <_read_r+0x1e>
 8006028:	682b      	ldr	r3, [r5, #0]
 800602a:	b103      	cbz	r3, 800602e <_read_r+0x1e>
 800602c:	6023      	str	r3, [r4, #0]
 800602e:	bd38      	pop	{r3, r4, r5, pc}
 8006030:	20000348 	.word	0x20000348

08006034 <_init>:
 8006034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006036:	bf00      	nop
 8006038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800603a:	bc08      	pop	{r3}
 800603c:	469e      	mov	lr, r3
 800603e:	4770      	bx	lr

08006040 <_fini>:
 8006040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006042:	bf00      	nop
 8006044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006046:	bc08      	pop	{r3}
 8006048:	469e      	mov	lr, r3
 800604a:	4770      	bx	lr
