xpm_cdc.sv,systemverilog,xpm,../../../../../../../../opt/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../opt/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../opt/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/276e/simulation/fifo_generator_vlog_beh.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_23,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_24,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_24,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_23,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/7ee4/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_dwidth_converter_v2_1_vl_rfs.v,verilog,axi_dwidth_converter_v2_1_24,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_dwidth_converter_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_dwidth_converter_0_0/sim/xlx_design_subsystem_axi_dwidth_converter_0_0.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_protocol_convert_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_protocol_convert_0_0/sim/xlx_design_subsystem_axi_protocol_convert_0_0.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_25,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_crossbar_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_0_0/sim/xlx_design_subsystem_axi_crossbar_0_0.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_5,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_bram_ctrl_0_0/sim/xlx_design_subsystem_axi_bram_ctrl_0_0.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_blk_mem_gen_0_0/sim/xlx_design_subsystem_blk_mem_gen_0_0.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_28,../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/8c9b/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_uartlite_0_0/sim/xlx_design_subsystem_axi_uartlite_0_0.vhd,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/sim/xlx_design_subsystem.v,incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
