

================================================================
== Vitis HLS Report for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'
================================================================
* Date:           Thu Nov  2 20:34:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTI_WEIGHTK_L  |      801|      801|         3|          1|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_218_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln106_fu_272_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln107_1_fu_244_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln107_fu_327_p2               |         +|   0|  0|  10|           3|           1|
    |empty_64_fu_304_p2                |         +|   0|  0|  19|           8|           8|
    |empty_65_fu_358_p2                |         +|   0|  0|  19|           8|           8|
    |empty_fu_381_p2                   |         +|   0|  0|  10|           3|           1|
    |and_ln106_fu_321_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond5610747_fu_315_p2         |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln106_fu_212_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln107_fu_238_p2              |      icmp|   0|  0|  13|           6|           5|
    |or_ln107_fu_333_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln106_1_fu_285_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln106_fu_278_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln107_1_fu_346_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln107_2_fu_250_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln107_fu_338_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_fu_310_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 174|          74|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|   10|         20|
    |bin_fu_96                               |   9|          2|    6|         12|
    |indvar_flatten10_fu_100                 |   9|          2|   10|         20|
    |indvar_flatten_fu_92                    |   9|          2|    6|         12|
    |k_fu_88                                 |   9|          2|    3|          6|
    |loop_index_i41_fu_84                    |   9|          2|    3|          6|
    |w3_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   41|         82|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bin_fu_96                         |   6|   0|    6|          0|
    |icmp_ln106_reg_442                |   1|   0|    1|          0|
    |icmp_ln107_reg_446                |   1|   0|    1|          0|
    |indvar_flatten10_fu_100           |  10|   0|   10|          0|
    |indvar_flatten_fu_92              |   6|   0|    6|          0|
    |k_fu_88                           |   3|   0|    3|          0|
    |loop_index_i41_fu_84              |   3|   0|    3|          0|
    |w3_addr_read_reg_454              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  67|   0|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                          conv3_Pipeline_WEIGHTI_WEIGHTK_L|  return value|
|m_axi_w3_AWVALID                                                   |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWREADY                                                   |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWADDR                                                    |  out|   64|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWID                                                      |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWLEN                                                     |  out|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWSIZE                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWBURST                                                   |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWLOCK                                                    |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWCACHE                                                   |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWPROT                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWQOS                                                     |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWREGION                                                  |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_AWUSER                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WVALID                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WREADY                                                    |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WDATA                                                     |  out|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WSTRB                                                     |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WLAST                                                     |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WID                                                       |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_WUSER                                                     |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARVALID                                                   |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARREADY                                                   |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARADDR                                                    |  out|   64|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARID                                                      |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARLEN                                                     |  out|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARSIZE                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARBURST                                                   |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARLOCK                                                    |  out|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARCACHE                                                   |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARPROT                                                    |  out|    3|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARQOS                                                     |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARREGION                                                  |  out|    4|       m_axi|                                                        w3|       pointer|
|m_axi_w3_ARUSER                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RVALID                                                    |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RREADY                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RDATA                                                     |   in|   32|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RLAST                                                     |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RID                                                       |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RFIFONUM                                                  |   in|   13|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RUSER                                                     |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_RRESP                                                     |   in|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BVALID                                                    |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BREADY                                                    |  out|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BRESP                                                     |   in|    2|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BID                                                       |   in|    1|       m_axi|                                                        w3|       pointer|
|m_axi_w3_BUSER                                                     |   in|    1|       m_axi|                                                        w3|       pointer|
|sext_ln106                                                         |   in|   62|     ap_none|                                                sext_ln106|        scalar|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_4|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_3|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_2|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0  |  out|    8|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_we0       |  out|    1|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_d0        |  out|   32|   ap_memory|  conv3_float_255_255_float_32_5_5_float_float_255_255_w_1|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0    |  out|    8|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_we0         |  out|    1|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
|conv3_float_255_255_float_32_5_5_float_float_255_255_w_d0          |  out|   32|   ap_memory|    conv3_float_255_255_float_32_5_5_float_float_255_255_w|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i41 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 9 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln106_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln106"   --->   Operation 11 'read' 'sext_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln106_cast = sext i62 %sext_ln106_read"   --->   Operation 12 'sext' 'sext_ln106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_33, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten10"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bin"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i41"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i42"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i10 %indvar_flatten10" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 20 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_eq  i10 %indvar_flatten10_load, i10 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln106_1 = add i10 %indvar_flatten10_load, i10 1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 22 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc20.i, void %for.inc.4.preheader.exitStub" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 23 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln106 = store i10 %add_ln106_1, i10 %indvar_flatten10" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 24 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln106_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 26 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 28 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %w3_addr" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 29 'read' 'w3_addr_read' <Predicate = (!icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i6 %indvar_flatten_load, i6 1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 30 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%select_ln107_2 = select i1 %icmp_ln107, i6 1, i6 %add_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 31 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln107 = store i6 %select_ln107_2, i6 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 32 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.53>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%loop_index_i41_load = load i3 %loop_index_i41"   --->   Operation 33 'load' 'loop_index_i41_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 34 'load' 'k_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bin_load = load i6 %bin" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 35 'load' 'bin_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln106 = add i6 %bin_load, i6 1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 36 'add' 'add_ln106' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHTI_WEIGHTK_L_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.20ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i3 0, i3 %k_load" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 39 'select' 'select_ln106' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i6 %add_ln106, i6 %bin_load" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 40 'select' 'select_ln106_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln106_1_cast = zext i6 %select_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 41 'zext' 'select_ln106_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln106_1, i2 0" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_64 = add i8 %tmp_s, i8 %select_ln106_1_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 43 'add' 'empty_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln107, i1 1" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 45 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%exitcond5610747 = icmp_eq  i3 %loop_index_i41_load, i3 5"   --->   Operation 46 'icmp' 'exitcond5610747' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %exitcond5610747, i1 %xor_ln106" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 47 'and' 'and_ln106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%add_ln107 = add i3 %select_ln106, i3 1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 48 'add' 'add_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHTK_L_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %and_ln106, i1 %icmp_ln107" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 50 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i3 0, i3 %loop_index_i41_load" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 51 'select' 'select_ln107' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.20ns)   --->   "%select_ln107_1 = select i1 %and_ln106, i3 %add_ln107, i3 %select_ln106" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 53 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%select_ln107_cast = zext i3 %select_ln107" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 54 'zext' 'select_ln107_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%empty_65 = add i8 %empty_64, i8 %select_ln107_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 55 'add' 'empty_65' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_65" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 56 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_5 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 57 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_6 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 58 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_7 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 59 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_8 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 60 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_9 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %p_cast" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 61 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_66 = bitcast i32 %w3_addr_read" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 62 'bitcast' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.73ns)   --->   "%switch_ln107 = switch i3 %select_ln107_1, void %.case.4, i3 0, void %.case.06, i3 1, void %.case.17, i3 2, void %.case.2, i3 3, void %.case.3" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 63 'switch' 'switch_ln107' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_8" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 64 'store' 'store_ln106' <Predicate = (select_ln107_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 65 'br' 'br_ln0' <Predicate = (select_ln107_1 == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_7" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 66 'store' 'store_ln106' <Predicate = (select_ln107_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 67 'br' 'br_ln0' <Predicate = (select_ln107_1 == 2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_6" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 68 'store' 'store_ln106' <Predicate = (select_ln107_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 69 'br' 'br_ln0' <Predicate = (select_ln107_1 == 1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_5" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 70 'store' 'store_ln106' <Predicate = (select_ln107_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 71 'br' 'br_ln0' <Predicate = (select_ln107_1 == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln106 = store i32 %empty_66, i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_9" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 72 'store' 'store_ln106' <Predicate = (select_ln107_1 != 0 & select_ln107_1 != 1 & select_ln107_1 != 2 & select_ln107_1 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 73 'br' 'br_ln0' <Predicate = (select_ln107_1 != 0 & select_ln107_1 != 1 & select_ln107_1 != 2 & select_ln107_1 != 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.67ns)   --->   "%empty = add i3 %select_ln107, i3 1" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 74 'add' 'empty' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln106 = store i6 %select_ln106_1, i6 %bin" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 75 'store' 'store_ln106' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln107 = store i3 %select_ln107_1, i3 %k" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 76 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln107 = store i3 %empty, i3 %loop_index_i41" [src/conv3.cpp:107->src/conv3.cpp:36]   --->   Operation 77 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i42"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i41                                           (alloca           ) [ 0111]
k                                                        (alloca           ) [ 0111]
indvar_flatten                                           (alloca           ) [ 0110]
bin                                                      (alloca           ) [ 0111]
indvar_flatten10                                         (alloca           ) [ 0100]
sext_ln106_read                                          (read             ) [ 0000]
sext_ln106_cast                                          (sext             ) [ 0110]
specinterface_ln0                                        (specinterface    ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln0                                                (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten10_load                                    (load             ) [ 0000]
icmp_ln106                                               (icmp             ) [ 0110]
add_ln106_1                                              (add              ) [ 0000]
br_ln106                                                 (br               ) [ 0000]
store_ln106                                              (store            ) [ 0000]
indvar_flatten_load                                      (load             ) [ 0000]
w3_addr                                                  (getelementptr    ) [ 0000]
specpipeline_ln0                                         (specpipeline     ) [ 0000]
icmp_ln107                                               (icmp             ) [ 0101]
w3_addr_read                                             (read             ) [ 0101]
add_ln107_1                                              (add              ) [ 0000]
select_ln107_2                                           (select           ) [ 0000]
store_ln107                                              (store            ) [ 0000]
loop_index_i41_load                                      (load             ) [ 0000]
k_load                                                   (load             ) [ 0000]
bin_load                                                 (load             ) [ 0000]
add_ln106                                                (add              ) [ 0000]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
select_ln106                                             (select           ) [ 0000]
select_ln106_1                                           (select           ) [ 0000]
select_ln106_1_cast                                      (zext             ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
empty_64                                                 (add              ) [ 0000]
specpipeline_ln0                                         (specpipeline     ) [ 0000]
xor_ln106                                                (xor              ) [ 0000]
exitcond5610747                                          (icmp             ) [ 0000]
and_ln106                                                (and              ) [ 0000]
add_ln107                                                (add              ) [ 0000]
specloopname_ln0                                         (specloopname     ) [ 0000]
or_ln107                                                 (or               ) [ 0000]
select_ln107                                             (select           ) [ 0000]
specpipeline_ln0                                         (specpipeline     ) [ 0000]
select_ln107_1                                           (select           ) [ 0101]
select_ln107_cast                                        (zext             ) [ 0000]
empty_65                                                 (add              ) [ 0000]
p_cast                                                   (zext             ) [ 0000]
conv3_float_255_255_float_32_5_5_float_float_255_255_w_5 (getelementptr    ) [ 0000]
conv3_float_255_255_float_32_5_5_float_float_255_255_w_6 (getelementptr    ) [ 0000]
conv3_float_255_255_float_32_5_5_float_float_255_255_w_7 (getelementptr    ) [ 0000]
conv3_float_255_255_float_32_5_5_float_float_255_255_w_8 (getelementptr    ) [ 0000]
conv3_float_255_255_float_32_5_5_float_float_255_255_w_9 (getelementptr    ) [ 0000]
empty_66                                                 (bitcast          ) [ 0000]
switch_ln107                                             (switch           ) [ 0000]
store_ln106                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
store_ln106                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
store_ln106                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
store_ln106                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
store_ln106                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
empty                                                    (add              ) [ 0000]
store_ln106                                              (store            ) [ 0000]
store_ln107                                              (store            ) [ 0000]
store_ln107                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln106">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTI_WEIGHTK_L_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTK_L_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="loop_index_i41_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i41/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="k_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bin_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bin/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten10_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten10/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln106_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="0" index="1" bw="62" slack="0"/>
<pin id="107" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln106_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w3_addr_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_addr_read/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_5_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_w_5/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_6_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_w_6/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_7_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_w_7/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_8_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_w_8/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_9_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_w_9/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln106_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln106_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln106_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln106_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln106_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln106_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="62" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten10_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten10_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln106_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln106_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln106_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="w3_addr_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="1"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln107_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln107_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln107_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln107_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="loop_index_i41_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="2"/>
<pin id="265" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i41_load/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="k_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="2"/>
<pin id="268" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bin_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="2"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bin_load/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln106_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln106_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln106_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln106_1_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln106_1_cast/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_64_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln106_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="exitcond5610747_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5610747/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln106_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln107_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln107_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="1"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln107_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln107_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln107_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln107_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_65_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_65/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_66_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_66/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="empty_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln106_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="2"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln107_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="2"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln107_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="2"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="loop_index_i41_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i41 "/>
</bind>
</comp>

<comp id="409" class="1005" name="k_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_flatten_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="423" class="1005" name="bin_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bin "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvar_flatten10_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten10 "/>
</bind>
</comp>

<comp id="437" class="1005" name="sext_ln106_cast_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln106_cast "/>
</bind>
</comp>

<comp id="442" class="1005" name="icmp_ln106_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln107_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="454" class="1005" name="w3_addr_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="78" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="129" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="122" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="115" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="143" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="104" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="232" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="229" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="266" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="272" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="269" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="285" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="292" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="263" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="278" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="321" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="263" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="321" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="327" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="278" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="338" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="304" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="385"><net_src comp="338" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="285" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="346" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="381" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="84" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="412"><net_src comp="88" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="419"><net_src comp="92" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="426"><net_src comp="96" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="433"><net_src comp="100" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="440"><net_src comp="180" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="445"><net_src comp="212" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="238" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="457"><net_src comp="110" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="373" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w3 | {}
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_4 | {3 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_3 | {3 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_2 | {3 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_1 | {3 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w | {3 }
 - Input state : 
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : w3 | {2 }
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : sext_ln106 | {1 }
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : conv3_float_255_255_float_32_5_5_float_float_255_255_w_4 | {}
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : conv3_float_255_255_float_32_5_5_float_float_255_255_w_3 | {}
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : conv3_float_255_255_float_32_5_5_float_float_255_255_w_2 | {}
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : conv3_float_255_255_float_32_5_5_float_float_255_255_w_1 | {}
	Port: conv3_Pipeline_WEIGHTI_WEIGHTK_L : conv3_float_255_255_float_32_5_5_float_float_255_255_w | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten10_load : 1
		icmp_ln106 : 2
		add_ln106_1 : 2
		br_ln106 : 3
		store_ln106 : 3
	State 2
		icmp_ln107 : 1
		w3_addr_read : 1
		add_ln107_1 : 1
		select_ln107_2 : 2
		store_ln107 : 3
	State 3
		add_ln106 : 1
		select_ln106 : 1
		select_ln106_1 : 2
		select_ln106_1_cast : 3
		tmp_s : 3
		empty_64 : 4
		exitcond5610747 : 1
		and_ln106 : 2
		add_ln107 : 2
		or_ln107 : 2
		select_ln107 : 2
		select_ln107_1 : 3
		select_ln107_cast : 3
		empty_65 : 4
		p_cast : 5
		conv3_float_255_255_float_32_5_5_float_float_255_255_w_5 : 6
		conv3_float_255_255_float_32_5_5_float_float_255_255_w_6 : 6
		conv3_float_255_255_float_32_5_5_float_float_255_255_w_7 : 6
		conv3_float_255_255_float_32_5_5_float_float_255_255_w_8 : 6
		conv3_float_255_255_float_32_5_5_float_float_255_255_w_9 : 6
		switch_ln107 : 4
		store_ln106 : 7
		store_ln106 : 7
		store_ln106 : 7
		store_ln106 : 7
		store_ln106 : 7
		empty : 3
		store_ln106 : 3
		store_ln107 : 4
		store_ln107 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln106_1_fu_218     |    0    |    17   |
|          |      add_ln107_1_fu_244     |    0    |    13   |
|          |       add_ln106_fu_272      |    0    |    13   |
|    add   |       empty_64_fu_304       |    0    |    19   |
|          |       add_ln107_fu_327      |    0    |    10   |
|          |       empty_65_fu_358       |    0    |    19   |
|          |         empty_fu_381        |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln106_fu_212      |    0    |    17   |
|   icmp   |      icmp_ln107_fu_238      |    0    |    13   |
|          |    exitcond5610747_fu_315   |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |    select_ln107_2_fu_250    |    0    |    6    |
|          |     select_ln106_fu_278     |    0    |    3    |
|  select  |    select_ln106_1_fu_285    |    0    |    6    |
|          |     select_ln107_fu_338     |    0    |    3    |
|          |    select_ln107_1_fu_346    |    0    |    3    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln106_fu_310      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln106_fu_321      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln107_fu_333       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln106_read_read_fu_104 |    0    |    0    |
|          |   w3_addr_read_read_fu_110  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln106_cast_fu_180   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |  select_ln106_1_cast_fu_292 |    0    |    0    |
|   zext   |   select_ln107_cast_fu_354  |    0    |    0    |
|          |        p_cast_fu_364        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_296        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   168   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       bin_reg_423      |    6   |
|   icmp_ln106_reg_442   |    1   |
|   icmp_ln107_reg_446   |    1   |
|indvar_flatten10_reg_430|   10   |
| indvar_flatten_reg_416 |    6   |
|        k_reg_409       |    3   |
| loop_index_i41_reg_402 |    3   |
| sext_ln106_cast_reg_437|   64   |
|  w3_addr_read_reg_454  |   32   |
+------------------------+--------+
|          Total         |   126  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   168  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   126  |    -   |
+-----------+--------+--------+
|   Total   |   126  |   168  |
+-----------+--------+--------+
