// Seed: 2801838694
module module_0 #(
    parameter id_6 = 32'd61
) (
    input wand id_0,
    output wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    output uwire id_4
);
  wire _id_6;
  ;
  wire [-1 : -1  ==  id_6] id_7;
  parameter id_8 = 1;
  assign id_2 = id_7;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input supply0 id_2,
    inout wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    output supply0 id_11
);
  always @(posedge -1) id_1 = #1 id_4;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_9,
      id_11,
      id_6
  );
endmodule
