<!DOCTYPE html>
<html>

<head>

<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="robots" content="index,all" />

<title>Welcome to Yanmin Gong's Homepage</title>

<style type="text/css">
@font-face { font-family:gfont; src:url('fonts/gfont-regular.ttf'); }
@font-face { font-family:gfont; src:url('fonts/gfont-italic.ttf'); font-style:italic; }
@font-face { font-family:gfont; src:url('fonts/gfont-bold.ttf'); font-weight:bold; }
@font-face { font-family:gfont; src:url('fonts/gfont-bold-italic.ttf'); font-weight:bold; font-style:italic; }
</style>
<link href="Attachments/main.css" rel="stylesheet" type="text/css">
<link href="https://fonts.googleapis.com/css?family=Lato" rel="stylesheet" type="text/css">

</head>

<body>

<div class="header">
<nav class="site-navigation">
<ul class="site-menu">
        <li><a href="index.html">HOME</a></li>
        <li><a href="research.html">RESEARCH</a></li>
        <li><a href="publication.html">PUBLICATIONS</a></li>
        <li><a href="students.html">STUDENTS</a></li>
        <li><a href="teaching.html">TEACHING</a></li>
</ul>
</div>

<div class="content">
<div class="container">


<h3 id="pub">Book Chapters</h3>
<ul>
<ul>    
	<li class="pub"><a href="">Tunnel FET-based Security Primitive Design</a><br>
	Y. Bi, P. Gaillardon, X. Hu, M. Niemier and Y. Jin<br>
        <i>Functionality-Enhanced Devices An alternative to Moore's Law</i>, IET Book, 2018.<br>
	
    	<li class="pub"><a href="">Polarity-Controllable Silicon NanoWire FET-Based Security</a><br>
	Y. BI, P. Gaillardon, X. Hu, M. Niemier, J. Yuan and Y. Jin<br>
        <i>Security Opportunities in Nano Devices and Emerging Technologies</i>, CRC Press, 2017.<br>
		
	
    	
</ul>
</ul>

<p>
<hr>
	
	

<h3 id="pub">Journal Papers</h3>
<ul>
<ul>    
    	<li class="pub"><a href="https://www.sciencedirect.com/science/article/abs/pii/S0167926019304316">Attack vectors in stack cache memory</a><br>
	N. Khoshavi, C. M. Maghsoudloo, Y. Bi, W. Francois, L. Jaimes and A. Sargolzaei<br>
        <i>Integration, the VLSI Journal</i>, vol. 72, pp. 134-147, 2020.<br>
		
	<li class="pub"><a href="">Logic Locking Using Hybrid CMOS and Emerging SiNW FETs</a><br>
	Q. Alasad, J. Yuan and Y. Bi<br>
        <i>Electronics</i>, vol. 6, no. 3, pp. 69, 2017.<br>
		
	<li class="pub"><a href="">Tunnel FET Current Mode Logic for DPA-resilient Circuit Designs</a><br>
	Y. Bi, K. Shamsi, J. Yuan, Y. Jin, M. Niemier and X. Hu<br>
        <i>IEEE Transactions on Emerging Topics in Computing</i>, vol. 5, no. 3, pp. 340-352, 2017.<br>
		
	<li class="pub"><a href="">E2LEMI: Energy-Efficient Logic Encryption Using Multiplexer Insertion</a><br>
	Q. Alasad, Y. Bi and J. Yuan<br>
        <i>Electronics</i>, vol. 6, no. 1, pp. 16, 2017.<br>
		
	<li class="pub"><a href="">Emerging Technology-based Design of Primitives for Hardware Security</a><br>
	Y. Bi, K. Shamsi, J. Yuan, P. Gaillardon, G. De Micheli, X. Yin, X. Hu, M. Niemier and Y. Jin<br>
        <i>ACM Journal on Emerging Technologies in Computing Systems (JETC)</i>, vol. 13, no. 1, pp. 3, 2016.<br>
		
	<li class="pub"><a href="">Beyond the interconnections: Split manufacturing in RF designs</a><br>
	Y. Bi, J. Yuan and Y. Jin<br>
        <i>Electronics</i>, vol. 4, no. 3, pp. 541-564, 2015.<br>
		
	<li class="pub"><a href="">Process and temperature robust voltage multiplier design for RF energy harvesting</a><br>
	Y. Bi and J. Yuan<br>
        <i>Microelectronics Reliability</i>, vol. 55, no. 1, pp. 107-113, 2015.<br>
		
	<li class="pub"><a href="">Hot Carrier Injection Stress Effect on a 65 nm LNA at 70 GHz</a><br>
	J. Yuan, Y. Xu, S. Yen, Y. Bi and G. Hwang<br>
        <i>IEEE Transactions on Device and Materials Reliability</i>, vol. 14, no. 3, pp. 931-934, 2014.<br>
		
    	
</ul>
</ul>

<p>
<hr>

<h3 id="pub">Conference/Workshop Papers</h3>
<ul>
<ul>
	<li class="pub"><a>Entropy-Based Modeling for Estimating Soft Errors Impact on Binarized Neural Network Inference</a><br>		
	N. Khoshavi, A. Roohi, S. Sargolzaei, C. Broyles and Y. Bi<br> 
    	<i>arXiv preprint</i>, 2020. <br>
	
	<li class="pub"><a>Compression or Corruption? A Study on the Effects of Transient Faults on BNN Inference Accelerators</a><br>		
	N. Khoshavi, C. Broyles and Y. Bi<br> 
    	<i>IEEE International Symposium on Quality Electronic Design (ISQED)</i>, Santa Clara, Mar. 2020. <br>
		
	<li class="pub"><a>Enhancing Hardware Security with Emerging Transistor Technologies</a><br>		
	Y. Bi, X. Hu, Y. Jin, M. Niemier, K. Shamsi and X. Yin<br> 
    	<i>ACM Great Lakes Symposium on VLSI (GLSVLSI)</i>, May 2016. <br>
		
	<li class="pub"><a>Leverage Emerging Technologies for DPA-resilient Block Cipher Design</a><br>		
	Y. Bi, K. Shamsi, J. Yuan, F. Standaert and Yier Jin<br> 
    	<i>Design, Automation & Test in Europe (DATE)</i>, Mar. 2016. <br>
		
	<li class="pub"><a>More Than Moore in Security: Emerging Device based Low-Power Differentiate Power Analysis Countermeasures</a><br>		
	Y. Bi, K. Shamsi, J. Yuan and Yier Jin<br> 
    	<i>Government Microcircuit Applications and Critical Technology Conference (GOMACTech-16)</i>, 2016. <br>
		
	<li class="pub"><a>Reliable and High Performance STT-MRAM Architectures based on Controllable-polarity Devices</a><br>		
	K. Shamsi, Y. Bi, Y. Jin, P. Gaillardon, M. Niemier and X. Hu<br> 
    	<i>IEEE International Conference on Computer Design (ICCD)</i>, Oct. 2015. <br>
		
	<li class="pub"><a>Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene Symfets</a><br>		
	Y. Bi, P. Gaillardon, X. Hu, M. Niemier, J. Yuan and Y. Jin<br> 
    	<i>IEEE Asian Test Symposium (ATS)</i>, Nov. 2014. <br>
		
	
</ul>
</ul>


</div>
</div>
</body>
</html>
