{"Source Block": ["oh/elink/dv/elink_e16_model.v@3853:3863@HdlIdDef", "\n   // #########\n   // # WIRES\n   // #########\n   wire [FAD-1:0]  rd_addr_tlc;\n   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3858:3868", "   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n"], ["oh/elink/dv/elink_e16_model.v@3856:3866", "   // #########\n   wire [FAD-1:0]  rd_addr_tlc;\n   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n"], ["oh/elink/dv/elink_e16_model.v@3852:3862", "   reg \t\t wr_fifo_full;\n\n   // #########\n   // # WIRES\n   // #########\n   wire [FAD-1:0]  rd_addr_tlc;\n   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n"], ["oh/elink/dv/elink_e16_model.v@3857:3867", "   wire [FAD-1:0]  rd_addr_tlc;\n   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n"], ["oh/elink/dv/elink_e16_model.v@3859:3869", "   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n"], ["oh/elink/dv/elink_e16_model.v@3854:3864", "   // #########\n   // # WIRES\n   // #########\n   wire [FAD-1:0]  rd_addr_tlc;\n   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n"], ["oh/elink/dv/elink_e16_model.v@3855:3865", "   // # WIRES\n   // #########\n   wire [FAD-1:0]  rd_addr_tlc;\n   wire [FAD:0]    rd_binary_next_tlc;\n   wire [FAD:0]    rd_gray_next_tlc;\n   wire [FAD:0]    rd_addr_traninfo0_next_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo1_tlc;\n   wire [FAD-1:0]  rd_addr_traninfo2_tlc;\n   wire [2*LW-1:0] traninfo0_tlc;\n   wire [2*LW-1:0] traninfo1_tlc;\n   wire [2*LW-1:0] traninfo2_tlc;\n"]], "Diff Content": {"Delete": [[3858, "   wire [FAD:0]    rd_binary_next_tlc;\n"]], "Add": []}}