$date
	Fri Jul 26 13:23:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_tb $end
$var wire 1 ! data_out $end
$var reg 4 " data_in [3:0] $end
$var reg 2 # select [1:0] $end
$scope module uut $end
$var wire 4 $ DATA_IN [3:0] $end
$var wire 2 % SELECT [1:0] $end
$var reg 1 ! DATA_OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b1101 $
bx #
b1101 "
0!
$end
#10
1!
b0 #
b0 %
#20
0!
b1 #
b1 %
#30
1!
b10 #
b10 %
#40
b11 #
b11 %
#50
