# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../final_project_1.gen/sources_1/bd/qiu/ipshared/ec67/hdl" --include "../../../../final_project_1.gen/sources_1/bd/qiu/ipshared/7698" --include "../../../../final_project_1.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project_1.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../final_project_1.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../final_project_1.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../final_project_1.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../final_project_1.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../final_project_1.gen/sources_1/ip/background_rom/sim/background_rom.v" \
"../../../../final_project_1.gen/sources_1/ip/contra_people_2_1/sim/contra_people_2_1.v" \
"../../../../final_project_1.gen/sources_1/ip/contra_people_11_1_rom/sim/contra_people_11_1_rom.v" \
"../../../../final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_lmb_bram_0/sim/qiu_lmb_bram_0.v" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_xbar_0/sim/qiu_xbar_0.v" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_microblaze_0_xlconcat_0/sim/qiu_microblaze_0_xlconcat_0.v" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_clk_wiz_1_0/qiu_clk_wiz_1_0_clk_wiz.v" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_clk_wiz_1_0/qiu_clk_wiz_1_0.v" \
"../../../../final_project_1.ip_user_files/bd/qiu/sim/qiu.v" \

sv xil_defaultlib  --include "../../../../final_project_1.gen/sources_1/bd/qiu/ipshared/ec67/hdl" --include "../../../../final_project_1.gen/sources_1/bd/qiu/ipshared/7698" --include "../../../../final_project_1.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project_1.srcs/sources_1/imports/lab7.1/VGA_controller.sv" \
"../../../../final_project_1.srcs/sources_1/imports/design_source/ball.sv" \
"../../../../final_project_1.srcs/sources_1/new/contra_example.sv" \
"../../../../final_project_1.srcs/sources_1/new/contra_palette.sv" \
"../../../../final_project_1.srcs/sources_1/new/contra_people_11_1_example.sv" \
"../../../../final_project_1.srcs/sources_1/new/contra_people_2_1_example.sv" \
"../../../../final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv" \
"../../../../final_project_1.srcs/sources_1/new/player_1_palette.sv" \
"../../../../final_project_1.srcs/sources_1/new/player_2_palette.sv" \
"../../../../final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
