# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do DE1_SoC_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/Lab\ 2/Interlock {C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/UserInput.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module UserInput
# 
# Top level modules:
# 	UserInput
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/Lab\ 2/Interlock {C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/countup.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CountUp
# 
# Top level modules:
# 	CountUp
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/Lab\ 2/Interlock {C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/DE1_SoC.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# ** Error: C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/DE1_SoC.sv(90): (vlog-2730) Undefined variable: 'rst'.
# 
# -- Compiling module ClockDivider
# -- Compiling module DE1_SoC_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 10
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/Lab\ 2/Interlock {C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/DE1_SoC.sv}"
