// Seed: 3066175329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd32,
    parameter id_2 = 32'd4,
    parameter id_7 = 32'd54
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire _id_1;
  logic [(  -1  )  *  id_2 : -1] _id_7 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  final $unsigned(65);
  ;
  wire [-1 : id_1] id_8;
  logic [7:0] id_9;
  wire [id_7 : 1] id_10;
  assign id_9[id_2] = id_7;
endmodule
