Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 27 01:02:38 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 105
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 63         |
| TIMING-18 | Warning  | Missing input or output delay | 11         |
| TIMING-20 | Warning  | Non-clocked latch             | 31         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell L_UART_RX/k_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell L_UART_RX/k_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[0]_C/CLR, L_Hadamard/k_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[10]_C/CLR, L_Hadamard/k_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[11]_C/CLR, L_Hadamard/k_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[12]_C/CLR, L_Hadamard/k_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[13]_C/CLR, L_Hadamard/k_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[14]_C/CLR, L_Hadamard/k_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[15]_C/CLR, L_Hadamard/k_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[16]_C/CLR, L_Hadamard/k_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[17]_C/CLR, L_Hadamard/k_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[18]_C/CLR, L_Hadamard/k_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[19]_C/CLR, L_Hadamard/k_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[1]_C/CLR, L_Hadamard/k_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[20]_C/CLR, L_Hadamard/k_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[21]_C/CLR, L_Hadamard/k_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[22]_C/CLR, L_Hadamard/k_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[23]_C/CLR, L_Hadamard/k_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[24]_C/CLR, L_Hadamard/k_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[25]_C/CLR, L_Hadamard/k_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[26]_C/CLR, L_Hadamard/k_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[27]_C/CLR, L_Hadamard/k_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[28]_C/CLR, L_Hadamard/k_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[29]_C/CLR, L_Hadamard/k_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[2]_C/CLR, L_Hadamard/k_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[30]_C/CLR, L_Hadamard/k_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[3]_C/CLR, L_Hadamard/k_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[4]_C/CLR, L_Hadamard/k_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[5]_C/CLR, L_Hadamard/k_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[6]_C/CLR, L_Hadamard/k_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[7]_C/CLR, L_Hadamard/k_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[8]_C/CLR, L_Hadamard/k_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell Lcontrole/k_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/k_reg[9]_C/CLR, L_Hadamard/k_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell Lcontrole/r_addr_enc_H1[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/r_addr_enc_H1_reg[0]/CLR, L_Hadamard/r_addr_enc_H1_reg[1]/CLR, L_Hadamard/r_addr_enc_H1_reg[2]/CLR, L_Hadamard/r_addr_enc_H1_reg[3]/CLR, L_Hadamard/r_addr_enc_H1_reg[4]/CLR, L_Hadamard/r_addr_enc_H1_reg[5]/CLR, L_Hadamard/r_addr_enc_H1_reg[6]/CLR, L_Hadamard/r_addr_enc_H1_reg[7]/CLR, L_Hadamard/r_addr_enc_H1_reg[8]/CLR, L_Hadamard/r_addr_enc_H2_reg[0]/CLR, L_Hadamard/r_addr_enc_H2_reg[1]/CLR, L_Hadamard/r_addr_enc_H2_reg[2]/CLR, L_Hadamard/r_addr_enc_H2_reg[3]/CLR, L_Hadamard/r_addr_enc_H2_reg[4]/CLR, L_Hadamard/r_addr_enc_H2_reg[5]/CLR (the first 15 of 18 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RxD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on TxD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on outputMsg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on outputMsg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on outputMsg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on outputMsg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on outputMsg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on outputMsg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on outputMsg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on outputMsg[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[0]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[10]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[11]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[12]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[13]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[14]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[15]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[16]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[17]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[18]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[19]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[1]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[20]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[21]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[22]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[23]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[24]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[25]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[26]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[27]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[28]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[29]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[2]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[30]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[3]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[4]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[5]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[6]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[7]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[8]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch L_Hadamard/k_reg[9]_LDC cannot be properly analyzed as its control pin L_Hadamard/k_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


