{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730427126000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730427126000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 23:12:05 2024 " "Processing started: Thu Oct 31 23:12:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730427126000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730427126000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portao -c portao " "Command: quartus_map --read_settings_files=on --write_settings_files=off portao -c portao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730427126000 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730427126313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portao-behave " "Found design unit 1: portao-behave" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730427126697 ""} { "Info" "ISGN_ENTITY_NAME" "1 portao " "Found entity 1: portao" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730427126697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730427126697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "portao " "Elaborating entity \"portao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730427126727 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW portao.vhd(36) " "VHDL Process Statement warning at portao.vhd(36): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAnterior portao.vhd(149) " "VHDL Process Statement warning at portao.vhd(149): signal \"estadoAnterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAnterior portao.vhd(152) " "VHDL Process Statement warning at portao.vhd(152): signal \"estadoAnterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAnterior portao.vhd(162) " "VHDL Process Statement warning at portao.vhd(162): signal \"estadoAnterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAnterior portao.vhd(165) " "VHDL Process Statement warning at portao.vhd(165): signal \"estadoAnterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAnterior portao.vhd(175) " "VHDL Process Statement warning at portao.vhd(175): signal \"estadoAnterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAnterior portao.vhd(178) " "VHDL Process Statement warning at portao.vhd(178): signal \"estadoAnterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG portao.vhd(139) " "VHDL Process Statement warning at portao.vhd(139): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..2\] portao.vhd(15) " "Using initial value X (don't care) for net \"LEDG\[5..2\]\" at portao.vhd(15)" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] portao.vhd(139) " "Inferred latch for \"LEDG\[6\]\" at portao.vhd(139)" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] portao.vhd(139) " "Inferred latch for \"LEDG\[7\]\" at portao.vhd(139)" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730427126727 "|portao"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[6\]\$latch " "Latch LEDG\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoAnterior.Fc " "Ports D and ENA on the latch are fed by the same signal estadoAnterior.Fc" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1730427126979 ""}  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1730427126979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[7\]\$latch " "Latch LEDG\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoAnterior.Fc " "Ports D and ENA on the latch are fed by the same signal estadoAnterior.Fc" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1730427126979 ""}  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1730427126979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730427126995 "|portao|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730427126995 "|portao|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730427126995 "|portao|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730427126995 "|portao|LEDG[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730427126995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730427127142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "portao.vhd" "" { Text "C:/Users/aluno/Documents/notes-UFFS/Sistemas Digitais/T3/portao.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730427127164 "|portao|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730427127164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730427127164 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730427127164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730427127164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730427127164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730427127180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 23:12:07 2024 " "Processing ended: Thu Oct 31 23:12:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730427127180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730427127180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730427127180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730427127180 ""}
