// Seed: 1953789185
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    input  uwire id_2
);
  wire id_4;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8
    , id_41, id_42,
    input uwire id_9,
    input wor id_10,
    output tri id_11,
    input wor id_12,
    input supply0 id_13,
    output supply1 id_14,
    output tri id_15,
    input tri id_16,
    input wire id_17,
    input tri id_18,
    input uwire id_19,
    output uwire id_20,
    input wire id_21,
    output uwire id_22,
    input uwire id_23,
    input uwire id_24,
    input supply0 id_25,
    output wand id_26,
    input tri id_27,
    input wand id_28,
    input tri1 id_29,
    output wire id_30,
    input uwire id_31,
    input supply0 id_32,
    output tri0 id_33,
    input supply0 id_34,
    output tri1 id_35,
    output wire id_36,
    input tri1 id_37,
    input wire id_38,
    output wand id_39
);
  wand id_43;
  wire id_44;
  assign id_43 = id_23 - 1;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_23
  );
endmodule
