\hypertarget{structmibspiBase}{}\section{mibspi\+Base Struct Reference}
\label{structmibspiBase}\index{mibspi\+Base@{mibspi\+Base}}


M\+I\+B\+S\+PI Register Definition.  




{\ttfamily \#include $<$reg\+\_\+mibspi.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ac2a1e37e9c00c55fab5f6781ccfec27d}{G\+C\+R0}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ad690d4545fd4bdcb646de04d360f3157}{G\+C\+R1}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a0c8e26d4d1a34fde7839c1fe30b9f1f6}{I\+N\+T0}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a6aaec8fbcb76945dde833ca6482fadc2}{L\+VL}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a2c373c8dbe9cb23d171703789a7d9500}{F\+LG}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a9b97fd409665ce9822fcd2a47e6735de}{P\+C0}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ac6e28f7a6924f52cf294a11ca4047bed}{P\+C1}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a20c0e9faa6917832f56e6867becacf52}{P\+C2}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a2aeece31333b3495193f6f7b788fea5c}{P\+C3}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a9da5db31af2ba200c4b7933571b79379}{P\+C4}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a24a90e671736eb1a7053f4d10b4fbda6}{P\+C5}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a3a433344e81efd566c9bbad9e7e5aa5c}{P\+C6}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ad6774736af035f04f4765fc571dec311}{P\+C7}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ac5c9737d8d33dd35c18ca969fbc9c086}{P\+C8}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ac5e7000b8276c4b1f39e2ca8d2da4090}{D\+A\+T0}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_aacd4c66146c815e386d56b030616df41}{D\+A\+T1}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a0c46d59f7f8019e0b7ab575dd69f7f7d}{B\+UF}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a27d5993b7a0a5f4bb464b99249742aef}{E\+MU}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a5774ae585bcd7150c88799df86b289cd}{D\+E\+L\+AY}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ab75f602297b871a7bd36b64b6cc457e7}{D\+EF}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_aa137a594b68eb5911d7fa836a2f05aad}{F\+M\+T0}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_accadb8e8098115141375a83b633cea38}{F\+M\+T1}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a5a47902d3234417a356e4e482a08b538}{F\+M\+T2}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a3e748b3964095c6373002759f2355b22}{F\+M\+T3}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_af17263f276d3f2d57268eaa5edbba548}{I\+N\+T\+V\+E\+C\+T0}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a7a09399d6e3a2606703b66696fb7b5fc}{I\+N\+T\+V\+E\+C\+T1}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a3a9b66142f0c2a8508e5f0a3197b3d56}{S\+R\+S\+EL}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a78511a92f9e152f2e18dba72eea560f9}{P\+M\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a4c05676cac1685852e2e2a2d39453d0d}{M\+I\+B\+S\+P\+IE}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_abe6229545c7c2f8aefaa7791d74a354b}{T\+G\+I\+T\+E\+N\+ST}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a87d02599778f36e54223ae5c9c9bd735}{T\+G\+I\+T\+E\+N\+CR}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_aeebbf7a046dfe039307fc95dfad78e29}{T\+G\+I\+T\+L\+V\+ST}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ac521f197ba8ab519794892fddbb8557a}{T\+G\+I\+T\+L\+V\+CR}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a156440dc0e70a376ce4e24ab2508fe4d}{T\+G\+I\+N\+T\+F\+LG}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_abbb7e87f75ef1931dd2ebcf0f35bdd29}{rsvd1}} \mbox{[}2\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a1174646e26983c4e4ffeeffd15c1d7bd}{T\+I\+C\+K\+C\+NT}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ae3903b6246922258a18e0415487a762e}{L\+T\+G\+P\+E\+ND}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a48eef09749161b1785ac0ab946ad0e5e}{T\+G\+C\+T\+RL}} \mbox{[}16\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a20dfe9f5fcfad9e59148380590e72882}{D\+M\+A\+C\+T\+RL}} \mbox{[}8\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ad8c8fd9f23925f0da5335153c15b769d}{D\+M\+A\+C\+O\+U\+NT}} \mbox{[}8\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ad9412981fcaea75492a25f1f403d73b3}{D\+M\+A\+C\+N\+T\+L\+EN}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a31c6f1f004e1974e93004e7948374170}{rsvd2}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a2d0f4fac8357b3c6fc5c407b45723062}{U\+E\+R\+R\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a9f674f149ade46f4bbbb327eb40828e3}{U\+E\+R\+R\+S\+T\+AT}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a9abd29e58728253bbc8e8685dbe6a0df}{U\+E\+R\+R\+A\+D\+D\+R\+RX}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a7def0abd4b117621f5b6897b1de9be60}{U\+E\+R\+R\+A\+D\+D\+R\+TX}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_aea585f12cb9a74e001158877e333b255}{R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_abfecfae4c3cc3f18f742fe103485ebf0}{I\+O\+L\+P\+K\+T\+S\+T\+CR}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_a23996aa9c43307db447af3b0db7bac4a}{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1}}
\item 
uint32 \mbox{\hyperlink{structmibspiBase_ae5518544a750de660142354c84114f7b}{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+I\+B\+S\+PI Register Definition. 

This structure is used to access the M\+I\+B\+S\+PI module registers. 

Definition at line 71 of file reg\+\_\+mibspi.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structmibspiBase_a0c46d59f7f8019e0b7ab575dd69f7f7d}\label{structmibspiBase_a0c46d59f7f8019e0b7ab575dd69f7f7d}} 
\index{mibspi\+Base@{mibspi\+Base}!B\+UF@{B\+UF}}
\index{B\+UF@{B\+UF}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{B\+UF}{BUF}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+B\+UF}

0x0040\+: Receive Buffer 

Definition at line 89 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ac5e7000b8276c4b1f39e2ca8d2da4090}\label{structmibspiBase_ac5e7000b8276c4b1f39e2ca8d2da4090}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+A\+T0@{D\+A\+T0}}
\index{D\+A\+T0@{D\+A\+T0}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+A\+T0}{DAT0}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+A\+T0}

0x0038\+: Transmit Data 

Definition at line 87 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_aacd4c66146c815e386d56b030616df41}\label{structmibspiBase_aacd4c66146c815e386d56b030616df41}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+A\+T1@{D\+A\+T1}}
\index{D\+A\+T1@{D\+A\+T1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+A\+T1}{DAT1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+A\+T1}

0x003C\+: Transmit Data with Format and Chip Select 

Definition at line 88 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ab75f602297b871a7bd36b64b6cc457e7}\label{structmibspiBase_ab75f602297b871a7bd36b64b6cc457e7}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+EF@{D\+EF}}
\index{D\+EF@{D\+EF}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+EF}{DEF}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+EF}

0x004C\+: Default Chip Select 

Definition at line 92 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a5774ae585bcd7150c88799df86b289cd}\label{structmibspiBase_a5774ae585bcd7150c88799df86b289cd}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+E\+L\+AY@{D\+E\+L\+AY}}
\index{D\+E\+L\+AY@{D\+E\+L\+AY}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+E\+L\+AY}{DELAY}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+E\+L\+AY}

0x0048\+: Delays 

Definition at line 91 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ad9412981fcaea75492a25f1f403d73b3}\label{structmibspiBase_ad9412981fcaea75492a25f1f403d73b3}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+M\+A\+C\+N\+T\+L\+EN@{D\+M\+A\+C\+N\+T\+L\+EN}}
\index{D\+M\+A\+C\+N\+T\+L\+EN@{D\+M\+A\+C\+N\+T\+L\+EN}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+C\+N\+T\+L\+EN}{DMACNTLEN}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+M\+A\+C\+N\+T\+L\+EN}

0x0118 -\/ 0x0114\+: D\+MA Control length 

Definition at line 113 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ad8c8fd9f23925f0da5335153c15b769d}\label{structmibspiBase_ad8c8fd9f23925f0da5335153c15b769d}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+M\+A\+C\+O\+U\+NT@{D\+M\+A\+C\+O\+U\+NT}}
\index{D\+M\+A\+C\+O\+U\+NT@{D\+M\+A\+C\+O\+U\+NT}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+C\+O\+U\+NT}{DMACOUNT}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+M\+A\+C\+O\+U\+NT\mbox{[}8\+U\mbox{]}}

0x00\+F8 -\/ 0x0114\+: D\+MA Count 

Definition at line 112 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a20dfe9f5fcfad9e59148380590e72882}\label{structmibspiBase_a20dfe9f5fcfad9e59148380590e72882}} 
\index{mibspi\+Base@{mibspi\+Base}!D\+M\+A\+C\+T\+RL@{D\+M\+A\+C\+T\+RL}}
\index{D\+M\+A\+C\+T\+RL@{D\+M\+A\+C\+T\+RL}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+C\+T\+RL}{DMACTRL}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+D\+M\+A\+C\+T\+RL\mbox{[}8\+U\mbox{]}}

0x00\+D8 -\/ 0x00\+F4\+: D\+MA Control 

Definition at line 111 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a27d5993b7a0a5f4bb464b99249742aef}\label{structmibspiBase_a27d5993b7a0a5f4bb464b99249742aef}} 
\index{mibspi\+Base@{mibspi\+Base}!E\+MU@{E\+MU}}
\index{E\+MU@{E\+MU}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{E\+MU}{EMU}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+E\+MU}

0x0044\+: Emulation Receive Buffer 

Definition at line 90 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a23996aa9c43307db447af3b0db7bac4a}\label{structmibspiBase_a23996aa9c43307db447af3b0db7bac4a}} 
\index{mibspi\+Base@{mibspi\+Base}!E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1@{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1}}
\index{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1@{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1}{EXT\_PRESCALE1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E1}

0x0138\+: 

Definition at line 121 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ae5518544a750de660142354c84114f7b}\label{structmibspiBase_ae5518544a750de660142354c84114f7b}} 
\index{mibspi\+Base@{mibspi\+Base}!E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2@{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2}}
\index{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2@{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2}{EXT\_PRESCALE2}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+E\+X\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E2}

0x013C\+: 

Definition at line 122 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a2c373c8dbe9cb23d171703789a7d9500}\label{structmibspiBase_a2c373c8dbe9cb23d171703789a7d9500}} 
\index{mibspi\+Base@{mibspi\+Base}!F\+LG@{F\+LG}}
\index{F\+LG@{F\+LG}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{F\+LG}{FLG}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+F\+LG}

0x0010\+: Interrupt flags 

Definition at line 77 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_aa137a594b68eb5911d7fa836a2f05aad}\label{structmibspiBase_aa137a594b68eb5911d7fa836a2f05aad}} 
\index{mibspi\+Base@{mibspi\+Base}!F\+M\+T0@{F\+M\+T0}}
\index{F\+M\+T0@{F\+M\+T0}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{F\+M\+T0}{FMT0}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+F\+M\+T0}

0x0050\+: Data Format 0 

Definition at line 93 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_accadb8e8098115141375a83b633cea38}\label{structmibspiBase_accadb8e8098115141375a83b633cea38}} 
\index{mibspi\+Base@{mibspi\+Base}!F\+M\+T1@{F\+M\+T1}}
\index{F\+M\+T1@{F\+M\+T1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{F\+M\+T1}{FMT1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+F\+M\+T1}

0x0054\+: Data Format 1 

Definition at line 94 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a5a47902d3234417a356e4e482a08b538}\label{structmibspiBase_a5a47902d3234417a356e4e482a08b538}} 
\index{mibspi\+Base@{mibspi\+Base}!F\+M\+T2@{F\+M\+T2}}
\index{F\+M\+T2@{F\+M\+T2}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{F\+M\+T2}{FMT2}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+F\+M\+T2}

0x0058\+: Data Format 2 

Definition at line 95 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a3e748b3964095c6373002759f2355b22}\label{structmibspiBase_a3e748b3964095c6373002759f2355b22}} 
\index{mibspi\+Base@{mibspi\+Base}!F\+M\+T3@{F\+M\+T3}}
\index{F\+M\+T3@{F\+M\+T3}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{F\+M\+T3}{FMT3}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+F\+M\+T3}

0x005C\+: Data Format 3 

Definition at line 96 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ac2a1e37e9c00c55fab5f6781ccfec27d}\label{structmibspiBase_ac2a1e37e9c00c55fab5f6781ccfec27d}} 
\index{mibspi\+Base@{mibspi\+Base}!G\+C\+R0@{G\+C\+R0}}
\index{G\+C\+R0@{G\+C\+R0}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{G\+C\+R0}{GCR0}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+G\+C\+R0}

0x0000\+: Global Control 0 

Definition at line 73 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ad690d4545fd4bdcb646de04d360f3157}\label{structmibspiBase_ad690d4545fd4bdcb646de04d360f3157}} 
\index{mibspi\+Base@{mibspi\+Base}!G\+C\+R1@{G\+C\+R1}}
\index{G\+C\+R1@{G\+C\+R1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{G\+C\+R1}{GCR1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+G\+C\+R1}

0x0004\+: Global Control 1 

Definition at line 74 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a0c8e26d4d1a34fde7839c1fe30b9f1f6}\label{structmibspiBase_a0c8e26d4d1a34fde7839c1fe30b9f1f6}} 
\index{mibspi\+Base@{mibspi\+Base}!I\+N\+T0@{I\+N\+T0}}
\index{I\+N\+T0@{I\+N\+T0}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{I\+N\+T0}{INT0}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+I\+N\+T0}

0x0008\+: Interrupt Register 

Definition at line 75 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_af17263f276d3f2d57268eaa5edbba548}\label{structmibspiBase_af17263f276d3f2d57268eaa5edbba548}} 
\index{mibspi\+Base@{mibspi\+Base}!I\+N\+T\+V\+E\+C\+T0@{I\+N\+T\+V\+E\+C\+T0}}
\index{I\+N\+T\+V\+E\+C\+T0@{I\+N\+T\+V\+E\+C\+T0}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{I\+N\+T\+V\+E\+C\+T0}{INTVECT0}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+I\+N\+T\+V\+E\+C\+T0}

0x0060\+: Interrupt Vector 0 

Definition at line 97 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a7a09399d6e3a2606703b66696fb7b5fc}\label{structmibspiBase_a7a09399d6e3a2606703b66696fb7b5fc}} 
\index{mibspi\+Base@{mibspi\+Base}!I\+N\+T\+V\+E\+C\+T1@{I\+N\+T\+V\+E\+C\+T1}}
\index{I\+N\+T\+V\+E\+C\+T1@{I\+N\+T\+V\+E\+C\+T1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{I\+N\+T\+V\+E\+C\+T1}{INTVECT1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+I\+N\+T\+V\+E\+C\+T1}

0x0064\+: Interrupt Vector 1 

Definition at line 98 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_abfecfae4c3cc3f18f742fe103485ebf0}\label{structmibspiBase_abfecfae4c3cc3f18f742fe103485ebf0}} 
\index{mibspi\+Base@{mibspi\+Base}!I\+O\+L\+P\+K\+T\+S\+T\+CR@{I\+O\+L\+P\+K\+T\+S\+T\+CR}}
\index{I\+O\+L\+P\+K\+T\+S\+T\+CR@{I\+O\+L\+P\+K\+T\+S\+T\+CR}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{I\+O\+L\+P\+K\+T\+S\+T\+CR}{IOLPKTSTCR}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+I\+O\+L\+P\+K\+T\+S\+T\+CR}

0x0134\+: IO loopback 

Definition at line 120 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ae3903b6246922258a18e0415487a762e}\label{structmibspiBase_ae3903b6246922258a18e0415487a762e}} 
\index{mibspi\+Base@{mibspi\+Base}!L\+T\+G\+P\+E\+ND@{L\+T\+G\+P\+E\+ND}}
\index{L\+T\+G\+P\+E\+ND@{L\+T\+G\+P\+E\+ND}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{L\+T\+G\+P\+E\+ND}{LTGPEND}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+L\+T\+G\+P\+E\+ND}

0x0090\+: Last TG End Pointer 

Definition at line 109 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a6aaec8fbcb76945dde833ca6482fadc2}\label{structmibspiBase_a6aaec8fbcb76945dde833ca6482fadc2}} 
\index{mibspi\+Base@{mibspi\+Base}!L\+VL@{L\+VL}}
\index{L\+VL@{L\+VL}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{L\+VL}{LVL}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+L\+VL}

0x000C\+: Interrupt Level 

Definition at line 76 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a4c05676cac1685852e2e2a2d39453d0d}\label{structmibspiBase_a4c05676cac1685852e2e2a2d39453d0d}} 
\index{mibspi\+Base@{mibspi\+Base}!M\+I\+B\+S\+P\+IE@{M\+I\+B\+S\+P\+IE}}
\index{M\+I\+B\+S\+P\+IE@{M\+I\+B\+S\+P\+IE}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{M\+I\+B\+S\+P\+IE}{MIBSPIE}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+M\+I\+B\+S\+P\+IE}

0x0070\+: Multi-\/buffer Mode Enable 

Definition at line 101 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a9b97fd409665ce9822fcd2a47e6735de}\label{structmibspiBase_a9b97fd409665ce9822fcd2a47e6735de}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C0@{P\+C0}}
\index{P\+C0@{P\+C0}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C0}{PC0}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C0}

0x0014\+: Function Pin Enable 

Definition at line 78 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ac6e28f7a6924f52cf294a11ca4047bed}\label{structmibspiBase_ac6e28f7a6924f52cf294a11ca4047bed}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C1@{P\+C1}}
\index{P\+C1@{P\+C1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C1}{PC1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C1}

0x0018\+: Pin Direction 

Definition at line 79 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a20c0e9faa6917832f56e6867becacf52}\label{structmibspiBase_a20c0e9faa6917832f56e6867becacf52}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C2@{P\+C2}}
\index{P\+C2@{P\+C2}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C2}{PC2}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C2}

0x001C\+: Pin Input Latch 

Definition at line 80 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a2aeece31333b3495193f6f7b788fea5c}\label{structmibspiBase_a2aeece31333b3495193f6f7b788fea5c}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C3@{P\+C3}}
\index{P\+C3@{P\+C3}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C3}{PC3}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C3}

0x0020\+: Pin Output Latch 

Definition at line 81 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a9da5db31af2ba200c4b7933571b79379}\label{structmibspiBase_a9da5db31af2ba200c4b7933571b79379}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C4@{P\+C4}}
\index{P\+C4@{P\+C4}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C4}{PC4}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C4}

0x0024\+: Output Pin Set 

Definition at line 82 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a24a90e671736eb1a7053f4d10b4fbda6}\label{structmibspiBase_a24a90e671736eb1a7053f4d10b4fbda6}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C5@{P\+C5}}
\index{P\+C5@{P\+C5}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C5}{PC5}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C5}

0x0028\+: Output Pin Clr 

Definition at line 83 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a3a433344e81efd566c9bbad9e7e5aa5c}\label{structmibspiBase_a3a433344e81efd566c9bbad9e7e5aa5c}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C6@{P\+C6}}
\index{P\+C6@{P\+C6}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C6}{PC6}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C6}

0x002C\+: Open Drain Output Enable 

Definition at line 84 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ad6774736af035f04f4765fc571dec311}\label{structmibspiBase_ad6774736af035f04f4765fc571dec311}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C7@{P\+C7}}
\index{P\+C7@{P\+C7}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C7}{PC7}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C7}

0x0030\+: Pullup/\+Pulldown Disable 

Definition at line 85 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ac5c9737d8d33dd35c18ca969fbc9c086}\label{structmibspiBase_ac5c9737d8d33dd35c18ca969fbc9c086}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+C8@{P\+C8}}
\index{P\+C8@{P\+C8}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+C8}{PC8}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+C8}

0x0034\+: Pullup/\+Pulldown Selection 

Definition at line 86 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a78511a92f9e152f2e18dba72eea560f9}\label{structmibspiBase_a78511a92f9e152f2e18dba72eea560f9}} 
\index{mibspi\+Base@{mibspi\+Base}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+P\+M\+C\+T\+RL}

0x006C\+: Parallel Mode Control 

Definition at line 100 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_abbb7e87f75ef1931dd2ebcf0f35bdd29}\label{structmibspiBase_abbb7e87f75ef1931dd2ebcf0f35bdd29}} 
\index{mibspi\+Base@{mibspi\+Base}!rsvd1@{rsvd1}}
\index{rsvd1@{rsvd1}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{rsvd1}{rsvd1}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::rsvd1\mbox{[}2\+U\mbox{]}}

0x0088\+: Reserved 

Definition at line 107 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a31c6f1f004e1974e93004e7948374170}\label{structmibspiBase_a31c6f1f004e1974e93004e7948374170}} 
\index{mibspi\+Base@{mibspi\+Base}!rsvd2@{rsvd2}}
\index{rsvd2@{rsvd2}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{rsvd2}{rsvd2}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::rsvd2}

0x011C\+: Reserved 

Definition at line 114 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_aea585f12cb9a74e001158877e333b255}\label{structmibspiBase_aea585f12cb9a74e001158877e333b255}} 
\index{mibspi\+Base@{mibspi\+Base}!R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR@{R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR}}
\index{R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR@{R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR}{RXOVRN\_BUF\_ADDR}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+R\+X\+O\+V\+R\+N\+\_\+\+B\+U\+F\+\_\+\+A\+D\+DR}

0x0130\+: R\+X\+R\+AM Overrun Buffer Address 

Definition at line 119 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a3a9b66142f0c2a8508e5f0a3197b3d56}\label{structmibspiBase_a3a9b66142f0c2a8508e5f0a3197b3d56}} 
\index{mibspi\+Base@{mibspi\+Base}!S\+R\+S\+EL@{S\+R\+S\+EL}}
\index{S\+R\+S\+EL@{S\+R\+S\+EL}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{S\+R\+S\+EL}{SRSEL}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+S\+R\+S\+EL}

0x0068\+: Slew Rate Select 

Definition at line 99 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a48eef09749161b1785ac0ab946ad0e5e}\label{structmibspiBase_a48eef09749161b1785ac0ab946ad0e5e}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+G\+C\+T\+RL@{T\+G\+C\+T\+RL}}
\index{T\+G\+C\+T\+RL@{T\+G\+C\+T\+RL}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+G\+C\+T\+RL}{TGCTRL}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+G\+C\+T\+RL\mbox{[}16\+U\mbox{]}}

0x0098 -\/ 0x00\+D4\+: Transfer Group Control 

Definition at line 110 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a156440dc0e70a376ce4e24ab2508fe4d}\label{structmibspiBase_a156440dc0e70a376ce4e24ab2508fe4d}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+G\+I\+N\+T\+F\+LG@{T\+G\+I\+N\+T\+F\+LG}}
\index{T\+G\+I\+N\+T\+F\+LG@{T\+G\+I\+N\+T\+F\+LG}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+G\+I\+N\+T\+F\+LG}{TGINTFLG}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+G\+I\+N\+T\+F\+LG}

0x0084\+: Transfer Group Interrupt Flag 

Definition at line 106 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a87d02599778f36e54223ae5c9c9bd735}\label{structmibspiBase_a87d02599778f36e54223ae5c9c9bd735}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+G\+I\+T\+E\+N\+CR@{T\+G\+I\+T\+E\+N\+CR}}
\index{T\+G\+I\+T\+E\+N\+CR@{T\+G\+I\+T\+E\+N\+CR}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+G\+I\+T\+E\+N\+CR}{TGITENCR}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+G\+I\+T\+E\+N\+CR}

0x0078\+: TG Interrupt Enable Clear 

Definition at line 103 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_abe6229545c7c2f8aefaa7791d74a354b}\label{structmibspiBase_abe6229545c7c2f8aefaa7791d74a354b}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+G\+I\+T\+E\+N\+ST@{T\+G\+I\+T\+E\+N\+ST}}
\index{T\+G\+I\+T\+E\+N\+ST@{T\+G\+I\+T\+E\+N\+ST}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+G\+I\+T\+E\+N\+ST}{TGITENST}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+G\+I\+T\+E\+N\+ST}

0x0074\+: TG Interrupt Enable Set 

Definition at line 102 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_ac521f197ba8ab519794892fddbb8557a}\label{structmibspiBase_ac521f197ba8ab519794892fddbb8557a}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+G\+I\+T\+L\+V\+CR@{T\+G\+I\+T\+L\+V\+CR}}
\index{T\+G\+I\+T\+L\+V\+CR@{T\+G\+I\+T\+L\+V\+CR}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+G\+I\+T\+L\+V\+CR}{TGITLVCR}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+G\+I\+T\+L\+V\+CR}

0x0080\+: Transfer Group Interrupt Level Clear 

Definition at line 105 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_aeebbf7a046dfe039307fc95dfad78e29}\label{structmibspiBase_aeebbf7a046dfe039307fc95dfad78e29}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+G\+I\+T\+L\+V\+ST@{T\+G\+I\+T\+L\+V\+ST}}
\index{T\+G\+I\+T\+L\+V\+ST@{T\+G\+I\+T\+L\+V\+ST}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+G\+I\+T\+L\+V\+ST}{TGITLVST}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+G\+I\+T\+L\+V\+ST}

0x007C\+: Transfer Group Interrupt Level Set 

Definition at line 104 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a1174646e26983c4e4ffeeffd15c1d7bd}\label{structmibspiBase_a1174646e26983c4e4ffeeffd15c1d7bd}} 
\index{mibspi\+Base@{mibspi\+Base}!T\+I\+C\+K\+C\+NT@{T\+I\+C\+K\+C\+NT}}
\index{T\+I\+C\+K\+C\+NT@{T\+I\+C\+K\+C\+NT}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{T\+I\+C\+K\+C\+NT}{TICKCNT}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+T\+I\+C\+K\+C\+NT}

0x0090\+: Tick Counter 

Definition at line 108 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a9abd29e58728253bbc8e8685dbe6a0df}\label{structmibspiBase_a9abd29e58728253bbc8e8685dbe6a0df}} 
\index{mibspi\+Base@{mibspi\+Base}!U\+E\+R\+R\+A\+D\+D\+R\+RX@{U\+E\+R\+R\+A\+D\+D\+R\+RX}}
\index{U\+E\+R\+R\+A\+D\+D\+R\+RX@{U\+E\+R\+R\+A\+D\+D\+R\+RX}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{U\+E\+R\+R\+A\+D\+D\+R\+RX}{UERRADDRRX}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+U\+E\+R\+R\+A\+D\+D\+R\+RX}

0x0128\+: R\+X\+R\+AM Uncorrectable Parity Error Address 

Definition at line 117 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a7def0abd4b117621f5b6897b1de9be60}\label{structmibspiBase_a7def0abd4b117621f5b6897b1de9be60}} 
\index{mibspi\+Base@{mibspi\+Base}!U\+E\+R\+R\+A\+D\+D\+R\+TX@{U\+E\+R\+R\+A\+D\+D\+R\+TX}}
\index{U\+E\+R\+R\+A\+D\+D\+R\+TX@{U\+E\+R\+R\+A\+D\+D\+R\+TX}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{U\+E\+R\+R\+A\+D\+D\+R\+TX}{UERRADDRTX}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+U\+E\+R\+R\+A\+D\+D\+R\+TX}

0x012C\+: T\+X\+R\+AM Uncorrectable Parity Error Address 

Definition at line 118 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a2d0f4fac8357b3c6fc5c407b45723062}\label{structmibspiBase_a2d0f4fac8357b3c6fc5c407b45723062}} 
\index{mibspi\+Base@{mibspi\+Base}!U\+E\+R\+R\+C\+T\+RL@{U\+E\+R\+R\+C\+T\+RL}}
\index{U\+E\+R\+R\+C\+T\+RL@{U\+E\+R\+R\+C\+T\+RL}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{U\+E\+R\+R\+C\+T\+RL}{UERRCTRL}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+U\+E\+R\+R\+C\+T\+RL}

0x0120\+: Multi-\/buffer R\+AM Uncorrectable Parity Error Control 

Definition at line 115 of file reg\+\_\+mibspi.\+h.

\mbox{\Hypertarget{structmibspiBase_a9f674f149ade46f4bbbb327eb40828e3}\label{structmibspiBase_a9f674f149ade46f4bbbb327eb40828e3}} 
\index{mibspi\+Base@{mibspi\+Base}!U\+E\+R\+R\+S\+T\+AT@{U\+E\+R\+R\+S\+T\+AT}}
\index{U\+E\+R\+R\+S\+T\+AT@{U\+E\+R\+R\+S\+T\+AT}!mibspi\+Base@{mibspi\+Base}}
\subsubsection{\texorpdfstring{U\+E\+R\+R\+S\+T\+AT}{UERRSTAT}}
{\footnotesize\ttfamily uint32 mibspi\+Base\+::\+U\+E\+R\+R\+S\+T\+AT}

0x0124\+: Multi-\/buffer R\+AM Uncorrectable Parity Error Status 

Definition at line 116 of file reg\+\_\+mibspi.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__mibspi_8h}{reg\+\_\+mibspi.\+h}}\end{DoxyCompactItemize}
