# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3_426.srcs/sources_1/new/adder_32bit.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/alu.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/full_adder.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/register_file.vhd" \
"../../../../Lab_3_426.srcs/sources_1/new/top_level.vhd" \
"../../../../../../Downloads/Uni Stuff/426/Lab3-1/top_level_tb.vhdl" \

# Do not sort compile order
nosort
