{"Source Block": ["oh/common/hdl/oh_par2ser.v@47:58@HdlStmAssign", "\n   //##########################\n   //# STATE MACHINE\n   //##########################\n   \n   assign start_transfer = load & \n\t\t\t   ~wait_in;\n   \n   //transfer counter\n   always @ (posedge clk or negedge nreset)\n     if(~nreset)\n       count[CW-1:0] <= 'b0;   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[52, "   assign start_transfer = load & \n"], [53, "\t\t\t   ~wait_in;\n"]], "Add": [[53, "   assign start_transfer = load & ~wait_in;\n"]]}}