

================================================================
== Vivado HLS Report for 'mod_data'
================================================================
* Date:           Wed Apr 01 15:53:54 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        simple_ACP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.44ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: tmp (4)  [1/1] 0.00ns
:1  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

ST_1: tmp_cast (5)  [1/1] 0.00ns
:2  %tmp_cast = zext i30 %tmp to i31

ST_1: a2_sum (12)  [1/1] 2.44ns  loc: mod_data.cpp:20
:9  %a2_sum = add i31 %tmp_cast, 63984


 <State 2>: 8.75ns
ST_2: a2_sum_cast (13)  [1/1] 0.00ns  loc: mod_data.cpp:20
:10  %a2_sum_cast = zext i31 %a2_sum to i32

ST_2: A_BUS_addr (14)  [1/1] 0.00ns  loc: mod_data.cpp:20
:11  %A_BUS_addr = getelementptr inbounds i32* %A_BUS, i32 %a2_sum_cast

ST_2: A_BUS_load_req (15)  [7/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 3>: 8.75ns
ST_3: A_BUS_load_req (15)  [6/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (15)  [5/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (15)  [4/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (15)  [3/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (15)  [2/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (15)  [1/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_addr_read (16)  [1/1] 8.75ns  loc: mod_data.cpp:20
:13  %A_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %A_BUS_addr)


 <State 10>: 2.44ns
ST_10: StgValue_25 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_BUS), !map !22

ST_10: StgValue_26 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !28

ST_10: StgValue_27 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mod_data_str) nounwind

ST_10: StgValue_28 (9)  [1/1] 0.00ns  loc: mod_data.cpp:8
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_29 (10)  [1/1] 0.00ns  loc: mod_data.cpp:8
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_30 (11)  [1/1] 0.00ns  loc: mod_data.cpp:13
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: phitmp_s (17)  [1/1] 2.44ns  loc: mod_data.cpp:17
:14  %phitmp_s = add i32 %A_BUS_addr_read, 99

ST_10: StgValue_32 (18)  [1/1] 0.00ns  loc: mod_data.cpp:24
:15  ret i32 %phitmp_s



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.44ns
The critical path consists of the following:
	s_axi read on port 'a' [3]  (1 ns)
	'add' operation ('a2_sum', mod_data.cpp:20) [12]  (2.44 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr', mod_data.cpp:20) [14]  (0 ns)
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (mod_data.cpp:20) [15]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (mod_data.cpp:20) [16]  (8.75 ns)

 <State 10>: 2.44ns
The critical path consists of the following:
	'add' operation ('phitmp_s', mod_data.cpp:17) [17]  (2.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
